
BLDC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c1c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006cdc  08006cdc  00016cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e4c  08006e4c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006e4c  08006e4c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e4c  08006e4c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e4c  08006e4c  00016e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e50  08006e50  00016e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000010  08006e64  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  08006e64  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134d8  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000286a  00000000  00000000  00033510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00035d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d60  00000000  00000000  00036c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000031f7  00000000  00000000  00037978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a54  00000000  00000000  0003ab6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009182f  00000000  00000000  0004d5c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dedf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003828  00000000  00000000  000dee48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006cc4 	.word	0x08006cc4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08006cc4 	.word	0x08006cc4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f001 fe6f 	bl	8001f14 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f001 fdb9 	bl	8001db8 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 fe61 	bl	8001f14 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 fe57 	bl	8001f14 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 fddb 	bl	8001e30 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 fdd1 	bl	8001e30 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_cfrcmple>:
 800029c:	4684      	mov	ip, r0
 800029e:	1c08      	adds	r0, r1, #0
 80002a0:	4661      	mov	r1, ip
 80002a2:	e7ff      	b.n	80002a4 <__aeabi_cfcmpeq>

080002a4 <__aeabi_cfcmpeq>:
 80002a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002a6:	f000 fb67 	bl	8000978 <__lesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d401      	bmi.n	80002b2 <__aeabi_cfcmpeq+0xe>
 80002ae:	2100      	movs	r1, #0
 80002b0:	42c8      	cmn	r0, r1
 80002b2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002b4 <__aeabi_fcmpeq>:
 80002b4:	b510      	push	{r4, lr}
 80002b6:	f000 faeb 	bl	8000890 <__eqsf2>
 80002ba:	4240      	negs	r0, r0
 80002bc:	3001      	adds	r0, #1
 80002be:	bd10      	pop	{r4, pc}

080002c0 <__aeabi_fcmplt>:
 80002c0:	b510      	push	{r4, lr}
 80002c2:	f000 fb59 	bl	8000978 <__lesf2>
 80002c6:	2800      	cmp	r0, #0
 80002c8:	db01      	blt.n	80002ce <__aeabi_fcmplt+0xe>
 80002ca:	2000      	movs	r0, #0
 80002cc:	bd10      	pop	{r4, pc}
 80002ce:	2001      	movs	r0, #1
 80002d0:	bd10      	pop	{r4, pc}
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_fcmple>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 fb4f 	bl	8000978 <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	dd01      	ble.n	80002e2 <__aeabi_fcmple+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmpgt>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 faf9 	bl	80008e0 <__gesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dc01      	bgt.n	80002f6 <__aeabi_fcmpgt+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpge>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 faef 	bl	80008e0 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	da01      	bge.n	800030a <__aeabi_fcmpge+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_f2uiz>:
 8000310:	219e      	movs	r1, #158	; 0x9e
 8000312:	b510      	push	{r4, lr}
 8000314:	05c9      	lsls	r1, r1, #23
 8000316:	1c04      	adds	r4, r0, #0
 8000318:	f7ff fff0 	bl	80002fc <__aeabi_fcmpge>
 800031c:	2800      	cmp	r0, #0
 800031e:	d103      	bne.n	8000328 <__aeabi_f2uiz+0x18>
 8000320:	1c20      	adds	r0, r4, #0
 8000322:	f000 fe55 	bl	8000fd0 <__aeabi_f2iz>
 8000326:	bd10      	pop	{r4, pc}
 8000328:	219e      	movs	r1, #158	; 0x9e
 800032a:	1c20      	adds	r0, r4, #0
 800032c:	05c9      	lsls	r1, r1, #23
 800032e:	f000 fc87 	bl	8000c40 <__aeabi_fsub>
 8000332:	f000 fe4d 	bl	8000fd0 <__aeabi_f2iz>
 8000336:	2380      	movs	r3, #128	; 0x80
 8000338:	061b      	lsls	r3, r3, #24
 800033a:	469c      	mov	ip, r3
 800033c:	4460      	add	r0, ip
 800033e:	e7f2      	b.n	8000326 <__aeabi_f2uiz+0x16>

08000340 <__aeabi_fadd>:
 8000340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000342:	4646      	mov	r6, r8
 8000344:	46d6      	mov	lr, sl
 8000346:	464f      	mov	r7, r9
 8000348:	024d      	lsls	r5, r1, #9
 800034a:	0242      	lsls	r2, r0, #9
 800034c:	b5c0      	push	{r6, r7, lr}
 800034e:	0a52      	lsrs	r2, r2, #9
 8000350:	0a6e      	lsrs	r6, r5, #9
 8000352:	0047      	lsls	r7, r0, #1
 8000354:	46b0      	mov	r8, r6
 8000356:	0e3f      	lsrs	r7, r7, #24
 8000358:	004e      	lsls	r6, r1, #1
 800035a:	0fc4      	lsrs	r4, r0, #31
 800035c:	00d0      	lsls	r0, r2, #3
 800035e:	4694      	mov	ip, r2
 8000360:	003b      	movs	r3, r7
 8000362:	4682      	mov	sl, r0
 8000364:	0e36      	lsrs	r6, r6, #24
 8000366:	0fc9      	lsrs	r1, r1, #31
 8000368:	09ad      	lsrs	r5, r5, #6
 800036a:	428c      	cmp	r4, r1
 800036c:	d06d      	beq.n	800044a <__aeabi_fadd+0x10a>
 800036e:	1bb8      	subs	r0, r7, r6
 8000370:	4681      	mov	r9, r0
 8000372:	2800      	cmp	r0, #0
 8000374:	dd4d      	ble.n	8000412 <__aeabi_fadd+0xd2>
 8000376:	2e00      	cmp	r6, #0
 8000378:	d100      	bne.n	800037c <__aeabi_fadd+0x3c>
 800037a:	e088      	b.n	800048e <__aeabi_fadd+0x14e>
 800037c:	2fff      	cmp	r7, #255	; 0xff
 800037e:	d05a      	beq.n	8000436 <__aeabi_fadd+0xf6>
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	04db      	lsls	r3, r3, #19
 8000384:	431d      	orrs	r5, r3
 8000386:	464b      	mov	r3, r9
 8000388:	2201      	movs	r2, #1
 800038a:	2b1b      	cmp	r3, #27
 800038c:	dc0a      	bgt.n	80003a4 <__aeabi_fadd+0x64>
 800038e:	002b      	movs	r3, r5
 8000390:	464a      	mov	r2, r9
 8000392:	4649      	mov	r1, r9
 8000394:	40d3      	lsrs	r3, r2
 8000396:	2220      	movs	r2, #32
 8000398:	1a52      	subs	r2, r2, r1
 800039a:	4095      	lsls	r5, r2
 800039c:	002a      	movs	r2, r5
 800039e:	1e55      	subs	r5, r2, #1
 80003a0:	41aa      	sbcs	r2, r5
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4653      	mov	r3, sl
 80003a6:	1a9a      	subs	r2, r3, r2
 80003a8:	0153      	lsls	r3, r2, #5
 80003aa:	d400      	bmi.n	80003ae <__aeabi_fadd+0x6e>
 80003ac:	e0b9      	b.n	8000522 <__aeabi_fadd+0x1e2>
 80003ae:	0192      	lsls	r2, r2, #6
 80003b0:	0996      	lsrs	r6, r2, #6
 80003b2:	0030      	movs	r0, r6
 80003b4:	f002 fcec 	bl	8002d90 <__clzsi2>
 80003b8:	3805      	subs	r0, #5
 80003ba:	4086      	lsls	r6, r0
 80003bc:	4287      	cmp	r7, r0
 80003be:	dd00      	ble.n	80003c2 <__aeabi_fadd+0x82>
 80003c0:	e0d4      	b.n	800056c <__aeabi_fadd+0x22c>
 80003c2:	0033      	movs	r3, r6
 80003c4:	1bc7      	subs	r7, r0, r7
 80003c6:	2020      	movs	r0, #32
 80003c8:	3701      	adds	r7, #1
 80003ca:	40fb      	lsrs	r3, r7
 80003cc:	1bc7      	subs	r7, r0, r7
 80003ce:	40be      	lsls	r6, r7
 80003d0:	0032      	movs	r2, r6
 80003d2:	1e56      	subs	r6, r2, #1
 80003d4:	41b2      	sbcs	r2, r6
 80003d6:	2700      	movs	r7, #0
 80003d8:	431a      	orrs	r2, r3
 80003da:	0753      	lsls	r3, r2, #29
 80003dc:	d004      	beq.n	80003e8 <__aeabi_fadd+0xa8>
 80003de:	230f      	movs	r3, #15
 80003e0:	4013      	ands	r3, r2
 80003e2:	2b04      	cmp	r3, #4
 80003e4:	d000      	beq.n	80003e8 <__aeabi_fadd+0xa8>
 80003e6:	3204      	adds	r2, #4
 80003e8:	0153      	lsls	r3, r2, #5
 80003ea:	d400      	bmi.n	80003ee <__aeabi_fadd+0xae>
 80003ec:	e09c      	b.n	8000528 <__aeabi_fadd+0x1e8>
 80003ee:	1c7b      	adds	r3, r7, #1
 80003f0:	2ffe      	cmp	r7, #254	; 0xfe
 80003f2:	d100      	bne.n	80003f6 <__aeabi_fadd+0xb6>
 80003f4:	e09a      	b.n	800052c <__aeabi_fadd+0x1ec>
 80003f6:	0192      	lsls	r2, r2, #6
 80003f8:	0a52      	lsrs	r2, r2, #9
 80003fa:	4694      	mov	ip, r2
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	05d8      	lsls	r0, r3, #23
 8000400:	4663      	mov	r3, ip
 8000402:	07e4      	lsls	r4, r4, #31
 8000404:	4318      	orrs	r0, r3
 8000406:	4320      	orrs	r0, r4
 8000408:	bce0      	pop	{r5, r6, r7}
 800040a:	46ba      	mov	sl, r7
 800040c:	46b1      	mov	r9, r6
 800040e:	46a8      	mov	r8, r5
 8000410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000412:	2800      	cmp	r0, #0
 8000414:	d049      	beq.n	80004aa <__aeabi_fadd+0x16a>
 8000416:	1bf3      	subs	r3, r6, r7
 8000418:	2f00      	cmp	r7, #0
 800041a:	d000      	beq.n	800041e <__aeabi_fadd+0xde>
 800041c:	e0b6      	b.n	800058c <__aeabi_fadd+0x24c>
 800041e:	4652      	mov	r2, sl
 8000420:	2a00      	cmp	r2, #0
 8000422:	d060      	beq.n	80004e6 <__aeabi_fadd+0x1a6>
 8000424:	3b01      	subs	r3, #1
 8000426:	2b00      	cmp	r3, #0
 8000428:	d100      	bne.n	800042c <__aeabi_fadd+0xec>
 800042a:	e0fc      	b.n	8000626 <__aeabi_fadd+0x2e6>
 800042c:	2eff      	cmp	r6, #255	; 0xff
 800042e:	d000      	beq.n	8000432 <__aeabi_fadd+0xf2>
 8000430:	e0b4      	b.n	800059c <__aeabi_fadd+0x25c>
 8000432:	000c      	movs	r4, r1
 8000434:	4642      	mov	r2, r8
 8000436:	2a00      	cmp	r2, #0
 8000438:	d078      	beq.n	800052c <__aeabi_fadd+0x1ec>
 800043a:	2080      	movs	r0, #128	; 0x80
 800043c:	03c0      	lsls	r0, r0, #15
 800043e:	4310      	orrs	r0, r2
 8000440:	0242      	lsls	r2, r0, #9
 8000442:	0a53      	lsrs	r3, r2, #9
 8000444:	469c      	mov	ip, r3
 8000446:	23ff      	movs	r3, #255	; 0xff
 8000448:	e7d9      	b.n	80003fe <__aeabi_fadd+0xbe>
 800044a:	1bb9      	subs	r1, r7, r6
 800044c:	2900      	cmp	r1, #0
 800044e:	dd71      	ble.n	8000534 <__aeabi_fadd+0x1f4>
 8000450:	2e00      	cmp	r6, #0
 8000452:	d03f      	beq.n	80004d4 <__aeabi_fadd+0x194>
 8000454:	2fff      	cmp	r7, #255	; 0xff
 8000456:	d0ee      	beq.n	8000436 <__aeabi_fadd+0xf6>
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	04db      	lsls	r3, r3, #19
 800045c:	431d      	orrs	r5, r3
 800045e:	2201      	movs	r2, #1
 8000460:	291b      	cmp	r1, #27
 8000462:	dc07      	bgt.n	8000474 <__aeabi_fadd+0x134>
 8000464:	002a      	movs	r2, r5
 8000466:	2320      	movs	r3, #32
 8000468:	40ca      	lsrs	r2, r1
 800046a:	1a59      	subs	r1, r3, r1
 800046c:	408d      	lsls	r5, r1
 800046e:	1e6b      	subs	r3, r5, #1
 8000470:	419d      	sbcs	r5, r3
 8000472:	432a      	orrs	r2, r5
 8000474:	4452      	add	r2, sl
 8000476:	0153      	lsls	r3, r2, #5
 8000478:	d553      	bpl.n	8000522 <__aeabi_fadd+0x1e2>
 800047a:	3701      	adds	r7, #1
 800047c:	2fff      	cmp	r7, #255	; 0xff
 800047e:	d055      	beq.n	800052c <__aeabi_fadd+0x1ec>
 8000480:	2301      	movs	r3, #1
 8000482:	497b      	ldr	r1, [pc, #492]	; (8000670 <__aeabi_fadd+0x330>)
 8000484:	4013      	ands	r3, r2
 8000486:	0852      	lsrs	r2, r2, #1
 8000488:	400a      	ands	r2, r1
 800048a:	431a      	orrs	r2, r3
 800048c:	e7a5      	b.n	80003da <__aeabi_fadd+0x9a>
 800048e:	2d00      	cmp	r5, #0
 8000490:	d02c      	beq.n	80004ec <__aeabi_fadd+0x1ac>
 8000492:	2301      	movs	r3, #1
 8000494:	425b      	negs	r3, r3
 8000496:	469c      	mov	ip, r3
 8000498:	44e1      	add	r9, ip
 800049a:	464b      	mov	r3, r9
 800049c:	2b00      	cmp	r3, #0
 800049e:	d100      	bne.n	80004a2 <__aeabi_fadd+0x162>
 80004a0:	e0ad      	b.n	80005fe <__aeabi_fadd+0x2be>
 80004a2:	2fff      	cmp	r7, #255	; 0xff
 80004a4:	d000      	beq.n	80004a8 <__aeabi_fadd+0x168>
 80004a6:	e76e      	b.n	8000386 <__aeabi_fadd+0x46>
 80004a8:	e7c5      	b.n	8000436 <__aeabi_fadd+0xf6>
 80004aa:	20fe      	movs	r0, #254	; 0xfe
 80004ac:	1c7e      	adds	r6, r7, #1
 80004ae:	4230      	tst	r0, r6
 80004b0:	d160      	bne.n	8000574 <__aeabi_fadd+0x234>
 80004b2:	2f00      	cmp	r7, #0
 80004b4:	d000      	beq.n	80004b8 <__aeabi_fadd+0x178>
 80004b6:	e093      	b.n	80005e0 <__aeabi_fadd+0x2a0>
 80004b8:	4652      	mov	r2, sl
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d100      	bne.n	80004c0 <__aeabi_fadd+0x180>
 80004be:	e0b6      	b.n	800062e <__aeabi_fadd+0x2ee>
 80004c0:	2d00      	cmp	r5, #0
 80004c2:	d09c      	beq.n	80003fe <__aeabi_fadd+0xbe>
 80004c4:	1b52      	subs	r2, r2, r5
 80004c6:	0150      	lsls	r0, r2, #5
 80004c8:	d400      	bmi.n	80004cc <__aeabi_fadd+0x18c>
 80004ca:	e0c3      	b.n	8000654 <__aeabi_fadd+0x314>
 80004cc:	4653      	mov	r3, sl
 80004ce:	000c      	movs	r4, r1
 80004d0:	1aea      	subs	r2, r5, r3
 80004d2:	e782      	b.n	80003da <__aeabi_fadd+0x9a>
 80004d4:	2d00      	cmp	r5, #0
 80004d6:	d009      	beq.n	80004ec <__aeabi_fadd+0x1ac>
 80004d8:	3901      	subs	r1, #1
 80004da:	2900      	cmp	r1, #0
 80004dc:	d100      	bne.n	80004e0 <__aeabi_fadd+0x1a0>
 80004de:	e08b      	b.n	80005f8 <__aeabi_fadd+0x2b8>
 80004e0:	2fff      	cmp	r7, #255	; 0xff
 80004e2:	d1bc      	bne.n	800045e <__aeabi_fadd+0x11e>
 80004e4:	e7a7      	b.n	8000436 <__aeabi_fadd+0xf6>
 80004e6:	000c      	movs	r4, r1
 80004e8:	4642      	mov	r2, r8
 80004ea:	0037      	movs	r7, r6
 80004ec:	2fff      	cmp	r7, #255	; 0xff
 80004ee:	d0a2      	beq.n	8000436 <__aeabi_fadd+0xf6>
 80004f0:	0252      	lsls	r2, r2, #9
 80004f2:	0a53      	lsrs	r3, r2, #9
 80004f4:	469c      	mov	ip, r3
 80004f6:	b2fb      	uxtb	r3, r7
 80004f8:	e781      	b.n	80003fe <__aeabi_fadd+0xbe>
 80004fa:	21fe      	movs	r1, #254	; 0xfe
 80004fc:	3701      	adds	r7, #1
 80004fe:	4239      	tst	r1, r7
 8000500:	d165      	bne.n	80005ce <__aeabi_fadd+0x28e>
 8000502:	2b00      	cmp	r3, #0
 8000504:	d17e      	bne.n	8000604 <__aeabi_fadd+0x2c4>
 8000506:	2800      	cmp	r0, #0
 8000508:	d100      	bne.n	800050c <__aeabi_fadd+0x1cc>
 800050a:	e0aa      	b.n	8000662 <__aeabi_fadd+0x322>
 800050c:	2d00      	cmp	r5, #0
 800050e:	d100      	bne.n	8000512 <__aeabi_fadd+0x1d2>
 8000510:	e775      	b.n	80003fe <__aeabi_fadd+0xbe>
 8000512:	002a      	movs	r2, r5
 8000514:	4452      	add	r2, sl
 8000516:	2700      	movs	r7, #0
 8000518:	0153      	lsls	r3, r2, #5
 800051a:	d502      	bpl.n	8000522 <__aeabi_fadd+0x1e2>
 800051c:	4b55      	ldr	r3, [pc, #340]	; (8000674 <__aeabi_fadd+0x334>)
 800051e:	3701      	adds	r7, #1
 8000520:	401a      	ands	r2, r3
 8000522:	0753      	lsls	r3, r2, #29
 8000524:	d000      	beq.n	8000528 <__aeabi_fadd+0x1e8>
 8000526:	e75a      	b.n	80003de <__aeabi_fadd+0x9e>
 8000528:	08d2      	lsrs	r2, r2, #3
 800052a:	e7df      	b.n	80004ec <__aeabi_fadd+0x1ac>
 800052c:	2200      	movs	r2, #0
 800052e:	23ff      	movs	r3, #255	; 0xff
 8000530:	4694      	mov	ip, r2
 8000532:	e764      	b.n	80003fe <__aeabi_fadd+0xbe>
 8000534:	2900      	cmp	r1, #0
 8000536:	d0e0      	beq.n	80004fa <__aeabi_fadd+0x1ba>
 8000538:	1bf3      	subs	r3, r6, r7
 800053a:	2f00      	cmp	r7, #0
 800053c:	d03e      	beq.n	80005bc <__aeabi_fadd+0x27c>
 800053e:	2eff      	cmp	r6, #255	; 0xff
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x204>
 8000542:	e777      	b.n	8000434 <__aeabi_fadd+0xf4>
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	0001      	movs	r1, r0
 8000548:	04d2      	lsls	r2, r2, #19
 800054a:	4311      	orrs	r1, r2
 800054c:	468a      	mov	sl, r1
 800054e:	2201      	movs	r2, #1
 8000550:	2b1b      	cmp	r3, #27
 8000552:	dc08      	bgt.n	8000566 <__aeabi_fadd+0x226>
 8000554:	4652      	mov	r2, sl
 8000556:	2120      	movs	r1, #32
 8000558:	4650      	mov	r0, sl
 800055a:	40da      	lsrs	r2, r3
 800055c:	1acb      	subs	r3, r1, r3
 800055e:	4098      	lsls	r0, r3
 8000560:	1e43      	subs	r3, r0, #1
 8000562:	4198      	sbcs	r0, r3
 8000564:	4302      	orrs	r2, r0
 8000566:	0037      	movs	r7, r6
 8000568:	1952      	adds	r2, r2, r5
 800056a:	e784      	b.n	8000476 <__aeabi_fadd+0x136>
 800056c:	4a41      	ldr	r2, [pc, #260]	; (8000674 <__aeabi_fadd+0x334>)
 800056e:	1a3f      	subs	r7, r7, r0
 8000570:	4032      	ands	r2, r6
 8000572:	e732      	b.n	80003da <__aeabi_fadd+0x9a>
 8000574:	4653      	mov	r3, sl
 8000576:	1b5e      	subs	r6, r3, r5
 8000578:	0173      	lsls	r3, r6, #5
 800057a:	d42d      	bmi.n	80005d8 <__aeabi_fadd+0x298>
 800057c:	2e00      	cmp	r6, #0
 800057e:	d000      	beq.n	8000582 <__aeabi_fadd+0x242>
 8000580:	e717      	b.n	80003b2 <__aeabi_fadd+0x72>
 8000582:	2200      	movs	r2, #0
 8000584:	2400      	movs	r4, #0
 8000586:	2300      	movs	r3, #0
 8000588:	4694      	mov	ip, r2
 800058a:	e738      	b.n	80003fe <__aeabi_fadd+0xbe>
 800058c:	2eff      	cmp	r6, #255	; 0xff
 800058e:	d100      	bne.n	8000592 <__aeabi_fadd+0x252>
 8000590:	e74f      	b.n	8000432 <__aeabi_fadd+0xf2>
 8000592:	2280      	movs	r2, #128	; 0x80
 8000594:	4650      	mov	r0, sl
 8000596:	04d2      	lsls	r2, r2, #19
 8000598:	4310      	orrs	r0, r2
 800059a:	4682      	mov	sl, r0
 800059c:	2201      	movs	r2, #1
 800059e:	2b1b      	cmp	r3, #27
 80005a0:	dc08      	bgt.n	80005b4 <__aeabi_fadd+0x274>
 80005a2:	4652      	mov	r2, sl
 80005a4:	2420      	movs	r4, #32
 80005a6:	4650      	mov	r0, sl
 80005a8:	40da      	lsrs	r2, r3
 80005aa:	1ae3      	subs	r3, r4, r3
 80005ac:	4098      	lsls	r0, r3
 80005ae:	1e43      	subs	r3, r0, #1
 80005b0:	4198      	sbcs	r0, r3
 80005b2:	4302      	orrs	r2, r0
 80005b4:	000c      	movs	r4, r1
 80005b6:	0037      	movs	r7, r6
 80005b8:	1aaa      	subs	r2, r5, r2
 80005ba:	e6f5      	b.n	80003a8 <__aeabi_fadd+0x68>
 80005bc:	2800      	cmp	r0, #0
 80005be:	d093      	beq.n	80004e8 <__aeabi_fadd+0x1a8>
 80005c0:	3b01      	subs	r3, #1
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d04f      	beq.n	8000666 <__aeabi_fadd+0x326>
 80005c6:	2eff      	cmp	r6, #255	; 0xff
 80005c8:	d1c1      	bne.n	800054e <__aeabi_fadd+0x20e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	e733      	b.n	8000436 <__aeabi_fadd+0xf6>
 80005ce:	2fff      	cmp	r7, #255	; 0xff
 80005d0:	d0ac      	beq.n	800052c <__aeabi_fadd+0x1ec>
 80005d2:	4455      	add	r5, sl
 80005d4:	086a      	lsrs	r2, r5, #1
 80005d6:	e7a4      	b.n	8000522 <__aeabi_fadd+0x1e2>
 80005d8:	4653      	mov	r3, sl
 80005da:	000c      	movs	r4, r1
 80005dc:	1aee      	subs	r6, r5, r3
 80005de:	e6e8      	b.n	80003b2 <__aeabi_fadd+0x72>
 80005e0:	4653      	mov	r3, sl
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d128      	bne.n	8000638 <__aeabi_fadd+0x2f8>
 80005e6:	2d00      	cmp	r5, #0
 80005e8:	d000      	beq.n	80005ec <__aeabi_fadd+0x2ac>
 80005ea:	e722      	b.n	8000432 <__aeabi_fadd+0xf2>
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	03db      	lsls	r3, r3, #15
 80005f0:	469c      	mov	ip, r3
 80005f2:	2400      	movs	r4, #0
 80005f4:	23ff      	movs	r3, #255	; 0xff
 80005f6:	e702      	b.n	80003fe <__aeabi_fadd+0xbe>
 80005f8:	002a      	movs	r2, r5
 80005fa:	4452      	add	r2, sl
 80005fc:	e73b      	b.n	8000476 <__aeabi_fadd+0x136>
 80005fe:	4653      	mov	r3, sl
 8000600:	1b5a      	subs	r2, r3, r5
 8000602:	e6d1      	b.n	80003a8 <__aeabi_fadd+0x68>
 8000604:	2800      	cmp	r0, #0
 8000606:	d100      	bne.n	800060a <__aeabi_fadd+0x2ca>
 8000608:	e714      	b.n	8000434 <__aeabi_fadd+0xf4>
 800060a:	2d00      	cmp	r5, #0
 800060c:	d100      	bne.n	8000610 <__aeabi_fadd+0x2d0>
 800060e:	e712      	b.n	8000436 <__aeabi_fadd+0xf6>
 8000610:	2380      	movs	r3, #128	; 0x80
 8000612:	03db      	lsls	r3, r3, #15
 8000614:	421a      	tst	r2, r3
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0x2da>
 8000618:	e70d      	b.n	8000436 <__aeabi_fadd+0xf6>
 800061a:	4641      	mov	r1, r8
 800061c:	4219      	tst	r1, r3
 800061e:	d000      	beq.n	8000622 <__aeabi_fadd+0x2e2>
 8000620:	e709      	b.n	8000436 <__aeabi_fadd+0xf6>
 8000622:	4642      	mov	r2, r8
 8000624:	e707      	b.n	8000436 <__aeabi_fadd+0xf6>
 8000626:	000c      	movs	r4, r1
 8000628:	0037      	movs	r7, r6
 800062a:	1aaa      	subs	r2, r5, r2
 800062c:	e6bc      	b.n	80003a8 <__aeabi_fadd+0x68>
 800062e:	2d00      	cmp	r5, #0
 8000630:	d013      	beq.n	800065a <__aeabi_fadd+0x31a>
 8000632:	000c      	movs	r4, r1
 8000634:	46c4      	mov	ip, r8
 8000636:	e6e2      	b.n	80003fe <__aeabi_fadd+0xbe>
 8000638:	2d00      	cmp	r5, #0
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0x2fe>
 800063c:	e6fb      	b.n	8000436 <__aeabi_fadd+0xf6>
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	03db      	lsls	r3, r3, #15
 8000642:	421a      	tst	r2, r3
 8000644:	d100      	bne.n	8000648 <__aeabi_fadd+0x308>
 8000646:	e6f6      	b.n	8000436 <__aeabi_fadd+0xf6>
 8000648:	4640      	mov	r0, r8
 800064a:	4218      	tst	r0, r3
 800064c:	d000      	beq.n	8000650 <__aeabi_fadd+0x310>
 800064e:	e6f2      	b.n	8000436 <__aeabi_fadd+0xf6>
 8000650:	000c      	movs	r4, r1
 8000652:	e6ef      	b.n	8000434 <__aeabi_fadd+0xf4>
 8000654:	2a00      	cmp	r2, #0
 8000656:	d000      	beq.n	800065a <__aeabi_fadd+0x31a>
 8000658:	e763      	b.n	8000522 <__aeabi_fadd+0x1e2>
 800065a:	2200      	movs	r2, #0
 800065c:	2400      	movs	r4, #0
 800065e:	4694      	mov	ip, r2
 8000660:	e6cd      	b.n	80003fe <__aeabi_fadd+0xbe>
 8000662:	46c4      	mov	ip, r8
 8000664:	e6cb      	b.n	80003fe <__aeabi_fadd+0xbe>
 8000666:	002a      	movs	r2, r5
 8000668:	0037      	movs	r7, r6
 800066a:	4452      	add	r2, sl
 800066c:	e703      	b.n	8000476 <__aeabi_fadd+0x136>
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	7dffffff 	.word	0x7dffffff
 8000674:	fbffffff 	.word	0xfbffffff

08000678 <__aeabi_fdiv>:
 8000678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067a:	464f      	mov	r7, r9
 800067c:	4646      	mov	r6, r8
 800067e:	46d6      	mov	lr, sl
 8000680:	0245      	lsls	r5, r0, #9
 8000682:	b5c0      	push	{r6, r7, lr}
 8000684:	0047      	lsls	r7, r0, #1
 8000686:	1c0c      	adds	r4, r1, #0
 8000688:	0a6d      	lsrs	r5, r5, #9
 800068a:	0e3f      	lsrs	r7, r7, #24
 800068c:	0fc6      	lsrs	r6, r0, #31
 800068e:	2f00      	cmp	r7, #0
 8000690:	d066      	beq.n	8000760 <__aeabi_fdiv+0xe8>
 8000692:	2fff      	cmp	r7, #255	; 0xff
 8000694:	d06c      	beq.n	8000770 <__aeabi_fdiv+0xf8>
 8000696:	2300      	movs	r3, #0
 8000698:	00ea      	lsls	r2, r5, #3
 800069a:	2580      	movs	r5, #128	; 0x80
 800069c:	4699      	mov	r9, r3
 800069e:	469a      	mov	sl, r3
 80006a0:	04ed      	lsls	r5, r5, #19
 80006a2:	4315      	orrs	r5, r2
 80006a4:	3f7f      	subs	r7, #127	; 0x7f
 80006a6:	0260      	lsls	r0, r4, #9
 80006a8:	0061      	lsls	r1, r4, #1
 80006aa:	0a43      	lsrs	r3, r0, #9
 80006ac:	4698      	mov	r8, r3
 80006ae:	0e09      	lsrs	r1, r1, #24
 80006b0:	0fe4      	lsrs	r4, r4, #31
 80006b2:	2900      	cmp	r1, #0
 80006b4:	d048      	beq.n	8000748 <__aeabi_fdiv+0xd0>
 80006b6:	29ff      	cmp	r1, #255	; 0xff
 80006b8:	d010      	beq.n	80006dc <__aeabi_fdiv+0x64>
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	00d8      	lsls	r0, r3, #3
 80006be:	04d2      	lsls	r2, r2, #19
 80006c0:	4302      	orrs	r2, r0
 80006c2:	4690      	mov	r8, r2
 80006c4:	2000      	movs	r0, #0
 80006c6:	397f      	subs	r1, #127	; 0x7f
 80006c8:	464a      	mov	r2, r9
 80006ca:	0033      	movs	r3, r6
 80006cc:	1a7f      	subs	r7, r7, r1
 80006ce:	4302      	orrs	r2, r0
 80006d0:	496c      	ldr	r1, [pc, #432]	; (8000884 <__aeabi_fdiv+0x20c>)
 80006d2:	0092      	lsls	r2, r2, #2
 80006d4:	588a      	ldr	r2, [r1, r2]
 80006d6:	4063      	eors	r3, r4
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4697      	mov	pc, r2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d16d      	bne.n	80007bc <__aeabi_fdiv+0x144>
 80006e0:	2002      	movs	r0, #2
 80006e2:	3fff      	subs	r7, #255	; 0xff
 80006e4:	e033      	b.n	800074e <__aeabi_fdiv+0xd6>
 80006e6:	2300      	movs	r3, #0
 80006e8:	4698      	mov	r8, r3
 80006ea:	0026      	movs	r6, r4
 80006ec:	4645      	mov	r5, r8
 80006ee:	4682      	mov	sl, r0
 80006f0:	4653      	mov	r3, sl
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d100      	bne.n	80006f8 <__aeabi_fdiv+0x80>
 80006f6:	e07f      	b.n	80007f8 <__aeabi_fdiv+0x180>
 80006f8:	2b03      	cmp	r3, #3
 80006fa:	d100      	bne.n	80006fe <__aeabi_fdiv+0x86>
 80006fc:	e094      	b.n	8000828 <__aeabi_fdiv+0x1b0>
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d017      	beq.n	8000732 <__aeabi_fdiv+0xba>
 8000702:	0038      	movs	r0, r7
 8000704:	307f      	adds	r0, #127	; 0x7f
 8000706:	2800      	cmp	r0, #0
 8000708:	dd5f      	ble.n	80007ca <__aeabi_fdiv+0x152>
 800070a:	076b      	lsls	r3, r5, #29
 800070c:	d004      	beq.n	8000718 <__aeabi_fdiv+0xa0>
 800070e:	230f      	movs	r3, #15
 8000710:	402b      	ands	r3, r5
 8000712:	2b04      	cmp	r3, #4
 8000714:	d000      	beq.n	8000718 <__aeabi_fdiv+0xa0>
 8000716:	3504      	adds	r5, #4
 8000718:	012b      	lsls	r3, r5, #4
 800071a:	d503      	bpl.n	8000724 <__aeabi_fdiv+0xac>
 800071c:	0038      	movs	r0, r7
 800071e:	4b5a      	ldr	r3, [pc, #360]	; (8000888 <__aeabi_fdiv+0x210>)
 8000720:	3080      	adds	r0, #128	; 0x80
 8000722:	401d      	ands	r5, r3
 8000724:	28fe      	cmp	r0, #254	; 0xfe
 8000726:	dc67      	bgt.n	80007f8 <__aeabi_fdiv+0x180>
 8000728:	01ad      	lsls	r5, r5, #6
 800072a:	0a6d      	lsrs	r5, r5, #9
 800072c:	b2c0      	uxtb	r0, r0
 800072e:	e002      	b.n	8000736 <__aeabi_fdiv+0xbe>
 8000730:	001e      	movs	r6, r3
 8000732:	2000      	movs	r0, #0
 8000734:	2500      	movs	r5, #0
 8000736:	05c0      	lsls	r0, r0, #23
 8000738:	4328      	orrs	r0, r5
 800073a:	07f6      	lsls	r6, r6, #31
 800073c:	4330      	orrs	r0, r6
 800073e:	bce0      	pop	{r5, r6, r7}
 8000740:	46ba      	mov	sl, r7
 8000742:	46b1      	mov	r9, r6
 8000744:	46a8      	mov	r8, r5
 8000746:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000748:	2b00      	cmp	r3, #0
 800074a:	d12b      	bne.n	80007a4 <__aeabi_fdiv+0x12c>
 800074c:	2001      	movs	r0, #1
 800074e:	464a      	mov	r2, r9
 8000750:	0033      	movs	r3, r6
 8000752:	494e      	ldr	r1, [pc, #312]	; (800088c <__aeabi_fdiv+0x214>)
 8000754:	4302      	orrs	r2, r0
 8000756:	0092      	lsls	r2, r2, #2
 8000758:	588a      	ldr	r2, [r1, r2]
 800075a:	4063      	eors	r3, r4
 800075c:	b2db      	uxtb	r3, r3
 800075e:	4697      	mov	pc, r2
 8000760:	2d00      	cmp	r5, #0
 8000762:	d113      	bne.n	800078c <__aeabi_fdiv+0x114>
 8000764:	2304      	movs	r3, #4
 8000766:	4699      	mov	r9, r3
 8000768:	3b03      	subs	r3, #3
 800076a:	2700      	movs	r7, #0
 800076c:	469a      	mov	sl, r3
 800076e:	e79a      	b.n	80006a6 <__aeabi_fdiv+0x2e>
 8000770:	2d00      	cmp	r5, #0
 8000772:	d105      	bne.n	8000780 <__aeabi_fdiv+0x108>
 8000774:	2308      	movs	r3, #8
 8000776:	4699      	mov	r9, r3
 8000778:	3b06      	subs	r3, #6
 800077a:	27ff      	movs	r7, #255	; 0xff
 800077c:	469a      	mov	sl, r3
 800077e:	e792      	b.n	80006a6 <__aeabi_fdiv+0x2e>
 8000780:	230c      	movs	r3, #12
 8000782:	4699      	mov	r9, r3
 8000784:	3b09      	subs	r3, #9
 8000786:	27ff      	movs	r7, #255	; 0xff
 8000788:	469a      	mov	sl, r3
 800078a:	e78c      	b.n	80006a6 <__aeabi_fdiv+0x2e>
 800078c:	0028      	movs	r0, r5
 800078e:	f002 faff 	bl	8002d90 <__clzsi2>
 8000792:	2776      	movs	r7, #118	; 0x76
 8000794:	1f43      	subs	r3, r0, #5
 8000796:	409d      	lsls	r5, r3
 8000798:	2300      	movs	r3, #0
 800079a:	427f      	negs	r7, r7
 800079c:	4699      	mov	r9, r3
 800079e:	469a      	mov	sl, r3
 80007a0:	1a3f      	subs	r7, r7, r0
 80007a2:	e780      	b.n	80006a6 <__aeabi_fdiv+0x2e>
 80007a4:	0018      	movs	r0, r3
 80007a6:	f002 faf3 	bl	8002d90 <__clzsi2>
 80007aa:	4642      	mov	r2, r8
 80007ac:	1f43      	subs	r3, r0, #5
 80007ae:	2176      	movs	r1, #118	; 0x76
 80007b0:	409a      	lsls	r2, r3
 80007b2:	4249      	negs	r1, r1
 80007b4:	1a09      	subs	r1, r1, r0
 80007b6:	4690      	mov	r8, r2
 80007b8:	2000      	movs	r0, #0
 80007ba:	e785      	b.n	80006c8 <__aeabi_fdiv+0x50>
 80007bc:	21ff      	movs	r1, #255	; 0xff
 80007be:	2003      	movs	r0, #3
 80007c0:	e782      	b.n	80006c8 <__aeabi_fdiv+0x50>
 80007c2:	001e      	movs	r6, r3
 80007c4:	20ff      	movs	r0, #255	; 0xff
 80007c6:	2500      	movs	r5, #0
 80007c8:	e7b5      	b.n	8000736 <__aeabi_fdiv+0xbe>
 80007ca:	2301      	movs	r3, #1
 80007cc:	1a1b      	subs	r3, r3, r0
 80007ce:	2b1b      	cmp	r3, #27
 80007d0:	dcaf      	bgt.n	8000732 <__aeabi_fdiv+0xba>
 80007d2:	379e      	adds	r7, #158	; 0x9e
 80007d4:	0029      	movs	r1, r5
 80007d6:	40bd      	lsls	r5, r7
 80007d8:	40d9      	lsrs	r1, r3
 80007da:	1e6a      	subs	r2, r5, #1
 80007dc:	4195      	sbcs	r5, r2
 80007de:	430d      	orrs	r5, r1
 80007e0:	076b      	lsls	r3, r5, #29
 80007e2:	d004      	beq.n	80007ee <__aeabi_fdiv+0x176>
 80007e4:	230f      	movs	r3, #15
 80007e6:	402b      	ands	r3, r5
 80007e8:	2b04      	cmp	r3, #4
 80007ea:	d000      	beq.n	80007ee <__aeabi_fdiv+0x176>
 80007ec:	3504      	adds	r5, #4
 80007ee:	016b      	lsls	r3, r5, #5
 80007f0:	d544      	bpl.n	800087c <__aeabi_fdiv+0x204>
 80007f2:	2001      	movs	r0, #1
 80007f4:	2500      	movs	r5, #0
 80007f6:	e79e      	b.n	8000736 <__aeabi_fdiv+0xbe>
 80007f8:	20ff      	movs	r0, #255	; 0xff
 80007fa:	2500      	movs	r5, #0
 80007fc:	e79b      	b.n	8000736 <__aeabi_fdiv+0xbe>
 80007fe:	2580      	movs	r5, #128	; 0x80
 8000800:	2600      	movs	r6, #0
 8000802:	20ff      	movs	r0, #255	; 0xff
 8000804:	03ed      	lsls	r5, r5, #15
 8000806:	e796      	b.n	8000736 <__aeabi_fdiv+0xbe>
 8000808:	2300      	movs	r3, #0
 800080a:	4698      	mov	r8, r3
 800080c:	2080      	movs	r0, #128	; 0x80
 800080e:	03c0      	lsls	r0, r0, #15
 8000810:	4205      	tst	r5, r0
 8000812:	d009      	beq.n	8000828 <__aeabi_fdiv+0x1b0>
 8000814:	4643      	mov	r3, r8
 8000816:	4203      	tst	r3, r0
 8000818:	d106      	bne.n	8000828 <__aeabi_fdiv+0x1b0>
 800081a:	4645      	mov	r5, r8
 800081c:	4305      	orrs	r5, r0
 800081e:	026d      	lsls	r5, r5, #9
 8000820:	0026      	movs	r6, r4
 8000822:	20ff      	movs	r0, #255	; 0xff
 8000824:	0a6d      	lsrs	r5, r5, #9
 8000826:	e786      	b.n	8000736 <__aeabi_fdiv+0xbe>
 8000828:	2080      	movs	r0, #128	; 0x80
 800082a:	03c0      	lsls	r0, r0, #15
 800082c:	4305      	orrs	r5, r0
 800082e:	026d      	lsls	r5, r5, #9
 8000830:	20ff      	movs	r0, #255	; 0xff
 8000832:	0a6d      	lsrs	r5, r5, #9
 8000834:	e77f      	b.n	8000736 <__aeabi_fdiv+0xbe>
 8000836:	4641      	mov	r1, r8
 8000838:	016a      	lsls	r2, r5, #5
 800083a:	0148      	lsls	r0, r1, #5
 800083c:	4282      	cmp	r2, r0
 800083e:	d219      	bcs.n	8000874 <__aeabi_fdiv+0x1fc>
 8000840:	211b      	movs	r1, #27
 8000842:	2500      	movs	r5, #0
 8000844:	3f01      	subs	r7, #1
 8000846:	2601      	movs	r6, #1
 8000848:	0014      	movs	r4, r2
 800084a:	006d      	lsls	r5, r5, #1
 800084c:	0052      	lsls	r2, r2, #1
 800084e:	2c00      	cmp	r4, #0
 8000850:	db01      	blt.n	8000856 <__aeabi_fdiv+0x1de>
 8000852:	4290      	cmp	r0, r2
 8000854:	d801      	bhi.n	800085a <__aeabi_fdiv+0x1e2>
 8000856:	1a12      	subs	r2, r2, r0
 8000858:	4335      	orrs	r5, r6
 800085a:	3901      	subs	r1, #1
 800085c:	2900      	cmp	r1, #0
 800085e:	d1f3      	bne.n	8000848 <__aeabi_fdiv+0x1d0>
 8000860:	1e50      	subs	r0, r2, #1
 8000862:	4182      	sbcs	r2, r0
 8000864:	0038      	movs	r0, r7
 8000866:	307f      	adds	r0, #127	; 0x7f
 8000868:	001e      	movs	r6, r3
 800086a:	4315      	orrs	r5, r2
 800086c:	2800      	cmp	r0, #0
 800086e:	dd00      	ble.n	8000872 <__aeabi_fdiv+0x1fa>
 8000870:	e74b      	b.n	800070a <__aeabi_fdiv+0x92>
 8000872:	e7aa      	b.n	80007ca <__aeabi_fdiv+0x152>
 8000874:	211a      	movs	r1, #26
 8000876:	2501      	movs	r5, #1
 8000878:	1a12      	subs	r2, r2, r0
 800087a:	e7e4      	b.n	8000846 <__aeabi_fdiv+0x1ce>
 800087c:	01ad      	lsls	r5, r5, #6
 800087e:	2000      	movs	r0, #0
 8000880:	0a6d      	lsrs	r5, r5, #9
 8000882:	e758      	b.n	8000736 <__aeabi_fdiv+0xbe>
 8000884:	08006cfc 	.word	0x08006cfc
 8000888:	f7ffffff 	.word	0xf7ffffff
 800088c:	08006d3c 	.word	0x08006d3c

08000890 <__eqsf2>:
 8000890:	b570      	push	{r4, r5, r6, lr}
 8000892:	0042      	lsls	r2, r0, #1
 8000894:	024e      	lsls	r6, r1, #9
 8000896:	004c      	lsls	r4, r1, #1
 8000898:	0245      	lsls	r5, r0, #9
 800089a:	0a6d      	lsrs	r5, r5, #9
 800089c:	0e12      	lsrs	r2, r2, #24
 800089e:	0fc3      	lsrs	r3, r0, #31
 80008a0:	0a76      	lsrs	r6, r6, #9
 80008a2:	0e24      	lsrs	r4, r4, #24
 80008a4:	0fc9      	lsrs	r1, r1, #31
 80008a6:	2aff      	cmp	r2, #255	; 0xff
 80008a8:	d00f      	beq.n	80008ca <__eqsf2+0x3a>
 80008aa:	2cff      	cmp	r4, #255	; 0xff
 80008ac:	d011      	beq.n	80008d2 <__eqsf2+0x42>
 80008ae:	2001      	movs	r0, #1
 80008b0:	42a2      	cmp	r2, r4
 80008b2:	d000      	beq.n	80008b6 <__eqsf2+0x26>
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	42b5      	cmp	r5, r6
 80008b8:	d1fc      	bne.n	80008b4 <__eqsf2+0x24>
 80008ba:	428b      	cmp	r3, r1
 80008bc:	d00d      	beq.n	80008da <__eqsf2+0x4a>
 80008be:	2a00      	cmp	r2, #0
 80008c0:	d1f8      	bne.n	80008b4 <__eqsf2+0x24>
 80008c2:	0028      	movs	r0, r5
 80008c4:	1e45      	subs	r5, r0, #1
 80008c6:	41a8      	sbcs	r0, r5
 80008c8:	e7f4      	b.n	80008b4 <__eqsf2+0x24>
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d1f1      	bne.n	80008b4 <__eqsf2+0x24>
 80008d0:	e7eb      	b.n	80008aa <__eqsf2+0x1a>
 80008d2:	2001      	movs	r0, #1
 80008d4:	2e00      	cmp	r6, #0
 80008d6:	d1ed      	bne.n	80008b4 <__eqsf2+0x24>
 80008d8:	e7e9      	b.n	80008ae <__eqsf2+0x1e>
 80008da:	2000      	movs	r0, #0
 80008dc:	e7ea      	b.n	80008b4 <__eqsf2+0x24>
 80008de:	46c0      	nop			; (mov r8, r8)

080008e0 <__gesf2>:
 80008e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e2:	0042      	lsls	r2, r0, #1
 80008e4:	0246      	lsls	r6, r0, #9
 80008e6:	024d      	lsls	r5, r1, #9
 80008e8:	004c      	lsls	r4, r1, #1
 80008ea:	0fc3      	lsrs	r3, r0, #31
 80008ec:	0a76      	lsrs	r6, r6, #9
 80008ee:	0e12      	lsrs	r2, r2, #24
 80008f0:	0a6d      	lsrs	r5, r5, #9
 80008f2:	0e24      	lsrs	r4, r4, #24
 80008f4:	0fc8      	lsrs	r0, r1, #31
 80008f6:	2aff      	cmp	r2, #255	; 0xff
 80008f8:	d01f      	beq.n	800093a <__gesf2+0x5a>
 80008fa:	2cff      	cmp	r4, #255	; 0xff
 80008fc:	d010      	beq.n	8000920 <__gesf2+0x40>
 80008fe:	2a00      	cmp	r2, #0
 8000900:	d11f      	bne.n	8000942 <__gesf2+0x62>
 8000902:	4271      	negs	r1, r6
 8000904:	4171      	adcs	r1, r6
 8000906:	2c00      	cmp	r4, #0
 8000908:	d101      	bne.n	800090e <__gesf2+0x2e>
 800090a:	2d00      	cmp	r5, #0
 800090c:	d01e      	beq.n	800094c <__gesf2+0x6c>
 800090e:	2900      	cmp	r1, #0
 8000910:	d10e      	bne.n	8000930 <__gesf2+0x50>
 8000912:	4283      	cmp	r3, r0
 8000914:	d01e      	beq.n	8000954 <__gesf2+0x74>
 8000916:	2102      	movs	r1, #2
 8000918:	1e58      	subs	r0, r3, #1
 800091a:	4008      	ands	r0, r1
 800091c:	3801      	subs	r0, #1
 800091e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000920:	2d00      	cmp	r5, #0
 8000922:	d126      	bne.n	8000972 <__gesf2+0x92>
 8000924:	2a00      	cmp	r2, #0
 8000926:	d1f4      	bne.n	8000912 <__gesf2+0x32>
 8000928:	4271      	negs	r1, r6
 800092a:	4171      	adcs	r1, r6
 800092c:	2900      	cmp	r1, #0
 800092e:	d0f0      	beq.n	8000912 <__gesf2+0x32>
 8000930:	2800      	cmp	r0, #0
 8000932:	d1f4      	bne.n	800091e <__gesf2+0x3e>
 8000934:	2001      	movs	r0, #1
 8000936:	4240      	negs	r0, r0
 8000938:	e7f1      	b.n	800091e <__gesf2+0x3e>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d119      	bne.n	8000972 <__gesf2+0x92>
 800093e:	2cff      	cmp	r4, #255	; 0xff
 8000940:	d0ee      	beq.n	8000920 <__gesf2+0x40>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d1e5      	bne.n	8000912 <__gesf2+0x32>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d1e3      	bne.n	8000912 <__gesf2+0x32>
 800094a:	e7e4      	b.n	8000916 <__gesf2+0x36>
 800094c:	2000      	movs	r0, #0
 800094e:	2e00      	cmp	r6, #0
 8000950:	d0e5      	beq.n	800091e <__gesf2+0x3e>
 8000952:	e7e0      	b.n	8000916 <__gesf2+0x36>
 8000954:	42a2      	cmp	r2, r4
 8000956:	dc05      	bgt.n	8000964 <__gesf2+0x84>
 8000958:	dbea      	blt.n	8000930 <__gesf2+0x50>
 800095a:	42ae      	cmp	r6, r5
 800095c:	d802      	bhi.n	8000964 <__gesf2+0x84>
 800095e:	d3e7      	bcc.n	8000930 <__gesf2+0x50>
 8000960:	2000      	movs	r0, #0
 8000962:	e7dc      	b.n	800091e <__gesf2+0x3e>
 8000964:	4241      	negs	r1, r0
 8000966:	4141      	adcs	r1, r0
 8000968:	4248      	negs	r0, r1
 800096a:	2102      	movs	r1, #2
 800096c:	4008      	ands	r0, r1
 800096e:	3801      	subs	r0, #1
 8000970:	e7d5      	b.n	800091e <__gesf2+0x3e>
 8000972:	2002      	movs	r0, #2
 8000974:	4240      	negs	r0, r0
 8000976:	e7d2      	b.n	800091e <__gesf2+0x3e>

08000978 <__lesf2>:
 8000978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800097a:	0042      	lsls	r2, r0, #1
 800097c:	0246      	lsls	r6, r0, #9
 800097e:	024d      	lsls	r5, r1, #9
 8000980:	004c      	lsls	r4, r1, #1
 8000982:	0fc3      	lsrs	r3, r0, #31
 8000984:	0a76      	lsrs	r6, r6, #9
 8000986:	0e12      	lsrs	r2, r2, #24
 8000988:	0a6d      	lsrs	r5, r5, #9
 800098a:	0e24      	lsrs	r4, r4, #24
 800098c:	0fc8      	lsrs	r0, r1, #31
 800098e:	2aff      	cmp	r2, #255	; 0xff
 8000990:	d00d      	beq.n	80009ae <__lesf2+0x36>
 8000992:	2cff      	cmp	r4, #255	; 0xff
 8000994:	d00f      	beq.n	80009b6 <__lesf2+0x3e>
 8000996:	2a00      	cmp	r2, #0
 8000998:	d123      	bne.n	80009e2 <__lesf2+0x6a>
 800099a:	4271      	negs	r1, r6
 800099c:	4171      	adcs	r1, r6
 800099e:	2c00      	cmp	r4, #0
 80009a0:	d10f      	bne.n	80009c2 <__lesf2+0x4a>
 80009a2:	2d00      	cmp	r5, #0
 80009a4:	d10d      	bne.n	80009c2 <__lesf2+0x4a>
 80009a6:	2000      	movs	r0, #0
 80009a8:	2e00      	cmp	r6, #0
 80009aa:	d014      	beq.n	80009d6 <__lesf2+0x5e>
 80009ac:	e00d      	b.n	80009ca <__lesf2+0x52>
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d110      	bne.n	80009d4 <__lesf2+0x5c>
 80009b2:	2cff      	cmp	r4, #255	; 0xff
 80009b4:	d115      	bne.n	80009e2 <__lesf2+0x6a>
 80009b6:	2d00      	cmp	r5, #0
 80009b8:	d10c      	bne.n	80009d4 <__lesf2+0x5c>
 80009ba:	2a00      	cmp	r2, #0
 80009bc:	d103      	bne.n	80009c6 <__lesf2+0x4e>
 80009be:	4271      	negs	r1, r6
 80009c0:	4171      	adcs	r1, r6
 80009c2:	2900      	cmp	r1, #0
 80009c4:	d108      	bne.n	80009d8 <__lesf2+0x60>
 80009c6:	4283      	cmp	r3, r0
 80009c8:	d010      	beq.n	80009ec <__lesf2+0x74>
 80009ca:	2102      	movs	r1, #2
 80009cc:	1e58      	subs	r0, r3, #1
 80009ce:	4008      	ands	r0, r1
 80009d0:	3801      	subs	r0, #1
 80009d2:	e000      	b.n	80009d6 <__lesf2+0x5e>
 80009d4:	2002      	movs	r0, #2
 80009d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009d8:	2800      	cmp	r0, #0
 80009da:	d1fc      	bne.n	80009d6 <__lesf2+0x5e>
 80009dc:	2001      	movs	r0, #1
 80009de:	4240      	negs	r0, r0
 80009e0:	e7f9      	b.n	80009d6 <__lesf2+0x5e>
 80009e2:	2c00      	cmp	r4, #0
 80009e4:	d1ef      	bne.n	80009c6 <__lesf2+0x4e>
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d1ed      	bne.n	80009c6 <__lesf2+0x4e>
 80009ea:	e7ee      	b.n	80009ca <__lesf2+0x52>
 80009ec:	42a2      	cmp	r2, r4
 80009ee:	dc05      	bgt.n	80009fc <__lesf2+0x84>
 80009f0:	dbf2      	blt.n	80009d8 <__lesf2+0x60>
 80009f2:	42ae      	cmp	r6, r5
 80009f4:	d802      	bhi.n	80009fc <__lesf2+0x84>
 80009f6:	d3ef      	bcc.n	80009d8 <__lesf2+0x60>
 80009f8:	2000      	movs	r0, #0
 80009fa:	e7ec      	b.n	80009d6 <__lesf2+0x5e>
 80009fc:	4241      	negs	r1, r0
 80009fe:	4141      	adcs	r1, r0
 8000a00:	4248      	negs	r0, r1
 8000a02:	2102      	movs	r1, #2
 8000a04:	4008      	ands	r0, r1
 8000a06:	3801      	subs	r0, #1
 8000a08:	e7e5      	b.n	80009d6 <__lesf2+0x5e>
 8000a0a:	46c0      	nop			; (mov r8, r8)

08000a0c <__aeabi_fmul>:
 8000a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0e:	4657      	mov	r7, sl
 8000a10:	464e      	mov	r6, r9
 8000a12:	4645      	mov	r5, r8
 8000a14:	46de      	mov	lr, fp
 8000a16:	0244      	lsls	r4, r0, #9
 8000a18:	b5e0      	push	{r5, r6, r7, lr}
 8000a1a:	0045      	lsls	r5, r0, #1
 8000a1c:	1c0f      	adds	r7, r1, #0
 8000a1e:	0a64      	lsrs	r4, r4, #9
 8000a20:	0e2d      	lsrs	r5, r5, #24
 8000a22:	0fc6      	lsrs	r6, r0, #31
 8000a24:	2d00      	cmp	r5, #0
 8000a26:	d047      	beq.n	8000ab8 <__aeabi_fmul+0xac>
 8000a28:	2dff      	cmp	r5, #255	; 0xff
 8000a2a:	d04d      	beq.n	8000ac8 <__aeabi_fmul+0xbc>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	2080      	movs	r0, #128	; 0x80
 8000a30:	469a      	mov	sl, r3
 8000a32:	469b      	mov	fp, r3
 8000a34:	00e4      	lsls	r4, r4, #3
 8000a36:	04c0      	lsls	r0, r0, #19
 8000a38:	4304      	orrs	r4, r0
 8000a3a:	3d7f      	subs	r5, #127	; 0x7f
 8000a3c:	0278      	lsls	r0, r7, #9
 8000a3e:	0a43      	lsrs	r3, r0, #9
 8000a40:	4699      	mov	r9, r3
 8000a42:	007a      	lsls	r2, r7, #1
 8000a44:	0ffb      	lsrs	r3, r7, #31
 8000a46:	4698      	mov	r8, r3
 8000a48:	0e12      	lsrs	r2, r2, #24
 8000a4a:	464b      	mov	r3, r9
 8000a4c:	d044      	beq.n	8000ad8 <__aeabi_fmul+0xcc>
 8000a4e:	2aff      	cmp	r2, #255	; 0xff
 8000a50:	d011      	beq.n	8000a76 <__aeabi_fmul+0x6a>
 8000a52:	00d8      	lsls	r0, r3, #3
 8000a54:	2380      	movs	r3, #128	; 0x80
 8000a56:	04db      	lsls	r3, r3, #19
 8000a58:	4303      	orrs	r3, r0
 8000a5a:	4699      	mov	r9, r3
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	3a7f      	subs	r2, #127	; 0x7f
 8000a60:	18ad      	adds	r5, r5, r2
 8000a62:	4647      	mov	r7, r8
 8000a64:	4653      	mov	r3, sl
 8000a66:	4077      	eors	r7, r6
 8000a68:	1c69      	adds	r1, r5, #1
 8000a6a:	2b0f      	cmp	r3, #15
 8000a6c:	d83f      	bhi.n	8000aee <__aeabi_fmul+0xe2>
 8000a6e:	4a72      	ldr	r2, [pc, #456]	; (8000c38 <__aeabi_fmul+0x22c>)
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	58d3      	ldr	r3, [r2, r3]
 8000a74:	469f      	mov	pc, r3
 8000a76:	35ff      	adds	r5, #255	; 0xff
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d000      	beq.n	8000a7e <__aeabi_fmul+0x72>
 8000a7c:	e079      	b.n	8000b72 <__aeabi_fmul+0x166>
 8000a7e:	4652      	mov	r2, sl
 8000a80:	2302      	movs	r3, #2
 8000a82:	431a      	orrs	r2, r3
 8000a84:	4692      	mov	sl, r2
 8000a86:	2002      	movs	r0, #2
 8000a88:	e7eb      	b.n	8000a62 <__aeabi_fmul+0x56>
 8000a8a:	4647      	mov	r7, r8
 8000a8c:	464c      	mov	r4, r9
 8000a8e:	4683      	mov	fp, r0
 8000a90:	465b      	mov	r3, fp
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d028      	beq.n	8000ae8 <__aeabi_fmul+0xdc>
 8000a96:	2b03      	cmp	r3, #3
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fmul+0x90>
 8000a9a:	e0c6      	b.n	8000c2a <__aeabi_fmul+0x21e>
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d14f      	bne.n	8000b40 <__aeabi_fmul+0x134>
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	2400      	movs	r4, #0
 8000aa4:	05c0      	lsls	r0, r0, #23
 8000aa6:	07ff      	lsls	r7, r7, #31
 8000aa8:	4320      	orrs	r0, r4
 8000aaa:	4338      	orrs	r0, r7
 8000aac:	bcf0      	pop	{r4, r5, r6, r7}
 8000aae:	46bb      	mov	fp, r7
 8000ab0:	46b2      	mov	sl, r6
 8000ab2:	46a9      	mov	r9, r5
 8000ab4:	46a0      	mov	r8, r4
 8000ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ab8:	2c00      	cmp	r4, #0
 8000aba:	d171      	bne.n	8000ba0 <__aeabi_fmul+0x194>
 8000abc:	2304      	movs	r3, #4
 8000abe:	469a      	mov	sl, r3
 8000ac0:	3b03      	subs	r3, #3
 8000ac2:	2500      	movs	r5, #0
 8000ac4:	469b      	mov	fp, r3
 8000ac6:	e7b9      	b.n	8000a3c <__aeabi_fmul+0x30>
 8000ac8:	2c00      	cmp	r4, #0
 8000aca:	d163      	bne.n	8000b94 <__aeabi_fmul+0x188>
 8000acc:	2308      	movs	r3, #8
 8000ace:	469a      	mov	sl, r3
 8000ad0:	3b06      	subs	r3, #6
 8000ad2:	25ff      	movs	r5, #255	; 0xff
 8000ad4:	469b      	mov	fp, r3
 8000ad6:	e7b1      	b.n	8000a3c <__aeabi_fmul+0x30>
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d150      	bne.n	8000b7e <__aeabi_fmul+0x172>
 8000adc:	4652      	mov	r2, sl
 8000ade:	3301      	adds	r3, #1
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	4692      	mov	sl, r2
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	e7bc      	b.n	8000a62 <__aeabi_fmul+0x56>
 8000ae8:	20ff      	movs	r0, #255	; 0xff
 8000aea:	2400      	movs	r4, #0
 8000aec:	e7da      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000aee:	4648      	mov	r0, r9
 8000af0:	0c26      	lsrs	r6, r4, #16
 8000af2:	0424      	lsls	r4, r4, #16
 8000af4:	0c22      	lsrs	r2, r4, #16
 8000af6:	0404      	lsls	r4, r0, #16
 8000af8:	0c24      	lsrs	r4, r4, #16
 8000afa:	464b      	mov	r3, r9
 8000afc:	0020      	movs	r0, r4
 8000afe:	0c1b      	lsrs	r3, r3, #16
 8000b00:	4350      	muls	r0, r2
 8000b02:	4374      	muls	r4, r6
 8000b04:	435a      	muls	r2, r3
 8000b06:	435e      	muls	r6, r3
 8000b08:	1912      	adds	r2, r2, r4
 8000b0a:	0c03      	lsrs	r3, r0, #16
 8000b0c:	189b      	adds	r3, r3, r2
 8000b0e:	429c      	cmp	r4, r3
 8000b10:	d903      	bls.n	8000b1a <__aeabi_fmul+0x10e>
 8000b12:	2280      	movs	r2, #128	; 0x80
 8000b14:	0252      	lsls	r2, r2, #9
 8000b16:	4694      	mov	ip, r2
 8000b18:	4466      	add	r6, ip
 8000b1a:	0400      	lsls	r0, r0, #16
 8000b1c:	041a      	lsls	r2, r3, #16
 8000b1e:	0c00      	lsrs	r0, r0, #16
 8000b20:	1812      	adds	r2, r2, r0
 8000b22:	0194      	lsls	r4, r2, #6
 8000b24:	1e60      	subs	r0, r4, #1
 8000b26:	4184      	sbcs	r4, r0
 8000b28:	0c1b      	lsrs	r3, r3, #16
 8000b2a:	0e92      	lsrs	r2, r2, #26
 8000b2c:	199b      	adds	r3, r3, r6
 8000b2e:	4314      	orrs	r4, r2
 8000b30:	019b      	lsls	r3, r3, #6
 8000b32:	431c      	orrs	r4, r3
 8000b34:	011b      	lsls	r3, r3, #4
 8000b36:	d572      	bpl.n	8000c1e <__aeabi_fmul+0x212>
 8000b38:	2001      	movs	r0, #1
 8000b3a:	0863      	lsrs	r3, r4, #1
 8000b3c:	4004      	ands	r4, r0
 8000b3e:	431c      	orrs	r4, r3
 8000b40:	0008      	movs	r0, r1
 8000b42:	307f      	adds	r0, #127	; 0x7f
 8000b44:	2800      	cmp	r0, #0
 8000b46:	dd3c      	ble.n	8000bc2 <__aeabi_fmul+0x1b6>
 8000b48:	0763      	lsls	r3, r4, #29
 8000b4a:	d004      	beq.n	8000b56 <__aeabi_fmul+0x14a>
 8000b4c:	230f      	movs	r3, #15
 8000b4e:	4023      	ands	r3, r4
 8000b50:	2b04      	cmp	r3, #4
 8000b52:	d000      	beq.n	8000b56 <__aeabi_fmul+0x14a>
 8000b54:	3404      	adds	r4, #4
 8000b56:	0123      	lsls	r3, r4, #4
 8000b58:	d503      	bpl.n	8000b62 <__aeabi_fmul+0x156>
 8000b5a:	3180      	adds	r1, #128	; 0x80
 8000b5c:	0008      	movs	r0, r1
 8000b5e:	4b37      	ldr	r3, [pc, #220]	; (8000c3c <__aeabi_fmul+0x230>)
 8000b60:	401c      	ands	r4, r3
 8000b62:	28fe      	cmp	r0, #254	; 0xfe
 8000b64:	dcc0      	bgt.n	8000ae8 <__aeabi_fmul+0xdc>
 8000b66:	01a4      	lsls	r4, r4, #6
 8000b68:	0a64      	lsrs	r4, r4, #9
 8000b6a:	b2c0      	uxtb	r0, r0
 8000b6c:	e79a      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000b6e:	0037      	movs	r7, r6
 8000b70:	e78e      	b.n	8000a90 <__aeabi_fmul+0x84>
 8000b72:	4652      	mov	r2, sl
 8000b74:	2303      	movs	r3, #3
 8000b76:	431a      	orrs	r2, r3
 8000b78:	4692      	mov	sl, r2
 8000b7a:	2003      	movs	r0, #3
 8000b7c:	e771      	b.n	8000a62 <__aeabi_fmul+0x56>
 8000b7e:	4648      	mov	r0, r9
 8000b80:	f002 f906 	bl	8002d90 <__clzsi2>
 8000b84:	464a      	mov	r2, r9
 8000b86:	1f43      	subs	r3, r0, #5
 8000b88:	409a      	lsls	r2, r3
 8000b8a:	1a2d      	subs	r5, r5, r0
 8000b8c:	4691      	mov	r9, r2
 8000b8e:	2000      	movs	r0, #0
 8000b90:	3d76      	subs	r5, #118	; 0x76
 8000b92:	e766      	b.n	8000a62 <__aeabi_fmul+0x56>
 8000b94:	230c      	movs	r3, #12
 8000b96:	469a      	mov	sl, r3
 8000b98:	3b09      	subs	r3, #9
 8000b9a:	25ff      	movs	r5, #255	; 0xff
 8000b9c:	469b      	mov	fp, r3
 8000b9e:	e74d      	b.n	8000a3c <__aeabi_fmul+0x30>
 8000ba0:	0020      	movs	r0, r4
 8000ba2:	f002 f8f5 	bl	8002d90 <__clzsi2>
 8000ba6:	2576      	movs	r5, #118	; 0x76
 8000ba8:	1f43      	subs	r3, r0, #5
 8000baa:	409c      	lsls	r4, r3
 8000bac:	2300      	movs	r3, #0
 8000bae:	426d      	negs	r5, r5
 8000bb0:	469a      	mov	sl, r3
 8000bb2:	469b      	mov	fp, r3
 8000bb4:	1a2d      	subs	r5, r5, r0
 8000bb6:	e741      	b.n	8000a3c <__aeabi_fmul+0x30>
 8000bb8:	2480      	movs	r4, #128	; 0x80
 8000bba:	2700      	movs	r7, #0
 8000bbc:	20ff      	movs	r0, #255	; 0xff
 8000bbe:	03e4      	lsls	r4, r4, #15
 8000bc0:	e770      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	1a1b      	subs	r3, r3, r0
 8000bc6:	2b1b      	cmp	r3, #27
 8000bc8:	dd00      	ble.n	8000bcc <__aeabi_fmul+0x1c0>
 8000bca:	e769      	b.n	8000aa0 <__aeabi_fmul+0x94>
 8000bcc:	319e      	adds	r1, #158	; 0x9e
 8000bce:	0020      	movs	r0, r4
 8000bd0:	408c      	lsls	r4, r1
 8000bd2:	40d8      	lsrs	r0, r3
 8000bd4:	1e63      	subs	r3, r4, #1
 8000bd6:	419c      	sbcs	r4, r3
 8000bd8:	4304      	orrs	r4, r0
 8000bda:	0763      	lsls	r3, r4, #29
 8000bdc:	d004      	beq.n	8000be8 <__aeabi_fmul+0x1dc>
 8000bde:	230f      	movs	r3, #15
 8000be0:	4023      	ands	r3, r4
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	d000      	beq.n	8000be8 <__aeabi_fmul+0x1dc>
 8000be6:	3404      	adds	r4, #4
 8000be8:	0163      	lsls	r3, r4, #5
 8000bea:	d51a      	bpl.n	8000c22 <__aeabi_fmul+0x216>
 8000bec:	2001      	movs	r0, #1
 8000bee:	2400      	movs	r4, #0
 8000bf0:	e758      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000bf2:	2080      	movs	r0, #128	; 0x80
 8000bf4:	03c0      	lsls	r0, r0, #15
 8000bf6:	4204      	tst	r4, r0
 8000bf8:	d009      	beq.n	8000c0e <__aeabi_fmul+0x202>
 8000bfa:	464b      	mov	r3, r9
 8000bfc:	4203      	tst	r3, r0
 8000bfe:	d106      	bne.n	8000c0e <__aeabi_fmul+0x202>
 8000c00:	464c      	mov	r4, r9
 8000c02:	4304      	orrs	r4, r0
 8000c04:	0264      	lsls	r4, r4, #9
 8000c06:	4647      	mov	r7, r8
 8000c08:	20ff      	movs	r0, #255	; 0xff
 8000c0a:	0a64      	lsrs	r4, r4, #9
 8000c0c:	e74a      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000c0e:	2080      	movs	r0, #128	; 0x80
 8000c10:	03c0      	lsls	r0, r0, #15
 8000c12:	4304      	orrs	r4, r0
 8000c14:	0264      	lsls	r4, r4, #9
 8000c16:	0037      	movs	r7, r6
 8000c18:	20ff      	movs	r0, #255	; 0xff
 8000c1a:	0a64      	lsrs	r4, r4, #9
 8000c1c:	e742      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000c1e:	0029      	movs	r1, r5
 8000c20:	e78e      	b.n	8000b40 <__aeabi_fmul+0x134>
 8000c22:	01a4      	lsls	r4, r4, #6
 8000c24:	2000      	movs	r0, #0
 8000c26:	0a64      	lsrs	r4, r4, #9
 8000c28:	e73c      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000c2a:	2080      	movs	r0, #128	; 0x80
 8000c2c:	03c0      	lsls	r0, r0, #15
 8000c2e:	4304      	orrs	r4, r0
 8000c30:	0264      	lsls	r4, r4, #9
 8000c32:	20ff      	movs	r0, #255	; 0xff
 8000c34:	0a64      	lsrs	r4, r4, #9
 8000c36:	e735      	b.n	8000aa4 <__aeabi_fmul+0x98>
 8000c38:	08006d7c 	.word	0x08006d7c
 8000c3c:	f7ffffff 	.word	0xf7ffffff

08000c40 <__aeabi_fsub>:
 8000c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c42:	4646      	mov	r6, r8
 8000c44:	46d6      	mov	lr, sl
 8000c46:	464f      	mov	r7, r9
 8000c48:	0243      	lsls	r3, r0, #9
 8000c4a:	0a5b      	lsrs	r3, r3, #9
 8000c4c:	00da      	lsls	r2, r3, #3
 8000c4e:	4694      	mov	ip, r2
 8000c50:	024a      	lsls	r2, r1, #9
 8000c52:	b5c0      	push	{r6, r7, lr}
 8000c54:	0044      	lsls	r4, r0, #1
 8000c56:	0a56      	lsrs	r6, r2, #9
 8000c58:	1c05      	adds	r5, r0, #0
 8000c5a:	46b0      	mov	r8, r6
 8000c5c:	0e24      	lsrs	r4, r4, #24
 8000c5e:	004e      	lsls	r6, r1, #1
 8000c60:	0992      	lsrs	r2, r2, #6
 8000c62:	001f      	movs	r7, r3
 8000c64:	0020      	movs	r0, r4
 8000c66:	4692      	mov	sl, r2
 8000c68:	0fed      	lsrs	r5, r5, #31
 8000c6a:	0e36      	lsrs	r6, r6, #24
 8000c6c:	0fc9      	lsrs	r1, r1, #31
 8000c6e:	2eff      	cmp	r6, #255	; 0xff
 8000c70:	d100      	bne.n	8000c74 <__aeabi_fsub+0x34>
 8000c72:	e07f      	b.n	8000d74 <__aeabi_fsub+0x134>
 8000c74:	2201      	movs	r2, #1
 8000c76:	4051      	eors	r1, r2
 8000c78:	428d      	cmp	r5, r1
 8000c7a:	d051      	beq.n	8000d20 <__aeabi_fsub+0xe0>
 8000c7c:	1ba2      	subs	r2, r4, r6
 8000c7e:	4691      	mov	r9, r2
 8000c80:	2a00      	cmp	r2, #0
 8000c82:	dc00      	bgt.n	8000c86 <__aeabi_fsub+0x46>
 8000c84:	e07e      	b.n	8000d84 <__aeabi_fsub+0x144>
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fsub+0x4c>
 8000c8a:	e099      	b.n	8000dc0 <__aeabi_fsub+0x180>
 8000c8c:	2cff      	cmp	r4, #255	; 0xff
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_fsub+0x52>
 8000c90:	e08c      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000c92:	2380      	movs	r3, #128	; 0x80
 8000c94:	4652      	mov	r2, sl
 8000c96:	04db      	lsls	r3, r3, #19
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	4692      	mov	sl, r2
 8000c9c:	464a      	mov	r2, r9
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	2a1b      	cmp	r2, #27
 8000ca2:	dc08      	bgt.n	8000cb6 <__aeabi_fsub+0x76>
 8000ca4:	4653      	mov	r3, sl
 8000ca6:	2120      	movs	r1, #32
 8000ca8:	40d3      	lsrs	r3, r2
 8000caa:	1a89      	subs	r1, r1, r2
 8000cac:	4652      	mov	r2, sl
 8000cae:	408a      	lsls	r2, r1
 8000cb0:	1e51      	subs	r1, r2, #1
 8000cb2:	418a      	sbcs	r2, r1
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	4662      	mov	r2, ip
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	015a      	lsls	r2, r3, #5
 8000cbc:	d400      	bmi.n	8000cc0 <__aeabi_fsub+0x80>
 8000cbe:	e0f3      	b.n	8000ea8 <__aeabi_fsub+0x268>
 8000cc0:	019b      	lsls	r3, r3, #6
 8000cc2:	099e      	lsrs	r6, r3, #6
 8000cc4:	0030      	movs	r0, r6
 8000cc6:	f002 f863 	bl	8002d90 <__clzsi2>
 8000cca:	3805      	subs	r0, #5
 8000ccc:	4086      	lsls	r6, r0
 8000cce:	4284      	cmp	r4, r0
 8000cd0:	dd00      	ble.n	8000cd4 <__aeabi_fsub+0x94>
 8000cd2:	e0f7      	b.n	8000ec4 <__aeabi_fsub+0x284>
 8000cd4:	0032      	movs	r2, r6
 8000cd6:	1b04      	subs	r4, r0, r4
 8000cd8:	2020      	movs	r0, #32
 8000cda:	3401      	adds	r4, #1
 8000cdc:	40e2      	lsrs	r2, r4
 8000cde:	1b04      	subs	r4, r0, r4
 8000ce0:	40a6      	lsls	r6, r4
 8000ce2:	0033      	movs	r3, r6
 8000ce4:	1e5e      	subs	r6, r3, #1
 8000ce6:	41b3      	sbcs	r3, r6
 8000ce8:	2400      	movs	r4, #0
 8000cea:	4313      	orrs	r3, r2
 8000cec:	075a      	lsls	r2, r3, #29
 8000cee:	d004      	beq.n	8000cfa <__aeabi_fsub+0xba>
 8000cf0:	220f      	movs	r2, #15
 8000cf2:	401a      	ands	r2, r3
 8000cf4:	2a04      	cmp	r2, #4
 8000cf6:	d000      	beq.n	8000cfa <__aeabi_fsub+0xba>
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	015a      	lsls	r2, r3, #5
 8000cfc:	d400      	bmi.n	8000d00 <__aeabi_fsub+0xc0>
 8000cfe:	e0d6      	b.n	8000eae <__aeabi_fsub+0x26e>
 8000d00:	1c62      	adds	r2, r4, #1
 8000d02:	2cfe      	cmp	r4, #254	; 0xfe
 8000d04:	d100      	bne.n	8000d08 <__aeabi_fsub+0xc8>
 8000d06:	e0da      	b.n	8000ebe <__aeabi_fsub+0x27e>
 8000d08:	019b      	lsls	r3, r3, #6
 8000d0a:	0a5f      	lsrs	r7, r3, #9
 8000d0c:	b2d0      	uxtb	r0, r2
 8000d0e:	05c0      	lsls	r0, r0, #23
 8000d10:	4338      	orrs	r0, r7
 8000d12:	07ed      	lsls	r5, r5, #31
 8000d14:	4328      	orrs	r0, r5
 8000d16:	bce0      	pop	{r5, r6, r7}
 8000d18:	46ba      	mov	sl, r7
 8000d1a:	46b1      	mov	r9, r6
 8000d1c:	46a8      	mov	r8, r5
 8000d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d20:	1ba2      	subs	r2, r4, r6
 8000d22:	4691      	mov	r9, r2
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	dd63      	ble.n	8000df0 <__aeabi_fsub+0x1b0>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d100      	bne.n	8000d2e <__aeabi_fsub+0xee>
 8000d2c:	e099      	b.n	8000e62 <__aeabi_fsub+0x222>
 8000d2e:	2cff      	cmp	r4, #255	; 0xff
 8000d30:	d03c      	beq.n	8000dac <__aeabi_fsub+0x16c>
 8000d32:	2380      	movs	r3, #128	; 0x80
 8000d34:	4652      	mov	r2, sl
 8000d36:	04db      	lsls	r3, r3, #19
 8000d38:	431a      	orrs	r2, r3
 8000d3a:	4692      	mov	sl, r2
 8000d3c:	464a      	mov	r2, r9
 8000d3e:	2301      	movs	r3, #1
 8000d40:	2a1b      	cmp	r2, #27
 8000d42:	dc08      	bgt.n	8000d56 <__aeabi_fsub+0x116>
 8000d44:	4653      	mov	r3, sl
 8000d46:	2120      	movs	r1, #32
 8000d48:	40d3      	lsrs	r3, r2
 8000d4a:	1a89      	subs	r1, r1, r2
 8000d4c:	4652      	mov	r2, sl
 8000d4e:	408a      	lsls	r2, r1
 8000d50:	1e51      	subs	r1, r2, #1
 8000d52:	418a      	sbcs	r2, r1
 8000d54:	4313      	orrs	r3, r2
 8000d56:	4463      	add	r3, ip
 8000d58:	015a      	lsls	r2, r3, #5
 8000d5a:	d400      	bmi.n	8000d5e <__aeabi_fsub+0x11e>
 8000d5c:	e0a4      	b.n	8000ea8 <__aeabi_fsub+0x268>
 8000d5e:	3401      	adds	r4, #1
 8000d60:	2cff      	cmp	r4, #255	; 0xff
 8000d62:	d100      	bne.n	8000d66 <__aeabi_fsub+0x126>
 8000d64:	e0ab      	b.n	8000ebe <__aeabi_fsub+0x27e>
 8000d66:	2201      	movs	r2, #1
 8000d68:	4997      	ldr	r1, [pc, #604]	; (8000fc8 <__aeabi_fsub+0x388>)
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	400b      	ands	r3, r1
 8000d70:	4313      	orrs	r3, r2
 8000d72:	e7bb      	b.n	8000cec <__aeabi_fsub+0xac>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	d032      	beq.n	8000dde <__aeabi_fsub+0x19e>
 8000d78:	428d      	cmp	r5, r1
 8000d7a:	d035      	beq.n	8000de8 <__aeabi_fsub+0x1a8>
 8000d7c:	22ff      	movs	r2, #255	; 0xff
 8000d7e:	4252      	negs	r2, r2
 8000d80:	4691      	mov	r9, r2
 8000d82:	44a1      	add	r9, r4
 8000d84:	464a      	mov	r2, r9
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d051      	beq.n	8000e2e <__aeabi_fsub+0x1ee>
 8000d8a:	1b30      	subs	r0, r6, r4
 8000d8c:	2c00      	cmp	r4, #0
 8000d8e:	d000      	beq.n	8000d92 <__aeabi_fsub+0x152>
 8000d90:	e09c      	b.n	8000ecc <__aeabi_fsub+0x28c>
 8000d92:	4663      	mov	r3, ip
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d100      	bne.n	8000d9a <__aeabi_fsub+0x15a>
 8000d98:	e0df      	b.n	8000f5a <__aeabi_fsub+0x31a>
 8000d9a:	3801      	subs	r0, #1
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	d100      	bne.n	8000da2 <__aeabi_fsub+0x162>
 8000da0:	e0f7      	b.n	8000f92 <__aeabi_fsub+0x352>
 8000da2:	2eff      	cmp	r6, #255	; 0xff
 8000da4:	d000      	beq.n	8000da8 <__aeabi_fsub+0x168>
 8000da6:	e099      	b.n	8000edc <__aeabi_fsub+0x29c>
 8000da8:	000d      	movs	r5, r1
 8000daa:	4643      	mov	r3, r8
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d100      	bne.n	8000db2 <__aeabi_fsub+0x172>
 8000db0:	e085      	b.n	8000ebe <__aeabi_fsub+0x27e>
 8000db2:	2780      	movs	r7, #128	; 0x80
 8000db4:	03ff      	lsls	r7, r7, #15
 8000db6:	431f      	orrs	r7, r3
 8000db8:	027f      	lsls	r7, r7, #9
 8000dba:	20ff      	movs	r0, #255	; 0xff
 8000dbc:	0a7f      	lsrs	r7, r7, #9
 8000dbe:	e7a6      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000dc0:	4652      	mov	r2, sl
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	d074      	beq.n	8000eb0 <__aeabi_fsub+0x270>
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4252      	negs	r2, r2
 8000dca:	4690      	mov	r8, r2
 8000dcc:	44c1      	add	r9, r8
 8000dce:	464a      	mov	r2, r9
 8000dd0:	2a00      	cmp	r2, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x196>
 8000dd4:	e0c8      	b.n	8000f68 <__aeabi_fsub+0x328>
 8000dd6:	2cff      	cmp	r4, #255	; 0xff
 8000dd8:	d000      	beq.n	8000ddc <__aeabi_fsub+0x19c>
 8000dda:	e75f      	b.n	8000c9c <__aeabi_fsub+0x5c>
 8000ddc:	e7e6      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000dde:	2201      	movs	r2, #1
 8000de0:	4051      	eors	r1, r2
 8000de2:	42a9      	cmp	r1, r5
 8000de4:	d000      	beq.n	8000de8 <__aeabi_fsub+0x1a8>
 8000de6:	e749      	b.n	8000c7c <__aeabi_fsub+0x3c>
 8000de8:	22ff      	movs	r2, #255	; 0xff
 8000dea:	4252      	negs	r2, r2
 8000dec:	4691      	mov	r9, r2
 8000dee:	44a1      	add	r9, r4
 8000df0:	464a      	mov	r2, r9
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d043      	beq.n	8000e7e <__aeabi_fsub+0x23e>
 8000df6:	1b31      	subs	r1, r6, r4
 8000df8:	2c00      	cmp	r4, #0
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_fsub+0x1be>
 8000dfc:	e08c      	b.n	8000f18 <__aeabi_fsub+0x2d8>
 8000dfe:	2eff      	cmp	r6, #255	; 0xff
 8000e00:	d100      	bne.n	8000e04 <__aeabi_fsub+0x1c4>
 8000e02:	e092      	b.n	8000f2a <__aeabi_fsub+0x2ea>
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	4662      	mov	r2, ip
 8000e08:	04db      	lsls	r3, r3, #19
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	4694      	mov	ip, r2
 8000e0e:	2301      	movs	r3, #1
 8000e10:	291b      	cmp	r1, #27
 8000e12:	dc09      	bgt.n	8000e28 <__aeabi_fsub+0x1e8>
 8000e14:	2020      	movs	r0, #32
 8000e16:	4663      	mov	r3, ip
 8000e18:	4662      	mov	r2, ip
 8000e1a:	40cb      	lsrs	r3, r1
 8000e1c:	1a41      	subs	r1, r0, r1
 8000e1e:	408a      	lsls	r2, r1
 8000e20:	0011      	movs	r1, r2
 8000e22:	1e48      	subs	r0, r1, #1
 8000e24:	4181      	sbcs	r1, r0
 8000e26:	430b      	orrs	r3, r1
 8000e28:	0034      	movs	r4, r6
 8000e2a:	4453      	add	r3, sl
 8000e2c:	e794      	b.n	8000d58 <__aeabi_fsub+0x118>
 8000e2e:	22fe      	movs	r2, #254	; 0xfe
 8000e30:	1c66      	adds	r6, r4, #1
 8000e32:	4232      	tst	r2, r6
 8000e34:	d164      	bne.n	8000f00 <__aeabi_fsub+0x2c0>
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d000      	beq.n	8000e3c <__aeabi_fsub+0x1fc>
 8000e3a:	e082      	b.n	8000f42 <__aeabi_fsub+0x302>
 8000e3c:	4663      	mov	r3, ip
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d100      	bne.n	8000e44 <__aeabi_fsub+0x204>
 8000e42:	e0ab      	b.n	8000f9c <__aeabi_fsub+0x35c>
 8000e44:	4653      	mov	r3, sl
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fsub+0x20c>
 8000e4a:	e760      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000e4c:	4663      	mov	r3, ip
 8000e4e:	4652      	mov	r2, sl
 8000e50:	1a9b      	subs	r3, r3, r2
 8000e52:	015a      	lsls	r2, r3, #5
 8000e54:	d400      	bmi.n	8000e58 <__aeabi_fsub+0x218>
 8000e56:	e0aa      	b.n	8000fae <__aeabi_fsub+0x36e>
 8000e58:	4663      	mov	r3, ip
 8000e5a:	4652      	mov	r2, sl
 8000e5c:	000d      	movs	r5, r1
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	e744      	b.n	8000cec <__aeabi_fsub+0xac>
 8000e62:	4652      	mov	r2, sl
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	d023      	beq.n	8000eb0 <__aeabi_fsub+0x270>
 8000e68:	2201      	movs	r2, #1
 8000e6a:	4252      	negs	r2, r2
 8000e6c:	4690      	mov	r8, r2
 8000e6e:	44c1      	add	r9, r8
 8000e70:	464a      	mov	r2, r9
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	d075      	beq.n	8000f62 <__aeabi_fsub+0x322>
 8000e76:	2cff      	cmp	r4, #255	; 0xff
 8000e78:	d000      	beq.n	8000e7c <__aeabi_fsub+0x23c>
 8000e7a:	e75f      	b.n	8000d3c <__aeabi_fsub+0xfc>
 8000e7c:	e796      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000e7e:	26fe      	movs	r6, #254	; 0xfe
 8000e80:	3401      	adds	r4, #1
 8000e82:	4226      	tst	r6, r4
 8000e84:	d153      	bne.n	8000f2e <__aeabi_fsub+0x2ee>
 8000e86:	2800      	cmp	r0, #0
 8000e88:	d172      	bne.n	8000f70 <__aeabi_fsub+0x330>
 8000e8a:	4663      	mov	r3, ip
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_fsub+0x252>
 8000e90:	e093      	b.n	8000fba <__aeabi_fsub+0x37a>
 8000e92:	4653      	mov	r3, sl
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d100      	bne.n	8000e9a <__aeabi_fsub+0x25a>
 8000e98:	e739      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000e9a:	4463      	add	r3, ip
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	015a      	lsls	r2, r3, #5
 8000ea0:	d502      	bpl.n	8000ea8 <__aeabi_fsub+0x268>
 8000ea2:	4a4a      	ldr	r2, [pc, #296]	; (8000fcc <__aeabi_fsub+0x38c>)
 8000ea4:	3401      	adds	r4, #1
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	075a      	lsls	r2, r3, #29
 8000eaa:	d000      	beq.n	8000eae <__aeabi_fsub+0x26e>
 8000eac:	e720      	b.n	8000cf0 <__aeabi_fsub+0xb0>
 8000eae:	08db      	lsrs	r3, r3, #3
 8000eb0:	2cff      	cmp	r4, #255	; 0xff
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_fsub+0x276>
 8000eb4:	e77a      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000eb6:	025b      	lsls	r3, r3, #9
 8000eb8:	0a5f      	lsrs	r7, r3, #9
 8000eba:	b2e0      	uxtb	r0, r4
 8000ebc:	e727      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000ebe:	20ff      	movs	r0, #255	; 0xff
 8000ec0:	2700      	movs	r7, #0
 8000ec2:	e724      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000ec4:	4b41      	ldr	r3, [pc, #260]	; (8000fcc <__aeabi_fsub+0x38c>)
 8000ec6:	1a24      	subs	r4, r4, r0
 8000ec8:	4033      	ands	r3, r6
 8000eca:	e70f      	b.n	8000cec <__aeabi_fsub+0xac>
 8000ecc:	2eff      	cmp	r6, #255	; 0xff
 8000ece:	d100      	bne.n	8000ed2 <__aeabi_fsub+0x292>
 8000ed0:	e76a      	b.n	8000da8 <__aeabi_fsub+0x168>
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	4662      	mov	r2, ip
 8000ed6:	04db      	lsls	r3, r3, #19
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	4694      	mov	ip, r2
 8000edc:	2301      	movs	r3, #1
 8000ede:	281b      	cmp	r0, #27
 8000ee0:	dc09      	bgt.n	8000ef6 <__aeabi_fsub+0x2b6>
 8000ee2:	2420      	movs	r4, #32
 8000ee4:	4663      	mov	r3, ip
 8000ee6:	4662      	mov	r2, ip
 8000ee8:	40c3      	lsrs	r3, r0
 8000eea:	1a20      	subs	r0, r4, r0
 8000eec:	4082      	lsls	r2, r0
 8000eee:	0010      	movs	r0, r2
 8000ef0:	1e44      	subs	r4, r0, #1
 8000ef2:	41a0      	sbcs	r0, r4
 8000ef4:	4303      	orrs	r3, r0
 8000ef6:	4652      	mov	r2, sl
 8000ef8:	000d      	movs	r5, r1
 8000efa:	0034      	movs	r4, r6
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	e6dc      	b.n	8000cba <__aeabi_fsub+0x7a>
 8000f00:	4663      	mov	r3, ip
 8000f02:	4652      	mov	r2, sl
 8000f04:	1a9e      	subs	r6, r3, r2
 8000f06:	0173      	lsls	r3, r6, #5
 8000f08:	d417      	bmi.n	8000f3a <__aeabi_fsub+0x2fa>
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_fsub+0x2d0>
 8000f0e:	e6d9      	b.n	8000cc4 <__aeabi_fsub+0x84>
 8000f10:	2500      	movs	r5, #0
 8000f12:	2000      	movs	r0, #0
 8000f14:	2700      	movs	r7, #0
 8000f16:	e6fa      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000f18:	4663      	mov	r3, ip
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d044      	beq.n	8000fa8 <__aeabi_fsub+0x368>
 8000f1e:	3901      	subs	r1, #1
 8000f20:	2900      	cmp	r1, #0
 8000f22:	d04c      	beq.n	8000fbe <__aeabi_fsub+0x37e>
 8000f24:	2eff      	cmp	r6, #255	; 0xff
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x2ea>
 8000f28:	e771      	b.n	8000e0e <__aeabi_fsub+0x1ce>
 8000f2a:	4643      	mov	r3, r8
 8000f2c:	e73e      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000f2e:	2cff      	cmp	r4, #255	; 0xff
 8000f30:	d0c5      	beq.n	8000ebe <__aeabi_fsub+0x27e>
 8000f32:	4652      	mov	r2, sl
 8000f34:	4462      	add	r2, ip
 8000f36:	0853      	lsrs	r3, r2, #1
 8000f38:	e7b6      	b.n	8000ea8 <__aeabi_fsub+0x268>
 8000f3a:	4663      	mov	r3, ip
 8000f3c:	000d      	movs	r5, r1
 8000f3e:	1ad6      	subs	r6, r2, r3
 8000f40:	e6c0      	b.n	8000cc4 <__aeabi_fsub+0x84>
 8000f42:	4662      	mov	r2, ip
 8000f44:	2a00      	cmp	r2, #0
 8000f46:	d116      	bne.n	8000f76 <__aeabi_fsub+0x336>
 8000f48:	4653      	mov	r3, sl
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d000      	beq.n	8000f50 <__aeabi_fsub+0x310>
 8000f4e:	e72b      	b.n	8000da8 <__aeabi_fsub+0x168>
 8000f50:	2780      	movs	r7, #128	; 0x80
 8000f52:	2500      	movs	r5, #0
 8000f54:	20ff      	movs	r0, #255	; 0xff
 8000f56:	03ff      	lsls	r7, r7, #15
 8000f58:	e6d9      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000f5a:	000d      	movs	r5, r1
 8000f5c:	4643      	mov	r3, r8
 8000f5e:	0034      	movs	r4, r6
 8000f60:	e7a6      	b.n	8000eb0 <__aeabi_fsub+0x270>
 8000f62:	4653      	mov	r3, sl
 8000f64:	4463      	add	r3, ip
 8000f66:	e6f7      	b.n	8000d58 <__aeabi_fsub+0x118>
 8000f68:	4663      	mov	r3, ip
 8000f6a:	4652      	mov	r2, sl
 8000f6c:	1a9b      	subs	r3, r3, r2
 8000f6e:	e6a4      	b.n	8000cba <__aeabi_fsub+0x7a>
 8000f70:	4662      	mov	r2, ip
 8000f72:	2a00      	cmp	r2, #0
 8000f74:	d0d9      	beq.n	8000f2a <__aeabi_fsub+0x2ea>
 8000f76:	4652      	mov	r2, sl
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x33e>
 8000f7c:	e716      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	03d2      	lsls	r2, r2, #15
 8000f82:	4213      	tst	r3, r2
 8000f84:	d100      	bne.n	8000f88 <__aeabi_fsub+0x348>
 8000f86:	e711      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	4210      	tst	r0, r2
 8000f8c:	d000      	beq.n	8000f90 <__aeabi_fsub+0x350>
 8000f8e:	e70d      	b.n	8000dac <__aeabi_fsub+0x16c>
 8000f90:	e70a      	b.n	8000da8 <__aeabi_fsub+0x168>
 8000f92:	4652      	mov	r2, sl
 8000f94:	000d      	movs	r5, r1
 8000f96:	0034      	movs	r4, r6
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	e68e      	b.n	8000cba <__aeabi_fsub+0x7a>
 8000f9c:	4653      	mov	r3, sl
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d008      	beq.n	8000fb4 <__aeabi_fsub+0x374>
 8000fa2:	000d      	movs	r5, r1
 8000fa4:	4647      	mov	r7, r8
 8000fa6:	e6b2      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000fa8:	4643      	mov	r3, r8
 8000faa:	0034      	movs	r4, r6
 8000fac:	e780      	b.n	8000eb0 <__aeabi_fsub+0x270>
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d000      	beq.n	8000fb4 <__aeabi_fsub+0x374>
 8000fb2:	e779      	b.n	8000ea8 <__aeabi_fsub+0x268>
 8000fb4:	2500      	movs	r5, #0
 8000fb6:	2700      	movs	r7, #0
 8000fb8:	e6a9      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000fba:	4647      	mov	r7, r8
 8000fbc:	e6a7      	b.n	8000d0e <__aeabi_fsub+0xce>
 8000fbe:	4653      	mov	r3, sl
 8000fc0:	0034      	movs	r4, r6
 8000fc2:	4463      	add	r3, ip
 8000fc4:	e6c8      	b.n	8000d58 <__aeabi_fsub+0x118>
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	7dffffff 	.word	0x7dffffff
 8000fcc:	fbffffff 	.word	0xfbffffff

08000fd0 <__aeabi_f2iz>:
 8000fd0:	0241      	lsls	r1, r0, #9
 8000fd2:	0042      	lsls	r2, r0, #1
 8000fd4:	0fc3      	lsrs	r3, r0, #31
 8000fd6:	0a49      	lsrs	r1, r1, #9
 8000fd8:	2000      	movs	r0, #0
 8000fda:	0e12      	lsrs	r2, r2, #24
 8000fdc:	2a7e      	cmp	r2, #126	; 0x7e
 8000fde:	d903      	bls.n	8000fe8 <__aeabi_f2iz+0x18>
 8000fe0:	2a9d      	cmp	r2, #157	; 0x9d
 8000fe2:	d902      	bls.n	8000fea <__aeabi_f2iz+0x1a>
 8000fe4:	4a09      	ldr	r2, [pc, #36]	; (800100c <__aeabi_f2iz+0x3c>)
 8000fe6:	1898      	adds	r0, r3, r2
 8000fe8:	4770      	bx	lr
 8000fea:	2080      	movs	r0, #128	; 0x80
 8000fec:	0400      	lsls	r0, r0, #16
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	2a95      	cmp	r2, #149	; 0x95
 8000ff2:	dc07      	bgt.n	8001004 <__aeabi_f2iz+0x34>
 8000ff4:	2096      	movs	r0, #150	; 0x96
 8000ff6:	1a82      	subs	r2, r0, r2
 8000ff8:	40d1      	lsrs	r1, r2
 8000ffa:	4248      	negs	r0, r1
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1f3      	bne.n	8000fe8 <__aeabi_f2iz+0x18>
 8001000:	0008      	movs	r0, r1
 8001002:	e7f1      	b.n	8000fe8 <__aeabi_f2iz+0x18>
 8001004:	3a96      	subs	r2, #150	; 0x96
 8001006:	4091      	lsls	r1, r2
 8001008:	e7f7      	b.n	8000ffa <__aeabi_f2iz+0x2a>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	7fffffff 	.word	0x7fffffff

08001010 <__aeabi_i2f>:
 8001010:	b570      	push	{r4, r5, r6, lr}
 8001012:	2800      	cmp	r0, #0
 8001014:	d013      	beq.n	800103e <__aeabi_i2f+0x2e>
 8001016:	17c3      	asrs	r3, r0, #31
 8001018:	18c5      	adds	r5, r0, r3
 800101a:	405d      	eors	r5, r3
 800101c:	0fc4      	lsrs	r4, r0, #31
 800101e:	0028      	movs	r0, r5
 8001020:	f001 feb6 	bl	8002d90 <__clzsi2>
 8001024:	239e      	movs	r3, #158	; 0x9e
 8001026:	0001      	movs	r1, r0
 8001028:	1a1b      	subs	r3, r3, r0
 800102a:	2b96      	cmp	r3, #150	; 0x96
 800102c:	dc0f      	bgt.n	800104e <__aeabi_i2f+0x3e>
 800102e:	2808      	cmp	r0, #8
 8001030:	dd01      	ble.n	8001036 <__aeabi_i2f+0x26>
 8001032:	3908      	subs	r1, #8
 8001034:	408d      	lsls	r5, r1
 8001036:	026d      	lsls	r5, r5, #9
 8001038:	0a6d      	lsrs	r5, r5, #9
 800103a:	b2d8      	uxtb	r0, r3
 800103c:	e002      	b.n	8001044 <__aeabi_i2f+0x34>
 800103e:	2400      	movs	r4, #0
 8001040:	2000      	movs	r0, #0
 8001042:	2500      	movs	r5, #0
 8001044:	05c0      	lsls	r0, r0, #23
 8001046:	4328      	orrs	r0, r5
 8001048:	07e4      	lsls	r4, r4, #31
 800104a:	4320      	orrs	r0, r4
 800104c:	bd70      	pop	{r4, r5, r6, pc}
 800104e:	2b99      	cmp	r3, #153	; 0x99
 8001050:	dd0b      	ble.n	800106a <__aeabi_i2f+0x5a>
 8001052:	2205      	movs	r2, #5
 8001054:	002e      	movs	r6, r5
 8001056:	1a12      	subs	r2, r2, r0
 8001058:	40d6      	lsrs	r6, r2
 800105a:	0002      	movs	r2, r0
 800105c:	321b      	adds	r2, #27
 800105e:	4095      	lsls	r5, r2
 8001060:	0028      	movs	r0, r5
 8001062:	1e45      	subs	r5, r0, #1
 8001064:	41a8      	sbcs	r0, r5
 8001066:	0035      	movs	r5, r6
 8001068:	4305      	orrs	r5, r0
 800106a:	2905      	cmp	r1, #5
 800106c:	dd01      	ble.n	8001072 <__aeabi_i2f+0x62>
 800106e:	1f4a      	subs	r2, r1, #5
 8001070:	4095      	lsls	r5, r2
 8001072:	002a      	movs	r2, r5
 8001074:	4e08      	ldr	r6, [pc, #32]	; (8001098 <__aeabi_i2f+0x88>)
 8001076:	4032      	ands	r2, r6
 8001078:	0768      	lsls	r0, r5, #29
 800107a:	d009      	beq.n	8001090 <__aeabi_i2f+0x80>
 800107c:	200f      	movs	r0, #15
 800107e:	4028      	ands	r0, r5
 8001080:	2804      	cmp	r0, #4
 8001082:	d005      	beq.n	8001090 <__aeabi_i2f+0x80>
 8001084:	3204      	adds	r2, #4
 8001086:	0150      	lsls	r0, r2, #5
 8001088:	d502      	bpl.n	8001090 <__aeabi_i2f+0x80>
 800108a:	239f      	movs	r3, #159	; 0x9f
 800108c:	4032      	ands	r2, r6
 800108e:	1a5b      	subs	r3, r3, r1
 8001090:	0192      	lsls	r2, r2, #6
 8001092:	0a55      	lsrs	r5, r2, #9
 8001094:	b2d8      	uxtb	r0, r3
 8001096:	e7d5      	b.n	8001044 <__aeabi_i2f+0x34>
 8001098:	fbffffff 	.word	0xfbffffff

0800109c <__aeabi_ui2f>:
 800109c:	b570      	push	{r4, r5, r6, lr}
 800109e:	1e05      	subs	r5, r0, #0
 80010a0:	d00e      	beq.n	80010c0 <__aeabi_ui2f+0x24>
 80010a2:	f001 fe75 	bl	8002d90 <__clzsi2>
 80010a6:	239e      	movs	r3, #158	; 0x9e
 80010a8:	0004      	movs	r4, r0
 80010aa:	1a1b      	subs	r3, r3, r0
 80010ac:	2b96      	cmp	r3, #150	; 0x96
 80010ae:	dc0c      	bgt.n	80010ca <__aeabi_ui2f+0x2e>
 80010b0:	2808      	cmp	r0, #8
 80010b2:	dd01      	ble.n	80010b8 <__aeabi_ui2f+0x1c>
 80010b4:	3c08      	subs	r4, #8
 80010b6:	40a5      	lsls	r5, r4
 80010b8:	026d      	lsls	r5, r5, #9
 80010ba:	0a6d      	lsrs	r5, r5, #9
 80010bc:	b2d8      	uxtb	r0, r3
 80010be:	e001      	b.n	80010c4 <__aeabi_ui2f+0x28>
 80010c0:	2000      	movs	r0, #0
 80010c2:	2500      	movs	r5, #0
 80010c4:	05c0      	lsls	r0, r0, #23
 80010c6:	4328      	orrs	r0, r5
 80010c8:	bd70      	pop	{r4, r5, r6, pc}
 80010ca:	2b99      	cmp	r3, #153	; 0x99
 80010cc:	dd09      	ble.n	80010e2 <__aeabi_ui2f+0x46>
 80010ce:	0002      	movs	r2, r0
 80010d0:	0029      	movs	r1, r5
 80010d2:	321b      	adds	r2, #27
 80010d4:	4091      	lsls	r1, r2
 80010d6:	1e4a      	subs	r2, r1, #1
 80010d8:	4191      	sbcs	r1, r2
 80010da:	2205      	movs	r2, #5
 80010dc:	1a12      	subs	r2, r2, r0
 80010de:	40d5      	lsrs	r5, r2
 80010e0:	430d      	orrs	r5, r1
 80010e2:	2c05      	cmp	r4, #5
 80010e4:	dd01      	ble.n	80010ea <__aeabi_ui2f+0x4e>
 80010e6:	1f62      	subs	r2, r4, #5
 80010e8:	4095      	lsls	r5, r2
 80010ea:	0029      	movs	r1, r5
 80010ec:	4e08      	ldr	r6, [pc, #32]	; (8001110 <__aeabi_ui2f+0x74>)
 80010ee:	4031      	ands	r1, r6
 80010f0:	076a      	lsls	r2, r5, #29
 80010f2:	d009      	beq.n	8001108 <__aeabi_ui2f+0x6c>
 80010f4:	200f      	movs	r0, #15
 80010f6:	4028      	ands	r0, r5
 80010f8:	2804      	cmp	r0, #4
 80010fa:	d005      	beq.n	8001108 <__aeabi_ui2f+0x6c>
 80010fc:	3104      	adds	r1, #4
 80010fe:	014a      	lsls	r2, r1, #5
 8001100:	d502      	bpl.n	8001108 <__aeabi_ui2f+0x6c>
 8001102:	239f      	movs	r3, #159	; 0x9f
 8001104:	4031      	ands	r1, r6
 8001106:	1b1b      	subs	r3, r3, r4
 8001108:	0189      	lsls	r1, r1, #6
 800110a:	0a4d      	lsrs	r5, r1, #9
 800110c:	b2d8      	uxtb	r0, r3
 800110e:	e7d9      	b.n	80010c4 <__aeabi_ui2f+0x28>
 8001110:	fbffffff 	.word	0xfbffffff

08001114 <__aeabi_dadd>:
 8001114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001116:	464f      	mov	r7, r9
 8001118:	46d6      	mov	lr, sl
 800111a:	4646      	mov	r6, r8
 800111c:	000d      	movs	r5, r1
 800111e:	0001      	movs	r1, r0
 8001120:	0018      	movs	r0, r3
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0017      	movs	r7, r2
 8001126:	032b      	lsls	r3, r5, #12
 8001128:	0a5a      	lsrs	r2, r3, #9
 800112a:	0f4b      	lsrs	r3, r1, #29
 800112c:	4313      	orrs	r3, r2
 800112e:	00ca      	lsls	r2, r1, #3
 8001130:	4691      	mov	r9, r2
 8001132:	0302      	lsls	r2, r0, #12
 8001134:	006e      	lsls	r6, r5, #1
 8001136:	0041      	lsls	r1, r0, #1
 8001138:	0a52      	lsrs	r2, r2, #9
 800113a:	0fec      	lsrs	r4, r5, #31
 800113c:	0f7d      	lsrs	r5, r7, #29
 800113e:	4315      	orrs	r5, r2
 8001140:	0d76      	lsrs	r6, r6, #21
 8001142:	0d49      	lsrs	r1, r1, #21
 8001144:	0fc0      	lsrs	r0, r0, #31
 8001146:	4682      	mov	sl, r0
 8001148:	46ac      	mov	ip, r5
 800114a:	00ff      	lsls	r7, r7, #3
 800114c:	1a72      	subs	r2, r6, r1
 800114e:	4284      	cmp	r4, r0
 8001150:	d100      	bne.n	8001154 <__aeabi_dadd+0x40>
 8001152:	e098      	b.n	8001286 <__aeabi_dadd+0x172>
 8001154:	2a00      	cmp	r2, #0
 8001156:	dc00      	bgt.n	800115a <__aeabi_dadd+0x46>
 8001158:	e081      	b.n	800125e <__aeabi_dadd+0x14a>
 800115a:	2900      	cmp	r1, #0
 800115c:	d100      	bne.n	8001160 <__aeabi_dadd+0x4c>
 800115e:	e0b6      	b.n	80012ce <__aeabi_dadd+0x1ba>
 8001160:	49c9      	ldr	r1, [pc, #804]	; (8001488 <__aeabi_dadd+0x374>)
 8001162:	428e      	cmp	r6, r1
 8001164:	d100      	bne.n	8001168 <__aeabi_dadd+0x54>
 8001166:	e172      	b.n	800144e <__aeabi_dadd+0x33a>
 8001168:	2180      	movs	r1, #128	; 0x80
 800116a:	0028      	movs	r0, r5
 800116c:	0409      	lsls	r1, r1, #16
 800116e:	4308      	orrs	r0, r1
 8001170:	4684      	mov	ip, r0
 8001172:	2a38      	cmp	r2, #56	; 0x38
 8001174:	dd00      	ble.n	8001178 <__aeabi_dadd+0x64>
 8001176:	e15e      	b.n	8001436 <__aeabi_dadd+0x322>
 8001178:	2a1f      	cmp	r2, #31
 800117a:	dd00      	ble.n	800117e <__aeabi_dadd+0x6a>
 800117c:	e1ee      	b.n	800155c <__aeabi_dadd+0x448>
 800117e:	2020      	movs	r0, #32
 8001180:	0039      	movs	r1, r7
 8001182:	4665      	mov	r5, ip
 8001184:	1a80      	subs	r0, r0, r2
 8001186:	4087      	lsls	r7, r0
 8001188:	40d1      	lsrs	r1, r2
 800118a:	4085      	lsls	r5, r0
 800118c:	430d      	orrs	r5, r1
 800118e:	0039      	movs	r1, r7
 8001190:	1e4f      	subs	r7, r1, #1
 8001192:	41b9      	sbcs	r1, r7
 8001194:	4667      	mov	r7, ip
 8001196:	40d7      	lsrs	r7, r2
 8001198:	4329      	orrs	r1, r5
 800119a:	1bdb      	subs	r3, r3, r7
 800119c:	464a      	mov	r2, r9
 800119e:	1a55      	subs	r5, r2, r1
 80011a0:	45a9      	cmp	r9, r5
 80011a2:	4189      	sbcs	r1, r1
 80011a4:	4249      	negs	r1, r1
 80011a6:	1a5b      	subs	r3, r3, r1
 80011a8:	4698      	mov	r8, r3
 80011aa:	4643      	mov	r3, r8
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	d400      	bmi.n	80011b2 <__aeabi_dadd+0x9e>
 80011b0:	e0cc      	b.n	800134c <__aeabi_dadd+0x238>
 80011b2:	4643      	mov	r3, r8
 80011b4:	025b      	lsls	r3, r3, #9
 80011b6:	0a5b      	lsrs	r3, r3, #9
 80011b8:	4698      	mov	r8, r3
 80011ba:	4643      	mov	r3, r8
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d100      	bne.n	80011c2 <__aeabi_dadd+0xae>
 80011c0:	e12c      	b.n	800141c <__aeabi_dadd+0x308>
 80011c2:	4640      	mov	r0, r8
 80011c4:	f001 fde4 	bl	8002d90 <__clzsi2>
 80011c8:	0001      	movs	r1, r0
 80011ca:	3908      	subs	r1, #8
 80011cc:	2220      	movs	r2, #32
 80011ce:	0028      	movs	r0, r5
 80011d0:	4643      	mov	r3, r8
 80011d2:	1a52      	subs	r2, r2, r1
 80011d4:	408b      	lsls	r3, r1
 80011d6:	40d0      	lsrs	r0, r2
 80011d8:	408d      	lsls	r5, r1
 80011da:	4303      	orrs	r3, r0
 80011dc:	428e      	cmp	r6, r1
 80011de:	dd00      	ble.n	80011e2 <__aeabi_dadd+0xce>
 80011e0:	e117      	b.n	8001412 <__aeabi_dadd+0x2fe>
 80011e2:	1b8e      	subs	r6, r1, r6
 80011e4:	1c72      	adds	r2, r6, #1
 80011e6:	2a1f      	cmp	r2, #31
 80011e8:	dd00      	ble.n	80011ec <__aeabi_dadd+0xd8>
 80011ea:	e1a7      	b.n	800153c <__aeabi_dadd+0x428>
 80011ec:	2120      	movs	r1, #32
 80011ee:	0018      	movs	r0, r3
 80011f0:	002e      	movs	r6, r5
 80011f2:	1a89      	subs	r1, r1, r2
 80011f4:	408d      	lsls	r5, r1
 80011f6:	4088      	lsls	r0, r1
 80011f8:	40d6      	lsrs	r6, r2
 80011fa:	40d3      	lsrs	r3, r2
 80011fc:	1e69      	subs	r1, r5, #1
 80011fe:	418d      	sbcs	r5, r1
 8001200:	4330      	orrs	r0, r6
 8001202:	4698      	mov	r8, r3
 8001204:	2600      	movs	r6, #0
 8001206:	4305      	orrs	r5, r0
 8001208:	076b      	lsls	r3, r5, #29
 800120a:	d009      	beq.n	8001220 <__aeabi_dadd+0x10c>
 800120c:	230f      	movs	r3, #15
 800120e:	402b      	ands	r3, r5
 8001210:	2b04      	cmp	r3, #4
 8001212:	d005      	beq.n	8001220 <__aeabi_dadd+0x10c>
 8001214:	1d2b      	adds	r3, r5, #4
 8001216:	42ab      	cmp	r3, r5
 8001218:	41ad      	sbcs	r5, r5
 800121a:	426d      	negs	r5, r5
 800121c:	44a8      	add	r8, r5
 800121e:	001d      	movs	r5, r3
 8001220:	4643      	mov	r3, r8
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	d400      	bmi.n	8001228 <__aeabi_dadd+0x114>
 8001226:	e094      	b.n	8001352 <__aeabi_dadd+0x23e>
 8001228:	4b97      	ldr	r3, [pc, #604]	; (8001488 <__aeabi_dadd+0x374>)
 800122a:	1c72      	adds	r2, r6, #1
 800122c:	429a      	cmp	r2, r3
 800122e:	d100      	bne.n	8001232 <__aeabi_dadd+0x11e>
 8001230:	e09d      	b.n	800136e <__aeabi_dadd+0x25a>
 8001232:	4641      	mov	r1, r8
 8001234:	4b95      	ldr	r3, [pc, #596]	; (800148c <__aeabi_dadd+0x378>)
 8001236:	08ed      	lsrs	r5, r5, #3
 8001238:	4019      	ands	r1, r3
 800123a:	000b      	movs	r3, r1
 800123c:	0552      	lsls	r2, r2, #21
 800123e:	0749      	lsls	r1, r1, #29
 8001240:	025b      	lsls	r3, r3, #9
 8001242:	4329      	orrs	r1, r5
 8001244:	0b1b      	lsrs	r3, r3, #12
 8001246:	0d52      	lsrs	r2, r2, #21
 8001248:	0512      	lsls	r2, r2, #20
 800124a:	4313      	orrs	r3, r2
 800124c:	07e4      	lsls	r4, r4, #31
 800124e:	4323      	orrs	r3, r4
 8001250:	0008      	movs	r0, r1
 8001252:	0019      	movs	r1, r3
 8001254:	bce0      	pop	{r5, r6, r7}
 8001256:	46ba      	mov	sl, r7
 8001258:	46b1      	mov	r9, r6
 800125a:	46a8      	mov	r8, r5
 800125c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800125e:	2a00      	cmp	r2, #0
 8001260:	d043      	beq.n	80012ea <__aeabi_dadd+0x1d6>
 8001262:	1b8a      	subs	r2, r1, r6
 8001264:	2e00      	cmp	r6, #0
 8001266:	d000      	beq.n	800126a <__aeabi_dadd+0x156>
 8001268:	e12a      	b.n	80014c0 <__aeabi_dadd+0x3ac>
 800126a:	464c      	mov	r4, r9
 800126c:	431c      	orrs	r4, r3
 800126e:	d100      	bne.n	8001272 <__aeabi_dadd+0x15e>
 8001270:	e1d1      	b.n	8001616 <__aeabi_dadd+0x502>
 8001272:	1e54      	subs	r4, r2, #1
 8001274:	2a01      	cmp	r2, #1
 8001276:	d100      	bne.n	800127a <__aeabi_dadd+0x166>
 8001278:	e21f      	b.n	80016ba <__aeabi_dadd+0x5a6>
 800127a:	4d83      	ldr	r5, [pc, #524]	; (8001488 <__aeabi_dadd+0x374>)
 800127c:	42aa      	cmp	r2, r5
 800127e:	d100      	bne.n	8001282 <__aeabi_dadd+0x16e>
 8001280:	e272      	b.n	8001768 <__aeabi_dadd+0x654>
 8001282:	0022      	movs	r2, r4
 8001284:	e123      	b.n	80014ce <__aeabi_dadd+0x3ba>
 8001286:	2a00      	cmp	r2, #0
 8001288:	dc00      	bgt.n	800128c <__aeabi_dadd+0x178>
 800128a:	e098      	b.n	80013be <__aeabi_dadd+0x2aa>
 800128c:	2900      	cmp	r1, #0
 800128e:	d042      	beq.n	8001316 <__aeabi_dadd+0x202>
 8001290:	497d      	ldr	r1, [pc, #500]	; (8001488 <__aeabi_dadd+0x374>)
 8001292:	428e      	cmp	r6, r1
 8001294:	d100      	bne.n	8001298 <__aeabi_dadd+0x184>
 8001296:	e0da      	b.n	800144e <__aeabi_dadd+0x33a>
 8001298:	2180      	movs	r1, #128	; 0x80
 800129a:	0028      	movs	r0, r5
 800129c:	0409      	lsls	r1, r1, #16
 800129e:	4308      	orrs	r0, r1
 80012a0:	4684      	mov	ip, r0
 80012a2:	2a38      	cmp	r2, #56	; 0x38
 80012a4:	dd00      	ble.n	80012a8 <__aeabi_dadd+0x194>
 80012a6:	e129      	b.n	80014fc <__aeabi_dadd+0x3e8>
 80012a8:	2a1f      	cmp	r2, #31
 80012aa:	dc00      	bgt.n	80012ae <__aeabi_dadd+0x19a>
 80012ac:	e187      	b.n	80015be <__aeabi_dadd+0x4aa>
 80012ae:	0011      	movs	r1, r2
 80012b0:	4665      	mov	r5, ip
 80012b2:	3920      	subs	r1, #32
 80012b4:	40cd      	lsrs	r5, r1
 80012b6:	2a20      	cmp	r2, #32
 80012b8:	d004      	beq.n	80012c4 <__aeabi_dadd+0x1b0>
 80012ba:	2040      	movs	r0, #64	; 0x40
 80012bc:	4661      	mov	r1, ip
 80012be:	1a82      	subs	r2, r0, r2
 80012c0:	4091      	lsls	r1, r2
 80012c2:	430f      	orrs	r7, r1
 80012c4:	0039      	movs	r1, r7
 80012c6:	1e4f      	subs	r7, r1, #1
 80012c8:	41b9      	sbcs	r1, r7
 80012ca:	430d      	orrs	r5, r1
 80012cc:	e11b      	b.n	8001506 <__aeabi_dadd+0x3f2>
 80012ce:	0029      	movs	r1, r5
 80012d0:	4339      	orrs	r1, r7
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dadd+0x1c2>
 80012d4:	e0b5      	b.n	8001442 <__aeabi_dadd+0x32e>
 80012d6:	1e51      	subs	r1, r2, #1
 80012d8:	2a01      	cmp	r2, #1
 80012da:	d100      	bne.n	80012de <__aeabi_dadd+0x1ca>
 80012dc:	e1ab      	b.n	8001636 <__aeabi_dadd+0x522>
 80012de:	486a      	ldr	r0, [pc, #424]	; (8001488 <__aeabi_dadd+0x374>)
 80012e0:	4282      	cmp	r2, r0
 80012e2:	d100      	bne.n	80012e6 <__aeabi_dadd+0x1d2>
 80012e4:	e1b2      	b.n	800164c <__aeabi_dadd+0x538>
 80012e6:	000a      	movs	r2, r1
 80012e8:	e743      	b.n	8001172 <__aeabi_dadd+0x5e>
 80012ea:	4969      	ldr	r1, [pc, #420]	; (8001490 <__aeabi_dadd+0x37c>)
 80012ec:	1c75      	adds	r5, r6, #1
 80012ee:	420d      	tst	r5, r1
 80012f0:	d000      	beq.n	80012f4 <__aeabi_dadd+0x1e0>
 80012f2:	e0cf      	b.n	8001494 <__aeabi_dadd+0x380>
 80012f4:	2e00      	cmp	r6, #0
 80012f6:	d000      	beq.n	80012fa <__aeabi_dadd+0x1e6>
 80012f8:	e193      	b.n	8001622 <__aeabi_dadd+0x50e>
 80012fa:	4649      	mov	r1, r9
 80012fc:	4319      	orrs	r1, r3
 80012fe:	d100      	bne.n	8001302 <__aeabi_dadd+0x1ee>
 8001300:	e1d1      	b.n	80016a6 <__aeabi_dadd+0x592>
 8001302:	4661      	mov	r1, ip
 8001304:	4339      	orrs	r1, r7
 8001306:	d000      	beq.n	800130a <__aeabi_dadd+0x1f6>
 8001308:	e1e3      	b.n	80016d2 <__aeabi_dadd+0x5be>
 800130a:	4649      	mov	r1, r9
 800130c:	0758      	lsls	r0, r3, #29
 800130e:	08c9      	lsrs	r1, r1, #3
 8001310:	4301      	orrs	r1, r0
 8001312:	08db      	lsrs	r3, r3, #3
 8001314:	e026      	b.n	8001364 <__aeabi_dadd+0x250>
 8001316:	0029      	movs	r1, r5
 8001318:	4339      	orrs	r1, r7
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x20a>
 800131c:	e091      	b.n	8001442 <__aeabi_dadd+0x32e>
 800131e:	1e51      	subs	r1, r2, #1
 8001320:	2a01      	cmp	r2, #1
 8001322:	d005      	beq.n	8001330 <__aeabi_dadd+0x21c>
 8001324:	4858      	ldr	r0, [pc, #352]	; (8001488 <__aeabi_dadd+0x374>)
 8001326:	4282      	cmp	r2, r0
 8001328:	d100      	bne.n	800132c <__aeabi_dadd+0x218>
 800132a:	e18f      	b.n	800164c <__aeabi_dadd+0x538>
 800132c:	000a      	movs	r2, r1
 800132e:	e7b8      	b.n	80012a2 <__aeabi_dadd+0x18e>
 8001330:	003d      	movs	r5, r7
 8001332:	444d      	add	r5, r9
 8001334:	454d      	cmp	r5, r9
 8001336:	4189      	sbcs	r1, r1
 8001338:	4463      	add	r3, ip
 800133a:	4698      	mov	r8, r3
 800133c:	4249      	negs	r1, r1
 800133e:	4488      	add	r8, r1
 8001340:	4643      	mov	r3, r8
 8001342:	2602      	movs	r6, #2
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	d500      	bpl.n	800134a <__aeabi_dadd+0x236>
 8001348:	e0eb      	b.n	8001522 <__aeabi_dadd+0x40e>
 800134a:	3e01      	subs	r6, #1
 800134c:	076b      	lsls	r3, r5, #29
 800134e:	d000      	beq.n	8001352 <__aeabi_dadd+0x23e>
 8001350:	e75c      	b.n	800120c <__aeabi_dadd+0xf8>
 8001352:	4643      	mov	r3, r8
 8001354:	08e9      	lsrs	r1, r5, #3
 8001356:	075a      	lsls	r2, r3, #29
 8001358:	4311      	orrs	r1, r2
 800135a:	0032      	movs	r2, r6
 800135c:	08db      	lsrs	r3, r3, #3
 800135e:	484a      	ldr	r0, [pc, #296]	; (8001488 <__aeabi_dadd+0x374>)
 8001360:	4282      	cmp	r2, r0
 8001362:	d021      	beq.n	80013a8 <__aeabi_dadd+0x294>
 8001364:	031b      	lsls	r3, r3, #12
 8001366:	0552      	lsls	r2, r2, #21
 8001368:	0b1b      	lsrs	r3, r3, #12
 800136a:	0d52      	lsrs	r2, r2, #21
 800136c:	e76c      	b.n	8001248 <__aeabi_dadd+0x134>
 800136e:	2300      	movs	r3, #0
 8001370:	2100      	movs	r1, #0
 8001372:	e769      	b.n	8001248 <__aeabi_dadd+0x134>
 8001374:	002a      	movs	r2, r5
 8001376:	433a      	orrs	r2, r7
 8001378:	d069      	beq.n	800144e <__aeabi_dadd+0x33a>
 800137a:	464a      	mov	r2, r9
 800137c:	0758      	lsls	r0, r3, #29
 800137e:	08d1      	lsrs	r1, r2, #3
 8001380:	08da      	lsrs	r2, r3, #3
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	031b      	lsls	r3, r3, #12
 8001386:	4308      	orrs	r0, r1
 8001388:	421a      	tst	r2, r3
 800138a:	d007      	beq.n	800139c <__aeabi_dadd+0x288>
 800138c:	0029      	movs	r1, r5
 800138e:	08ed      	lsrs	r5, r5, #3
 8001390:	421d      	tst	r5, r3
 8001392:	d103      	bne.n	800139c <__aeabi_dadd+0x288>
 8001394:	002a      	movs	r2, r5
 8001396:	08ff      	lsrs	r7, r7, #3
 8001398:	0748      	lsls	r0, r1, #29
 800139a:	4338      	orrs	r0, r7
 800139c:	0f43      	lsrs	r3, r0, #29
 800139e:	00c1      	lsls	r1, r0, #3
 80013a0:	075b      	lsls	r3, r3, #29
 80013a2:	08c9      	lsrs	r1, r1, #3
 80013a4:	4319      	orrs	r1, r3
 80013a6:	0013      	movs	r3, r2
 80013a8:	000a      	movs	r2, r1
 80013aa:	431a      	orrs	r2, r3
 80013ac:	d100      	bne.n	80013b0 <__aeabi_dadd+0x29c>
 80013ae:	e213      	b.n	80017d8 <__aeabi_dadd+0x6c4>
 80013b0:	2280      	movs	r2, #128	; 0x80
 80013b2:	0312      	lsls	r2, r2, #12
 80013b4:	4313      	orrs	r3, r2
 80013b6:	031b      	lsls	r3, r3, #12
 80013b8:	4a33      	ldr	r2, [pc, #204]	; (8001488 <__aeabi_dadd+0x374>)
 80013ba:	0b1b      	lsrs	r3, r3, #12
 80013bc:	e744      	b.n	8001248 <__aeabi_dadd+0x134>
 80013be:	2a00      	cmp	r2, #0
 80013c0:	d04b      	beq.n	800145a <__aeabi_dadd+0x346>
 80013c2:	1b8a      	subs	r2, r1, r6
 80013c4:	2e00      	cmp	r6, #0
 80013c6:	d100      	bne.n	80013ca <__aeabi_dadd+0x2b6>
 80013c8:	e0e7      	b.n	800159a <__aeabi_dadd+0x486>
 80013ca:	482f      	ldr	r0, [pc, #188]	; (8001488 <__aeabi_dadd+0x374>)
 80013cc:	4281      	cmp	r1, r0
 80013ce:	d100      	bne.n	80013d2 <__aeabi_dadd+0x2be>
 80013d0:	e195      	b.n	80016fe <__aeabi_dadd+0x5ea>
 80013d2:	2080      	movs	r0, #128	; 0x80
 80013d4:	0400      	lsls	r0, r0, #16
 80013d6:	4303      	orrs	r3, r0
 80013d8:	2a38      	cmp	r2, #56	; 0x38
 80013da:	dd00      	ble.n	80013de <__aeabi_dadd+0x2ca>
 80013dc:	e143      	b.n	8001666 <__aeabi_dadd+0x552>
 80013de:	2a1f      	cmp	r2, #31
 80013e0:	dd00      	ble.n	80013e4 <__aeabi_dadd+0x2d0>
 80013e2:	e1db      	b.n	800179c <__aeabi_dadd+0x688>
 80013e4:	2020      	movs	r0, #32
 80013e6:	001d      	movs	r5, r3
 80013e8:	464e      	mov	r6, r9
 80013ea:	1a80      	subs	r0, r0, r2
 80013ec:	4085      	lsls	r5, r0
 80013ee:	40d6      	lsrs	r6, r2
 80013f0:	4335      	orrs	r5, r6
 80013f2:	464e      	mov	r6, r9
 80013f4:	4086      	lsls	r6, r0
 80013f6:	0030      	movs	r0, r6
 80013f8:	40d3      	lsrs	r3, r2
 80013fa:	1e46      	subs	r6, r0, #1
 80013fc:	41b0      	sbcs	r0, r6
 80013fe:	449c      	add	ip, r3
 8001400:	4305      	orrs	r5, r0
 8001402:	19ed      	adds	r5, r5, r7
 8001404:	42bd      	cmp	r5, r7
 8001406:	419b      	sbcs	r3, r3
 8001408:	425b      	negs	r3, r3
 800140a:	4463      	add	r3, ip
 800140c:	4698      	mov	r8, r3
 800140e:	000e      	movs	r6, r1
 8001410:	e07f      	b.n	8001512 <__aeabi_dadd+0x3fe>
 8001412:	4a1e      	ldr	r2, [pc, #120]	; (800148c <__aeabi_dadd+0x378>)
 8001414:	1a76      	subs	r6, r6, r1
 8001416:	4013      	ands	r3, r2
 8001418:	4698      	mov	r8, r3
 800141a:	e6f5      	b.n	8001208 <__aeabi_dadd+0xf4>
 800141c:	0028      	movs	r0, r5
 800141e:	f001 fcb7 	bl	8002d90 <__clzsi2>
 8001422:	0001      	movs	r1, r0
 8001424:	3118      	adds	r1, #24
 8001426:	291f      	cmp	r1, #31
 8001428:	dc00      	bgt.n	800142c <__aeabi_dadd+0x318>
 800142a:	e6cf      	b.n	80011cc <__aeabi_dadd+0xb8>
 800142c:	002b      	movs	r3, r5
 800142e:	3808      	subs	r0, #8
 8001430:	4083      	lsls	r3, r0
 8001432:	2500      	movs	r5, #0
 8001434:	e6d2      	b.n	80011dc <__aeabi_dadd+0xc8>
 8001436:	4662      	mov	r2, ip
 8001438:	433a      	orrs	r2, r7
 800143a:	0011      	movs	r1, r2
 800143c:	1e4f      	subs	r7, r1, #1
 800143e:	41b9      	sbcs	r1, r7
 8001440:	e6ac      	b.n	800119c <__aeabi_dadd+0x88>
 8001442:	4649      	mov	r1, r9
 8001444:	0758      	lsls	r0, r3, #29
 8001446:	08c9      	lsrs	r1, r1, #3
 8001448:	4301      	orrs	r1, r0
 800144a:	08db      	lsrs	r3, r3, #3
 800144c:	e787      	b.n	800135e <__aeabi_dadd+0x24a>
 800144e:	4649      	mov	r1, r9
 8001450:	075a      	lsls	r2, r3, #29
 8001452:	08c9      	lsrs	r1, r1, #3
 8001454:	4311      	orrs	r1, r2
 8001456:	08db      	lsrs	r3, r3, #3
 8001458:	e7a6      	b.n	80013a8 <__aeabi_dadd+0x294>
 800145a:	490d      	ldr	r1, [pc, #52]	; (8001490 <__aeabi_dadd+0x37c>)
 800145c:	1c70      	adds	r0, r6, #1
 800145e:	4208      	tst	r0, r1
 8001460:	d000      	beq.n	8001464 <__aeabi_dadd+0x350>
 8001462:	e0bb      	b.n	80015dc <__aeabi_dadd+0x4c8>
 8001464:	2e00      	cmp	r6, #0
 8001466:	d000      	beq.n	800146a <__aeabi_dadd+0x356>
 8001468:	e114      	b.n	8001694 <__aeabi_dadd+0x580>
 800146a:	4649      	mov	r1, r9
 800146c:	4319      	orrs	r1, r3
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x35e>
 8001470:	e175      	b.n	800175e <__aeabi_dadd+0x64a>
 8001472:	0029      	movs	r1, r5
 8001474:	4339      	orrs	r1, r7
 8001476:	d000      	beq.n	800147a <__aeabi_dadd+0x366>
 8001478:	e17e      	b.n	8001778 <__aeabi_dadd+0x664>
 800147a:	4649      	mov	r1, r9
 800147c:	0758      	lsls	r0, r3, #29
 800147e:	08c9      	lsrs	r1, r1, #3
 8001480:	4301      	orrs	r1, r0
 8001482:	08db      	lsrs	r3, r3, #3
 8001484:	e76e      	b.n	8001364 <__aeabi_dadd+0x250>
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	000007ff 	.word	0x000007ff
 800148c:	ff7fffff 	.word	0xff7fffff
 8001490:	000007fe 	.word	0x000007fe
 8001494:	4649      	mov	r1, r9
 8001496:	1bcd      	subs	r5, r1, r7
 8001498:	4661      	mov	r1, ip
 800149a:	1a58      	subs	r0, r3, r1
 800149c:	45a9      	cmp	r9, r5
 800149e:	4189      	sbcs	r1, r1
 80014a0:	4249      	negs	r1, r1
 80014a2:	4688      	mov	r8, r1
 80014a4:	0001      	movs	r1, r0
 80014a6:	4640      	mov	r0, r8
 80014a8:	1a09      	subs	r1, r1, r0
 80014aa:	4688      	mov	r8, r1
 80014ac:	0209      	lsls	r1, r1, #8
 80014ae:	d500      	bpl.n	80014b2 <__aeabi_dadd+0x39e>
 80014b0:	e0a6      	b.n	8001600 <__aeabi_dadd+0x4ec>
 80014b2:	4641      	mov	r1, r8
 80014b4:	4329      	orrs	r1, r5
 80014b6:	d000      	beq.n	80014ba <__aeabi_dadd+0x3a6>
 80014b8:	e67f      	b.n	80011ba <__aeabi_dadd+0xa6>
 80014ba:	2300      	movs	r3, #0
 80014bc:	2400      	movs	r4, #0
 80014be:	e751      	b.n	8001364 <__aeabi_dadd+0x250>
 80014c0:	4cc7      	ldr	r4, [pc, #796]	; (80017e0 <__aeabi_dadd+0x6cc>)
 80014c2:	42a1      	cmp	r1, r4
 80014c4:	d100      	bne.n	80014c8 <__aeabi_dadd+0x3b4>
 80014c6:	e0c7      	b.n	8001658 <__aeabi_dadd+0x544>
 80014c8:	2480      	movs	r4, #128	; 0x80
 80014ca:	0424      	lsls	r4, r4, #16
 80014cc:	4323      	orrs	r3, r4
 80014ce:	2a38      	cmp	r2, #56	; 0x38
 80014d0:	dc54      	bgt.n	800157c <__aeabi_dadd+0x468>
 80014d2:	2a1f      	cmp	r2, #31
 80014d4:	dd00      	ble.n	80014d8 <__aeabi_dadd+0x3c4>
 80014d6:	e0cc      	b.n	8001672 <__aeabi_dadd+0x55e>
 80014d8:	2420      	movs	r4, #32
 80014da:	4648      	mov	r0, r9
 80014dc:	1aa4      	subs	r4, r4, r2
 80014de:	001d      	movs	r5, r3
 80014e0:	464e      	mov	r6, r9
 80014e2:	40a0      	lsls	r0, r4
 80014e4:	40d6      	lsrs	r6, r2
 80014e6:	40a5      	lsls	r5, r4
 80014e8:	0004      	movs	r4, r0
 80014ea:	40d3      	lsrs	r3, r2
 80014ec:	4662      	mov	r2, ip
 80014ee:	4335      	orrs	r5, r6
 80014f0:	1e66      	subs	r6, r4, #1
 80014f2:	41b4      	sbcs	r4, r6
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	469c      	mov	ip, r3
 80014f8:	4325      	orrs	r5, r4
 80014fa:	e044      	b.n	8001586 <__aeabi_dadd+0x472>
 80014fc:	4662      	mov	r2, ip
 80014fe:	433a      	orrs	r2, r7
 8001500:	0015      	movs	r5, r2
 8001502:	1e6f      	subs	r7, r5, #1
 8001504:	41bd      	sbcs	r5, r7
 8001506:	444d      	add	r5, r9
 8001508:	454d      	cmp	r5, r9
 800150a:	4189      	sbcs	r1, r1
 800150c:	4249      	negs	r1, r1
 800150e:	4688      	mov	r8, r1
 8001510:	4498      	add	r8, r3
 8001512:	4643      	mov	r3, r8
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	d400      	bmi.n	800151a <__aeabi_dadd+0x406>
 8001518:	e718      	b.n	800134c <__aeabi_dadd+0x238>
 800151a:	4bb1      	ldr	r3, [pc, #708]	; (80017e0 <__aeabi_dadd+0x6cc>)
 800151c:	3601      	adds	r6, #1
 800151e:	429e      	cmp	r6, r3
 8001520:	d049      	beq.n	80015b6 <__aeabi_dadd+0x4a2>
 8001522:	4642      	mov	r2, r8
 8001524:	4baf      	ldr	r3, [pc, #700]	; (80017e4 <__aeabi_dadd+0x6d0>)
 8001526:	2101      	movs	r1, #1
 8001528:	401a      	ands	r2, r3
 800152a:	0013      	movs	r3, r2
 800152c:	086a      	lsrs	r2, r5, #1
 800152e:	400d      	ands	r5, r1
 8001530:	4315      	orrs	r5, r2
 8001532:	07d9      	lsls	r1, r3, #31
 8001534:	085b      	lsrs	r3, r3, #1
 8001536:	4698      	mov	r8, r3
 8001538:	430d      	orrs	r5, r1
 800153a:	e665      	b.n	8001208 <__aeabi_dadd+0xf4>
 800153c:	0018      	movs	r0, r3
 800153e:	3e1f      	subs	r6, #31
 8001540:	40f0      	lsrs	r0, r6
 8001542:	2a20      	cmp	r2, #32
 8001544:	d003      	beq.n	800154e <__aeabi_dadd+0x43a>
 8001546:	2140      	movs	r1, #64	; 0x40
 8001548:	1a8a      	subs	r2, r1, r2
 800154a:	4093      	lsls	r3, r2
 800154c:	431d      	orrs	r5, r3
 800154e:	1e69      	subs	r1, r5, #1
 8001550:	418d      	sbcs	r5, r1
 8001552:	2300      	movs	r3, #0
 8001554:	2600      	movs	r6, #0
 8001556:	4698      	mov	r8, r3
 8001558:	4305      	orrs	r5, r0
 800155a:	e6f7      	b.n	800134c <__aeabi_dadd+0x238>
 800155c:	0011      	movs	r1, r2
 800155e:	4665      	mov	r5, ip
 8001560:	3920      	subs	r1, #32
 8001562:	40cd      	lsrs	r5, r1
 8001564:	2a20      	cmp	r2, #32
 8001566:	d004      	beq.n	8001572 <__aeabi_dadd+0x45e>
 8001568:	2040      	movs	r0, #64	; 0x40
 800156a:	4661      	mov	r1, ip
 800156c:	1a82      	subs	r2, r0, r2
 800156e:	4091      	lsls	r1, r2
 8001570:	430f      	orrs	r7, r1
 8001572:	0039      	movs	r1, r7
 8001574:	1e4f      	subs	r7, r1, #1
 8001576:	41b9      	sbcs	r1, r7
 8001578:	4329      	orrs	r1, r5
 800157a:	e60f      	b.n	800119c <__aeabi_dadd+0x88>
 800157c:	464a      	mov	r2, r9
 800157e:	4313      	orrs	r3, r2
 8001580:	001d      	movs	r5, r3
 8001582:	1e6b      	subs	r3, r5, #1
 8001584:	419d      	sbcs	r5, r3
 8001586:	1b7d      	subs	r5, r7, r5
 8001588:	42af      	cmp	r7, r5
 800158a:	419b      	sbcs	r3, r3
 800158c:	4662      	mov	r2, ip
 800158e:	425b      	negs	r3, r3
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	4698      	mov	r8, r3
 8001594:	4654      	mov	r4, sl
 8001596:	000e      	movs	r6, r1
 8001598:	e607      	b.n	80011aa <__aeabi_dadd+0x96>
 800159a:	4648      	mov	r0, r9
 800159c:	4318      	orrs	r0, r3
 800159e:	d100      	bne.n	80015a2 <__aeabi_dadd+0x48e>
 80015a0:	e0b3      	b.n	800170a <__aeabi_dadd+0x5f6>
 80015a2:	1e50      	subs	r0, r2, #1
 80015a4:	2a01      	cmp	r2, #1
 80015a6:	d100      	bne.n	80015aa <__aeabi_dadd+0x496>
 80015a8:	e10d      	b.n	80017c6 <__aeabi_dadd+0x6b2>
 80015aa:	4d8d      	ldr	r5, [pc, #564]	; (80017e0 <__aeabi_dadd+0x6cc>)
 80015ac:	42aa      	cmp	r2, r5
 80015ae:	d100      	bne.n	80015b2 <__aeabi_dadd+0x49e>
 80015b0:	e0a5      	b.n	80016fe <__aeabi_dadd+0x5ea>
 80015b2:	0002      	movs	r2, r0
 80015b4:	e710      	b.n	80013d8 <__aeabi_dadd+0x2c4>
 80015b6:	0032      	movs	r2, r6
 80015b8:	2300      	movs	r3, #0
 80015ba:	2100      	movs	r1, #0
 80015bc:	e644      	b.n	8001248 <__aeabi_dadd+0x134>
 80015be:	2120      	movs	r1, #32
 80015c0:	0038      	movs	r0, r7
 80015c2:	1a89      	subs	r1, r1, r2
 80015c4:	4665      	mov	r5, ip
 80015c6:	408f      	lsls	r7, r1
 80015c8:	408d      	lsls	r5, r1
 80015ca:	40d0      	lsrs	r0, r2
 80015cc:	1e79      	subs	r1, r7, #1
 80015ce:	418f      	sbcs	r7, r1
 80015d0:	4305      	orrs	r5, r0
 80015d2:	433d      	orrs	r5, r7
 80015d4:	4667      	mov	r7, ip
 80015d6:	40d7      	lsrs	r7, r2
 80015d8:	19db      	adds	r3, r3, r7
 80015da:	e794      	b.n	8001506 <__aeabi_dadd+0x3f2>
 80015dc:	4a80      	ldr	r2, [pc, #512]	; (80017e0 <__aeabi_dadd+0x6cc>)
 80015de:	4290      	cmp	r0, r2
 80015e0:	d100      	bne.n	80015e4 <__aeabi_dadd+0x4d0>
 80015e2:	e0ec      	b.n	80017be <__aeabi_dadd+0x6aa>
 80015e4:	0039      	movs	r1, r7
 80015e6:	4449      	add	r1, r9
 80015e8:	4549      	cmp	r1, r9
 80015ea:	4192      	sbcs	r2, r2
 80015ec:	4463      	add	r3, ip
 80015ee:	4252      	negs	r2, r2
 80015f0:	189b      	adds	r3, r3, r2
 80015f2:	07dd      	lsls	r5, r3, #31
 80015f4:	0849      	lsrs	r1, r1, #1
 80015f6:	085b      	lsrs	r3, r3, #1
 80015f8:	4698      	mov	r8, r3
 80015fa:	0006      	movs	r6, r0
 80015fc:	430d      	orrs	r5, r1
 80015fe:	e6a5      	b.n	800134c <__aeabi_dadd+0x238>
 8001600:	464a      	mov	r2, r9
 8001602:	1abd      	subs	r5, r7, r2
 8001604:	42af      	cmp	r7, r5
 8001606:	4189      	sbcs	r1, r1
 8001608:	4662      	mov	r2, ip
 800160a:	4249      	negs	r1, r1
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	1a5b      	subs	r3, r3, r1
 8001610:	4698      	mov	r8, r3
 8001612:	4654      	mov	r4, sl
 8001614:	e5d1      	b.n	80011ba <__aeabi_dadd+0xa6>
 8001616:	076c      	lsls	r4, r5, #29
 8001618:	08f9      	lsrs	r1, r7, #3
 800161a:	4321      	orrs	r1, r4
 800161c:	08eb      	lsrs	r3, r5, #3
 800161e:	0004      	movs	r4, r0
 8001620:	e69d      	b.n	800135e <__aeabi_dadd+0x24a>
 8001622:	464a      	mov	r2, r9
 8001624:	431a      	orrs	r2, r3
 8001626:	d175      	bne.n	8001714 <__aeabi_dadd+0x600>
 8001628:	4661      	mov	r1, ip
 800162a:	4339      	orrs	r1, r7
 800162c:	d114      	bne.n	8001658 <__aeabi_dadd+0x544>
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	2400      	movs	r4, #0
 8001632:	031b      	lsls	r3, r3, #12
 8001634:	e6bc      	b.n	80013b0 <__aeabi_dadd+0x29c>
 8001636:	464a      	mov	r2, r9
 8001638:	1bd5      	subs	r5, r2, r7
 800163a:	45a9      	cmp	r9, r5
 800163c:	4189      	sbcs	r1, r1
 800163e:	4662      	mov	r2, ip
 8001640:	4249      	negs	r1, r1
 8001642:	1a9b      	subs	r3, r3, r2
 8001644:	1a5b      	subs	r3, r3, r1
 8001646:	4698      	mov	r8, r3
 8001648:	2601      	movs	r6, #1
 800164a:	e5ae      	b.n	80011aa <__aeabi_dadd+0x96>
 800164c:	464a      	mov	r2, r9
 800164e:	08d1      	lsrs	r1, r2, #3
 8001650:	075a      	lsls	r2, r3, #29
 8001652:	4311      	orrs	r1, r2
 8001654:	08db      	lsrs	r3, r3, #3
 8001656:	e6a7      	b.n	80013a8 <__aeabi_dadd+0x294>
 8001658:	4663      	mov	r3, ip
 800165a:	08f9      	lsrs	r1, r7, #3
 800165c:	075a      	lsls	r2, r3, #29
 800165e:	4654      	mov	r4, sl
 8001660:	4311      	orrs	r1, r2
 8001662:	08db      	lsrs	r3, r3, #3
 8001664:	e6a0      	b.n	80013a8 <__aeabi_dadd+0x294>
 8001666:	464a      	mov	r2, r9
 8001668:	4313      	orrs	r3, r2
 800166a:	001d      	movs	r5, r3
 800166c:	1e6b      	subs	r3, r5, #1
 800166e:	419d      	sbcs	r5, r3
 8001670:	e6c7      	b.n	8001402 <__aeabi_dadd+0x2ee>
 8001672:	0014      	movs	r4, r2
 8001674:	001e      	movs	r6, r3
 8001676:	3c20      	subs	r4, #32
 8001678:	40e6      	lsrs	r6, r4
 800167a:	2a20      	cmp	r2, #32
 800167c:	d005      	beq.n	800168a <__aeabi_dadd+0x576>
 800167e:	2440      	movs	r4, #64	; 0x40
 8001680:	1aa2      	subs	r2, r4, r2
 8001682:	4093      	lsls	r3, r2
 8001684:	464a      	mov	r2, r9
 8001686:	431a      	orrs	r2, r3
 8001688:	4691      	mov	r9, r2
 800168a:	464d      	mov	r5, r9
 800168c:	1e6b      	subs	r3, r5, #1
 800168e:	419d      	sbcs	r5, r3
 8001690:	4335      	orrs	r5, r6
 8001692:	e778      	b.n	8001586 <__aeabi_dadd+0x472>
 8001694:	464a      	mov	r2, r9
 8001696:	431a      	orrs	r2, r3
 8001698:	d000      	beq.n	800169c <__aeabi_dadd+0x588>
 800169a:	e66b      	b.n	8001374 <__aeabi_dadd+0x260>
 800169c:	076b      	lsls	r3, r5, #29
 800169e:	08f9      	lsrs	r1, r7, #3
 80016a0:	4319      	orrs	r1, r3
 80016a2:	08eb      	lsrs	r3, r5, #3
 80016a4:	e680      	b.n	80013a8 <__aeabi_dadd+0x294>
 80016a6:	4661      	mov	r1, ip
 80016a8:	4339      	orrs	r1, r7
 80016aa:	d054      	beq.n	8001756 <__aeabi_dadd+0x642>
 80016ac:	4663      	mov	r3, ip
 80016ae:	08f9      	lsrs	r1, r7, #3
 80016b0:	075c      	lsls	r4, r3, #29
 80016b2:	4321      	orrs	r1, r4
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	0004      	movs	r4, r0
 80016b8:	e654      	b.n	8001364 <__aeabi_dadd+0x250>
 80016ba:	464a      	mov	r2, r9
 80016bc:	1abd      	subs	r5, r7, r2
 80016be:	42af      	cmp	r7, r5
 80016c0:	4189      	sbcs	r1, r1
 80016c2:	4662      	mov	r2, ip
 80016c4:	4249      	negs	r1, r1
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	1a5b      	subs	r3, r3, r1
 80016ca:	4698      	mov	r8, r3
 80016cc:	0004      	movs	r4, r0
 80016ce:	2601      	movs	r6, #1
 80016d0:	e56b      	b.n	80011aa <__aeabi_dadd+0x96>
 80016d2:	464a      	mov	r2, r9
 80016d4:	1bd5      	subs	r5, r2, r7
 80016d6:	45a9      	cmp	r9, r5
 80016d8:	4189      	sbcs	r1, r1
 80016da:	4662      	mov	r2, ip
 80016dc:	4249      	negs	r1, r1
 80016de:	1a9a      	subs	r2, r3, r2
 80016e0:	1a52      	subs	r2, r2, r1
 80016e2:	4690      	mov	r8, r2
 80016e4:	0212      	lsls	r2, r2, #8
 80016e6:	d532      	bpl.n	800174e <__aeabi_dadd+0x63a>
 80016e8:	464a      	mov	r2, r9
 80016ea:	1abd      	subs	r5, r7, r2
 80016ec:	42af      	cmp	r7, r5
 80016ee:	4189      	sbcs	r1, r1
 80016f0:	4662      	mov	r2, ip
 80016f2:	4249      	negs	r1, r1
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	1a5b      	subs	r3, r3, r1
 80016f8:	4698      	mov	r8, r3
 80016fa:	0004      	movs	r4, r0
 80016fc:	e584      	b.n	8001208 <__aeabi_dadd+0xf4>
 80016fe:	4663      	mov	r3, ip
 8001700:	08f9      	lsrs	r1, r7, #3
 8001702:	075a      	lsls	r2, r3, #29
 8001704:	4311      	orrs	r1, r2
 8001706:	08db      	lsrs	r3, r3, #3
 8001708:	e64e      	b.n	80013a8 <__aeabi_dadd+0x294>
 800170a:	08f9      	lsrs	r1, r7, #3
 800170c:	0768      	lsls	r0, r5, #29
 800170e:	4301      	orrs	r1, r0
 8001710:	08eb      	lsrs	r3, r5, #3
 8001712:	e624      	b.n	800135e <__aeabi_dadd+0x24a>
 8001714:	4662      	mov	r2, ip
 8001716:	433a      	orrs	r2, r7
 8001718:	d100      	bne.n	800171c <__aeabi_dadd+0x608>
 800171a:	e698      	b.n	800144e <__aeabi_dadd+0x33a>
 800171c:	464a      	mov	r2, r9
 800171e:	08d1      	lsrs	r1, r2, #3
 8001720:	075a      	lsls	r2, r3, #29
 8001722:	4311      	orrs	r1, r2
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	031b      	lsls	r3, r3, #12
 800172a:	421a      	tst	r2, r3
 800172c:	d008      	beq.n	8001740 <__aeabi_dadd+0x62c>
 800172e:	4660      	mov	r0, ip
 8001730:	08c5      	lsrs	r5, r0, #3
 8001732:	421d      	tst	r5, r3
 8001734:	d104      	bne.n	8001740 <__aeabi_dadd+0x62c>
 8001736:	4654      	mov	r4, sl
 8001738:	002a      	movs	r2, r5
 800173a:	08f9      	lsrs	r1, r7, #3
 800173c:	0743      	lsls	r3, r0, #29
 800173e:	4319      	orrs	r1, r3
 8001740:	0f4b      	lsrs	r3, r1, #29
 8001742:	00c9      	lsls	r1, r1, #3
 8001744:	075b      	lsls	r3, r3, #29
 8001746:	08c9      	lsrs	r1, r1, #3
 8001748:	4319      	orrs	r1, r3
 800174a:	0013      	movs	r3, r2
 800174c:	e62c      	b.n	80013a8 <__aeabi_dadd+0x294>
 800174e:	4641      	mov	r1, r8
 8001750:	4329      	orrs	r1, r5
 8001752:	d000      	beq.n	8001756 <__aeabi_dadd+0x642>
 8001754:	e5fa      	b.n	800134c <__aeabi_dadd+0x238>
 8001756:	2300      	movs	r3, #0
 8001758:	000a      	movs	r2, r1
 800175a:	2400      	movs	r4, #0
 800175c:	e602      	b.n	8001364 <__aeabi_dadd+0x250>
 800175e:	076b      	lsls	r3, r5, #29
 8001760:	08f9      	lsrs	r1, r7, #3
 8001762:	4319      	orrs	r1, r3
 8001764:	08eb      	lsrs	r3, r5, #3
 8001766:	e5fd      	b.n	8001364 <__aeabi_dadd+0x250>
 8001768:	4663      	mov	r3, ip
 800176a:	08f9      	lsrs	r1, r7, #3
 800176c:	075b      	lsls	r3, r3, #29
 800176e:	4319      	orrs	r1, r3
 8001770:	4663      	mov	r3, ip
 8001772:	0004      	movs	r4, r0
 8001774:	08db      	lsrs	r3, r3, #3
 8001776:	e617      	b.n	80013a8 <__aeabi_dadd+0x294>
 8001778:	003d      	movs	r5, r7
 800177a:	444d      	add	r5, r9
 800177c:	4463      	add	r3, ip
 800177e:	454d      	cmp	r5, r9
 8001780:	4189      	sbcs	r1, r1
 8001782:	4698      	mov	r8, r3
 8001784:	4249      	negs	r1, r1
 8001786:	4488      	add	r8, r1
 8001788:	4643      	mov	r3, r8
 800178a:	021b      	lsls	r3, r3, #8
 800178c:	d400      	bmi.n	8001790 <__aeabi_dadd+0x67c>
 800178e:	e5dd      	b.n	800134c <__aeabi_dadd+0x238>
 8001790:	4642      	mov	r2, r8
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <__aeabi_dadd+0x6d0>)
 8001794:	2601      	movs	r6, #1
 8001796:	401a      	ands	r2, r3
 8001798:	4690      	mov	r8, r2
 800179a:	e5d7      	b.n	800134c <__aeabi_dadd+0x238>
 800179c:	0010      	movs	r0, r2
 800179e:	001e      	movs	r6, r3
 80017a0:	3820      	subs	r0, #32
 80017a2:	40c6      	lsrs	r6, r0
 80017a4:	2a20      	cmp	r2, #32
 80017a6:	d005      	beq.n	80017b4 <__aeabi_dadd+0x6a0>
 80017a8:	2040      	movs	r0, #64	; 0x40
 80017aa:	1a82      	subs	r2, r0, r2
 80017ac:	4093      	lsls	r3, r2
 80017ae:	464a      	mov	r2, r9
 80017b0:	431a      	orrs	r2, r3
 80017b2:	4691      	mov	r9, r2
 80017b4:	464d      	mov	r5, r9
 80017b6:	1e6b      	subs	r3, r5, #1
 80017b8:	419d      	sbcs	r5, r3
 80017ba:	4335      	orrs	r5, r6
 80017bc:	e621      	b.n	8001402 <__aeabi_dadd+0x2ee>
 80017be:	0002      	movs	r2, r0
 80017c0:	2300      	movs	r3, #0
 80017c2:	2100      	movs	r1, #0
 80017c4:	e540      	b.n	8001248 <__aeabi_dadd+0x134>
 80017c6:	464a      	mov	r2, r9
 80017c8:	19d5      	adds	r5, r2, r7
 80017ca:	42bd      	cmp	r5, r7
 80017cc:	4189      	sbcs	r1, r1
 80017ce:	4463      	add	r3, ip
 80017d0:	4698      	mov	r8, r3
 80017d2:	4249      	negs	r1, r1
 80017d4:	4488      	add	r8, r1
 80017d6:	e5b3      	b.n	8001340 <__aeabi_dadd+0x22c>
 80017d8:	2100      	movs	r1, #0
 80017da:	4a01      	ldr	r2, [pc, #4]	; (80017e0 <__aeabi_dadd+0x6cc>)
 80017dc:	000b      	movs	r3, r1
 80017de:	e533      	b.n	8001248 <__aeabi_dadd+0x134>
 80017e0:	000007ff 	.word	0x000007ff
 80017e4:	ff7fffff 	.word	0xff7fffff

080017e8 <__aeabi_ddiv>:
 80017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ea:	4657      	mov	r7, sl
 80017ec:	464e      	mov	r6, r9
 80017ee:	4645      	mov	r5, r8
 80017f0:	46de      	mov	lr, fp
 80017f2:	b5e0      	push	{r5, r6, r7, lr}
 80017f4:	4681      	mov	r9, r0
 80017f6:	0005      	movs	r5, r0
 80017f8:	030c      	lsls	r4, r1, #12
 80017fa:	0048      	lsls	r0, r1, #1
 80017fc:	4692      	mov	sl, r2
 80017fe:	001f      	movs	r7, r3
 8001800:	b085      	sub	sp, #20
 8001802:	0b24      	lsrs	r4, r4, #12
 8001804:	0d40      	lsrs	r0, r0, #21
 8001806:	0fce      	lsrs	r6, r1, #31
 8001808:	2800      	cmp	r0, #0
 800180a:	d059      	beq.n	80018c0 <__aeabi_ddiv+0xd8>
 800180c:	4b87      	ldr	r3, [pc, #540]	; (8001a2c <__aeabi_ddiv+0x244>)
 800180e:	4298      	cmp	r0, r3
 8001810:	d100      	bne.n	8001814 <__aeabi_ddiv+0x2c>
 8001812:	e098      	b.n	8001946 <__aeabi_ddiv+0x15e>
 8001814:	0f6b      	lsrs	r3, r5, #29
 8001816:	00e4      	lsls	r4, r4, #3
 8001818:	431c      	orrs	r4, r3
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	041b      	lsls	r3, r3, #16
 800181e:	4323      	orrs	r3, r4
 8001820:	4698      	mov	r8, r3
 8001822:	4b83      	ldr	r3, [pc, #524]	; (8001a30 <__aeabi_ddiv+0x248>)
 8001824:	00ed      	lsls	r5, r5, #3
 8001826:	469b      	mov	fp, r3
 8001828:	2300      	movs	r3, #0
 800182a:	4699      	mov	r9, r3
 800182c:	4483      	add	fp, r0
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	033c      	lsls	r4, r7, #12
 8001832:	007b      	lsls	r3, r7, #1
 8001834:	4650      	mov	r0, sl
 8001836:	0b24      	lsrs	r4, r4, #12
 8001838:	0d5b      	lsrs	r3, r3, #21
 800183a:	0fff      	lsrs	r7, r7, #31
 800183c:	2b00      	cmp	r3, #0
 800183e:	d067      	beq.n	8001910 <__aeabi_ddiv+0x128>
 8001840:	4a7a      	ldr	r2, [pc, #488]	; (8001a2c <__aeabi_ddiv+0x244>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d018      	beq.n	8001878 <__aeabi_ddiv+0x90>
 8001846:	497a      	ldr	r1, [pc, #488]	; (8001a30 <__aeabi_ddiv+0x248>)
 8001848:	0f42      	lsrs	r2, r0, #29
 800184a:	468c      	mov	ip, r1
 800184c:	00e4      	lsls	r4, r4, #3
 800184e:	4659      	mov	r1, fp
 8001850:	4314      	orrs	r4, r2
 8001852:	2280      	movs	r2, #128	; 0x80
 8001854:	4463      	add	r3, ip
 8001856:	0412      	lsls	r2, r2, #16
 8001858:	1acb      	subs	r3, r1, r3
 800185a:	4314      	orrs	r4, r2
 800185c:	469b      	mov	fp, r3
 800185e:	00c2      	lsls	r2, r0, #3
 8001860:	2000      	movs	r0, #0
 8001862:	0033      	movs	r3, r6
 8001864:	407b      	eors	r3, r7
 8001866:	469a      	mov	sl, r3
 8001868:	464b      	mov	r3, r9
 800186a:	2b0f      	cmp	r3, #15
 800186c:	d900      	bls.n	8001870 <__aeabi_ddiv+0x88>
 800186e:	e0ef      	b.n	8001a50 <__aeabi_ddiv+0x268>
 8001870:	4970      	ldr	r1, [pc, #448]	; (8001a34 <__aeabi_ddiv+0x24c>)
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	58cb      	ldr	r3, [r1, r3]
 8001876:	469f      	mov	pc, r3
 8001878:	4b6f      	ldr	r3, [pc, #444]	; (8001a38 <__aeabi_ddiv+0x250>)
 800187a:	4652      	mov	r2, sl
 800187c:	469c      	mov	ip, r3
 800187e:	4322      	orrs	r2, r4
 8001880:	44e3      	add	fp, ip
 8001882:	2a00      	cmp	r2, #0
 8001884:	d000      	beq.n	8001888 <__aeabi_ddiv+0xa0>
 8001886:	e095      	b.n	80019b4 <__aeabi_ddiv+0x1cc>
 8001888:	4649      	mov	r1, r9
 800188a:	2302      	movs	r3, #2
 800188c:	4319      	orrs	r1, r3
 800188e:	4689      	mov	r9, r1
 8001890:	2400      	movs	r4, #0
 8001892:	2002      	movs	r0, #2
 8001894:	e7e5      	b.n	8001862 <__aeabi_ddiv+0x7a>
 8001896:	2300      	movs	r3, #0
 8001898:	2400      	movs	r4, #0
 800189a:	2500      	movs	r5, #0
 800189c:	4652      	mov	r2, sl
 800189e:	051b      	lsls	r3, r3, #20
 80018a0:	4323      	orrs	r3, r4
 80018a2:	07d2      	lsls	r2, r2, #31
 80018a4:	4313      	orrs	r3, r2
 80018a6:	0028      	movs	r0, r5
 80018a8:	0019      	movs	r1, r3
 80018aa:	b005      	add	sp, #20
 80018ac:	bcf0      	pop	{r4, r5, r6, r7}
 80018ae:	46bb      	mov	fp, r7
 80018b0:	46b2      	mov	sl, r6
 80018b2:	46a9      	mov	r9, r5
 80018b4:	46a0      	mov	r8, r4
 80018b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b8:	2400      	movs	r4, #0
 80018ba:	2500      	movs	r5, #0
 80018bc:	4b5b      	ldr	r3, [pc, #364]	; (8001a2c <__aeabi_ddiv+0x244>)
 80018be:	e7ed      	b.n	800189c <__aeabi_ddiv+0xb4>
 80018c0:	464b      	mov	r3, r9
 80018c2:	4323      	orrs	r3, r4
 80018c4:	4698      	mov	r8, r3
 80018c6:	d100      	bne.n	80018ca <__aeabi_ddiv+0xe2>
 80018c8:	e089      	b.n	80019de <__aeabi_ddiv+0x1f6>
 80018ca:	2c00      	cmp	r4, #0
 80018cc:	d100      	bne.n	80018d0 <__aeabi_ddiv+0xe8>
 80018ce:	e1e0      	b.n	8001c92 <__aeabi_ddiv+0x4aa>
 80018d0:	0020      	movs	r0, r4
 80018d2:	f001 fa5d 	bl	8002d90 <__clzsi2>
 80018d6:	0001      	movs	r1, r0
 80018d8:	0002      	movs	r2, r0
 80018da:	390b      	subs	r1, #11
 80018dc:	231d      	movs	r3, #29
 80018de:	1a5b      	subs	r3, r3, r1
 80018e0:	4649      	mov	r1, r9
 80018e2:	0010      	movs	r0, r2
 80018e4:	40d9      	lsrs	r1, r3
 80018e6:	3808      	subs	r0, #8
 80018e8:	4084      	lsls	r4, r0
 80018ea:	000b      	movs	r3, r1
 80018ec:	464d      	mov	r5, r9
 80018ee:	4323      	orrs	r3, r4
 80018f0:	4698      	mov	r8, r3
 80018f2:	4085      	lsls	r5, r0
 80018f4:	4851      	ldr	r0, [pc, #324]	; (8001a3c <__aeabi_ddiv+0x254>)
 80018f6:	033c      	lsls	r4, r7, #12
 80018f8:	1a83      	subs	r3, r0, r2
 80018fa:	469b      	mov	fp, r3
 80018fc:	2300      	movs	r3, #0
 80018fe:	4699      	mov	r9, r3
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	007b      	lsls	r3, r7, #1
 8001904:	4650      	mov	r0, sl
 8001906:	0b24      	lsrs	r4, r4, #12
 8001908:	0d5b      	lsrs	r3, r3, #21
 800190a:	0fff      	lsrs	r7, r7, #31
 800190c:	2b00      	cmp	r3, #0
 800190e:	d197      	bne.n	8001840 <__aeabi_ddiv+0x58>
 8001910:	4652      	mov	r2, sl
 8001912:	4322      	orrs	r2, r4
 8001914:	d055      	beq.n	80019c2 <__aeabi_ddiv+0x1da>
 8001916:	2c00      	cmp	r4, #0
 8001918:	d100      	bne.n	800191c <__aeabi_ddiv+0x134>
 800191a:	e1ca      	b.n	8001cb2 <__aeabi_ddiv+0x4ca>
 800191c:	0020      	movs	r0, r4
 800191e:	f001 fa37 	bl	8002d90 <__clzsi2>
 8001922:	0002      	movs	r2, r0
 8001924:	3a0b      	subs	r2, #11
 8001926:	231d      	movs	r3, #29
 8001928:	0001      	movs	r1, r0
 800192a:	1a9b      	subs	r3, r3, r2
 800192c:	4652      	mov	r2, sl
 800192e:	3908      	subs	r1, #8
 8001930:	40da      	lsrs	r2, r3
 8001932:	408c      	lsls	r4, r1
 8001934:	4314      	orrs	r4, r2
 8001936:	4652      	mov	r2, sl
 8001938:	408a      	lsls	r2, r1
 800193a:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <__aeabi_ddiv+0x258>)
 800193c:	4458      	add	r0, fp
 800193e:	469b      	mov	fp, r3
 8001940:	4483      	add	fp, r0
 8001942:	2000      	movs	r0, #0
 8001944:	e78d      	b.n	8001862 <__aeabi_ddiv+0x7a>
 8001946:	464b      	mov	r3, r9
 8001948:	4323      	orrs	r3, r4
 800194a:	4698      	mov	r8, r3
 800194c:	d140      	bne.n	80019d0 <__aeabi_ddiv+0x1e8>
 800194e:	2308      	movs	r3, #8
 8001950:	4699      	mov	r9, r3
 8001952:	3b06      	subs	r3, #6
 8001954:	2500      	movs	r5, #0
 8001956:	4683      	mov	fp, r0
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	e769      	b.n	8001830 <__aeabi_ddiv+0x48>
 800195c:	46b2      	mov	sl, r6
 800195e:	9b00      	ldr	r3, [sp, #0]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d0a9      	beq.n	80018b8 <__aeabi_ddiv+0xd0>
 8001964:	2b03      	cmp	r3, #3
 8001966:	d100      	bne.n	800196a <__aeabi_ddiv+0x182>
 8001968:	e211      	b.n	8001d8e <__aeabi_ddiv+0x5a6>
 800196a:	2b01      	cmp	r3, #1
 800196c:	d093      	beq.n	8001896 <__aeabi_ddiv+0xae>
 800196e:	4a35      	ldr	r2, [pc, #212]	; (8001a44 <__aeabi_ddiv+0x25c>)
 8001970:	445a      	add	r2, fp
 8001972:	2a00      	cmp	r2, #0
 8001974:	dc00      	bgt.n	8001978 <__aeabi_ddiv+0x190>
 8001976:	e13c      	b.n	8001bf2 <__aeabi_ddiv+0x40a>
 8001978:	076b      	lsls	r3, r5, #29
 800197a:	d000      	beq.n	800197e <__aeabi_ddiv+0x196>
 800197c:	e1a7      	b.n	8001cce <__aeabi_ddiv+0x4e6>
 800197e:	08ed      	lsrs	r5, r5, #3
 8001980:	4643      	mov	r3, r8
 8001982:	01db      	lsls	r3, r3, #7
 8001984:	d506      	bpl.n	8001994 <__aeabi_ddiv+0x1ac>
 8001986:	4642      	mov	r2, r8
 8001988:	4b2f      	ldr	r3, [pc, #188]	; (8001a48 <__aeabi_ddiv+0x260>)
 800198a:	401a      	ands	r2, r3
 800198c:	4690      	mov	r8, r2
 800198e:	2280      	movs	r2, #128	; 0x80
 8001990:	00d2      	lsls	r2, r2, #3
 8001992:	445a      	add	r2, fp
 8001994:	4b2d      	ldr	r3, [pc, #180]	; (8001a4c <__aeabi_ddiv+0x264>)
 8001996:	429a      	cmp	r2, r3
 8001998:	dc8e      	bgt.n	80018b8 <__aeabi_ddiv+0xd0>
 800199a:	4643      	mov	r3, r8
 800199c:	0552      	lsls	r2, r2, #21
 800199e:	0758      	lsls	r0, r3, #29
 80019a0:	025c      	lsls	r4, r3, #9
 80019a2:	4305      	orrs	r5, r0
 80019a4:	0b24      	lsrs	r4, r4, #12
 80019a6:	0d53      	lsrs	r3, r2, #21
 80019a8:	e778      	b.n	800189c <__aeabi_ddiv+0xb4>
 80019aa:	46ba      	mov	sl, r7
 80019ac:	46a0      	mov	r8, r4
 80019ae:	0015      	movs	r5, r2
 80019b0:	9000      	str	r0, [sp, #0]
 80019b2:	e7d4      	b.n	800195e <__aeabi_ddiv+0x176>
 80019b4:	464a      	mov	r2, r9
 80019b6:	2303      	movs	r3, #3
 80019b8:	431a      	orrs	r2, r3
 80019ba:	4691      	mov	r9, r2
 80019bc:	2003      	movs	r0, #3
 80019be:	4652      	mov	r2, sl
 80019c0:	e74f      	b.n	8001862 <__aeabi_ddiv+0x7a>
 80019c2:	4649      	mov	r1, r9
 80019c4:	2301      	movs	r3, #1
 80019c6:	4319      	orrs	r1, r3
 80019c8:	4689      	mov	r9, r1
 80019ca:	2400      	movs	r4, #0
 80019cc:	2001      	movs	r0, #1
 80019ce:	e748      	b.n	8001862 <__aeabi_ddiv+0x7a>
 80019d0:	230c      	movs	r3, #12
 80019d2:	4699      	mov	r9, r3
 80019d4:	3b09      	subs	r3, #9
 80019d6:	46a0      	mov	r8, r4
 80019d8:	4683      	mov	fp, r0
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	e728      	b.n	8001830 <__aeabi_ddiv+0x48>
 80019de:	2304      	movs	r3, #4
 80019e0:	4699      	mov	r9, r3
 80019e2:	2300      	movs	r3, #0
 80019e4:	469b      	mov	fp, r3
 80019e6:	3301      	adds	r3, #1
 80019e8:	2500      	movs	r5, #0
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	e720      	b.n	8001830 <__aeabi_ddiv+0x48>
 80019ee:	2300      	movs	r3, #0
 80019f0:	2480      	movs	r4, #128	; 0x80
 80019f2:	469a      	mov	sl, r3
 80019f4:	2500      	movs	r5, #0
 80019f6:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <__aeabi_ddiv+0x244>)
 80019f8:	0324      	lsls	r4, r4, #12
 80019fa:	e74f      	b.n	800189c <__aeabi_ddiv+0xb4>
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	4641      	mov	r1, r8
 8001a00:	031b      	lsls	r3, r3, #12
 8001a02:	4219      	tst	r1, r3
 8001a04:	d008      	beq.n	8001a18 <__aeabi_ddiv+0x230>
 8001a06:	421c      	tst	r4, r3
 8001a08:	d106      	bne.n	8001a18 <__aeabi_ddiv+0x230>
 8001a0a:	431c      	orrs	r4, r3
 8001a0c:	0324      	lsls	r4, r4, #12
 8001a0e:	46ba      	mov	sl, r7
 8001a10:	0015      	movs	r5, r2
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <__aeabi_ddiv+0x244>)
 8001a14:	0b24      	lsrs	r4, r4, #12
 8001a16:	e741      	b.n	800189c <__aeabi_ddiv+0xb4>
 8001a18:	2480      	movs	r4, #128	; 0x80
 8001a1a:	4643      	mov	r3, r8
 8001a1c:	0324      	lsls	r4, r4, #12
 8001a1e:	431c      	orrs	r4, r3
 8001a20:	0324      	lsls	r4, r4, #12
 8001a22:	46b2      	mov	sl, r6
 8001a24:	4b01      	ldr	r3, [pc, #4]	; (8001a2c <__aeabi_ddiv+0x244>)
 8001a26:	0b24      	lsrs	r4, r4, #12
 8001a28:	e738      	b.n	800189c <__aeabi_ddiv+0xb4>
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	000007ff 	.word	0x000007ff
 8001a30:	fffffc01 	.word	0xfffffc01
 8001a34:	08006dbc 	.word	0x08006dbc
 8001a38:	fffff801 	.word	0xfffff801
 8001a3c:	fffffc0d 	.word	0xfffffc0d
 8001a40:	000003f3 	.word	0x000003f3
 8001a44:	000003ff 	.word	0x000003ff
 8001a48:	feffffff 	.word	0xfeffffff
 8001a4c:	000007fe 	.word	0x000007fe
 8001a50:	4544      	cmp	r4, r8
 8001a52:	d200      	bcs.n	8001a56 <__aeabi_ddiv+0x26e>
 8001a54:	e116      	b.n	8001c84 <__aeabi_ddiv+0x49c>
 8001a56:	d100      	bne.n	8001a5a <__aeabi_ddiv+0x272>
 8001a58:	e111      	b.n	8001c7e <__aeabi_ddiv+0x496>
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	425b      	negs	r3, r3
 8001a5e:	469c      	mov	ip, r3
 8001a60:	002e      	movs	r6, r5
 8001a62:	4640      	mov	r0, r8
 8001a64:	2500      	movs	r5, #0
 8001a66:	44e3      	add	fp, ip
 8001a68:	0223      	lsls	r3, r4, #8
 8001a6a:	0e14      	lsrs	r4, r2, #24
 8001a6c:	431c      	orrs	r4, r3
 8001a6e:	0c1b      	lsrs	r3, r3, #16
 8001a70:	4699      	mov	r9, r3
 8001a72:	0423      	lsls	r3, r4, #16
 8001a74:	0c1f      	lsrs	r7, r3, #16
 8001a76:	0212      	lsls	r2, r2, #8
 8001a78:	4649      	mov	r1, r9
 8001a7a:	9200      	str	r2, [sp, #0]
 8001a7c:	9701      	str	r7, [sp, #4]
 8001a7e:	f7fe fbc9 	bl	8000214 <__aeabi_uidivmod>
 8001a82:	0002      	movs	r2, r0
 8001a84:	437a      	muls	r2, r7
 8001a86:	040b      	lsls	r3, r1, #16
 8001a88:	0c31      	lsrs	r1, r6, #16
 8001a8a:	4680      	mov	r8, r0
 8001a8c:	4319      	orrs	r1, r3
 8001a8e:	428a      	cmp	r2, r1
 8001a90:	d90b      	bls.n	8001aaa <__aeabi_ddiv+0x2c2>
 8001a92:	2301      	movs	r3, #1
 8001a94:	425b      	negs	r3, r3
 8001a96:	469c      	mov	ip, r3
 8001a98:	1909      	adds	r1, r1, r4
 8001a9a:	44e0      	add	r8, ip
 8001a9c:	428c      	cmp	r4, r1
 8001a9e:	d804      	bhi.n	8001aaa <__aeabi_ddiv+0x2c2>
 8001aa0:	428a      	cmp	r2, r1
 8001aa2:	d902      	bls.n	8001aaa <__aeabi_ddiv+0x2c2>
 8001aa4:	1e83      	subs	r3, r0, #2
 8001aa6:	4698      	mov	r8, r3
 8001aa8:	1909      	adds	r1, r1, r4
 8001aaa:	1a88      	subs	r0, r1, r2
 8001aac:	4649      	mov	r1, r9
 8001aae:	f7fe fbb1 	bl	8000214 <__aeabi_uidivmod>
 8001ab2:	0409      	lsls	r1, r1, #16
 8001ab4:	468c      	mov	ip, r1
 8001ab6:	0431      	lsls	r1, r6, #16
 8001ab8:	4666      	mov	r6, ip
 8001aba:	9a01      	ldr	r2, [sp, #4]
 8001abc:	0c09      	lsrs	r1, r1, #16
 8001abe:	4342      	muls	r2, r0
 8001ac0:	0003      	movs	r3, r0
 8001ac2:	4331      	orrs	r1, r6
 8001ac4:	428a      	cmp	r2, r1
 8001ac6:	d904      	bls.n	8001ad2 <__aeabi_ddiv+0x2ea>
 8001ac8:	1909      	adds	r1, r1, r4
 8001aca:	3b01      	subs	r3, #1
 8001acc:	428c      	cmp	r4, r1
 8001ace:	d800      	bhi.n	8001ad2 <__aeabi_ddiv+0x2ea>
 8001ad0:	e111      	b.n	8001cf6 <__aeabi_ddiv+0x50e>
 8001ad2:	1a89      	subs	r1, r1, r2
 8001ad4:	4642      	mov	r2, r8
 8001ad6:	9e00      	ldr	r6, [sp, #0]
 8001ad8:	0412      	lsls	r2, r2, #16
 8001ada:	431a      	orrs	r2, r3
 8001adc:	0c33      	lsrs	r3, r6, #16
 8001ade:	001f      	movs	r7, r3
 8001ae0:	0c10      	lsrs	r0, r2, #16
 8001ae2:	4690      	mov	r8, r2
 8001ae4:	9302      	str	r3, [sp, #8]
 8001ae6:	0413      	lsls	r3, r2, #16
 8001ae8:	0432      	lsls	r2, r6, #16
 8001aea:	0c16      	lsrs	r6, r2, #16
 8001aec:	0032      	movs	r2, r6
 8001aee:	0c1b      	lsrs	r3, r3, #16
 8001af0:	435a      	muls	r2, r3
 8001af2:	9603      	str	r6, [sp, #12]
 8001af4:	437b      	muls	r3, r7
 8001af6:	4346      	muls	r6, r0
 8001af8:	4378      	muls	r0, r7
 8001afa:	0c17      	lsrs	r7, r2, #16
 8001afc:	46bc      	mov	ip, r7
 8001afe:	199b      	adds	r3, r3, r6
 8001b00:	4463      	add	r3, ip
 8001b02:	429e      	cmp	r6, r3
 8001b04:	d903      	bls.n	8001b0e <__aeabi_ddiv+0x326>
 8001b06:	2680      	movs	r6, #128	; 0x80
 8001b08:	0276      	lsls	r6, r6, #9
 8001b0a:	46b4      	mov	ip, r6
 8001b0c:	4460      	add	r0, ip
 8001b0e:	0c1e      	lsrs	r6, r3, #16
 8001b10:	1830      	adds	r0, r6, r0
 8001b12:	0416      	lsls	r6, r2, #16
 8001b14:	041b      	lsls	r3, r3, #16
 8001b16:	0c36      	lsrs	r6, r6, #16
 8001b18:	199e      	adds	r6, r3, r6
 8001b1a:	4281      	cmp	r1, r0
 8001b1c:	d200      	bcs.n	8001b20 <__aeabi_ddiv+0x338>
 8001b1e:	e09c      	b.n	8001c5a <__aeabi_ddiv+0x472>
 8001b20:	d100      	bne.n	8001b24 <__aeabi_ddiv+0x33c>
 8001b22:	e097      	b.n	8001c54 <__aeabi_ddiv+0x46c>
 8001b24:	1bae      	subs	r6, r5, r6
 8001b26:	1a09      	subs	r1, r1, r0
 8001b28:	42b5      	cmp	r5, r6
 8001b2a:	4180      	sbcs	r0, r0
 8001b2c:	4240      	negs	r0, r0
 8001b2e:	1a08      	subs	r0, r1, r0
 8001b30:	4284      	cmp	r4, r0
 8001b32:	d100      	bne.n	8001b36 <__aeabi_ddiv+0x34e>
 8001b34:	e111      	b.n	8001d5a <__aeabi_ddiv+0x572>
 8001b36:	4649      	mov	r1, r9
 8001b38:	f7fe fb6c 	bl	8000214 <__aeabi_uidivmod>
 8001b3c:	9a01      	ldr	r2, [sp, #4]
 8001b3e:	040b      	lsls	r3, r1, #16
 8001b40:	4342      	muls	r2, r0
 8001b42:	0c31      	lsrs	r1, r6, #16
 8001b44:	0005      	movs	r5, r0
 8001b46:	4319      	orrs	r1, r3
 8001b48:	428a      	cmp	r2, r1
 8001b4a:	d907      	bls.n	8001b5c <__aeabi_ddiv+0x374>
 8001b4c:	1909      	adds	r1, r1, r4
 8001b4e:	3d01      	subs	r5, #1
 8001b50:	428c      	cmp	r4, r1
 8001b52:	d803      	bhi.n	8001b5c <__aeabi_ddiv+0x374>
 8001b54:	428a      	cmp	r2, r1
 8001b56:	d901      	bls.n	8001b5c <__aeabi_ddiv+0x374>
 8001b58:	1e85      	subs	r5, r0, #2
 8001b5a:	1909      	adds	r1, r1, r4
 8001b5c:	1a88      	subs	r0, r1, r2
 8001b5e:	4649      	mov	r1, r9
 8001b60:	f7fe fb58 	bl	8000214 <__aeabi_uidivmod>
 8001b64:	0409      	lsls	r1, r1, #16
 8001b66:	468c      	mov	ip, r1
 8001b68:	0431      	lsls	r1, r6, #16
 8001b6a:	4666      	mov	r6, ip
 8001b6c:	9a01      	ldr	r2, [sp, #4]
 8001b6e:	0c09      	lsrs	r1, r1, #16
 8001b70:	4342      	muls	r2, r0
 8001b72:	0003      	movs	r3, r0
 8001b74:	4331      	orrs	r1, r6
 8001b76:	428a      	cmp	r2, r1
 8001b78:	d907      	bls.n	8001b8a <__aeabi_ddiv+0x3a2>
 8001b7a:	1909      	adds	r1, r1, r4
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	428c      	cmp	r4, r1
 8001b80:	d803      	bhi.n	8001b8a <__aeabi_ddiv+0x3a2>
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d901      	bls.n	8001b8a <__aeabi_ddiv+0x3a2>
 8001b86:	1e83      	subs	r3, r0, #2
 8001b88:	1909      	adds	r1, r1, r4
 8001b8a:	9e03      	ldr	r6, [sp, #12]
 8001b8c:	1a89      	subs	r1, r1, r2
 8001b8e:	0032      	movs	r2, r6
 8001b90:	042d      	lsls	r5, r5, #16
 8001b92:	431d      	orrs	r5, r3
 8001b94:	9f02      	ldr	r7, [sp, #8]
 8001b96:	042b      	lsls	r3, r5, #16
 8001b98:	0c1b      	lsrs	r3, r3, #16
 8001b9a:	435a      	muls	r2, r3
 8001b9c:	437b      	muls	r3, r7
 8001b9e:	469c      	mov	ip, r3
 8001ba0:	0c28      	lsrs	r0, r5, #16
 8001ba2:	4346      	muls	r6, r0
 8001ba4:	0c13      	lsrs	r3, r2, #16
 8001ba6:	44b4      	add	ip, r6
 8001ba8:	4463      	add	r3, ip
 8001baa:	4378      	muls	r0, r7
 8001bac:	429e      	cmp	r6, r3
 8001bae:	d903      	bls.n	8001bb8 <__aeabi_ddiv+0x3d0>
 8001bb0:	2680      	movs	r6, #128	; 0x80
 8001bb2:	0276      	lsls	r6, r6, #9
 8001bb4:	46b4      	mov	ip, r6
 8001bb6:	4460      	add	r0, ip
 8001bb8:	0c1e      	lsrs	r6, r3, #16
 8001bba:	0412      	lsls	r2, r2, #16
 8001bbc:	041b      	lsls	r3, r3, #16
 8001bbe:	0c12      	lsrs	r2, r2, #16
 8001bc0:	1830      	adds	r0, r6, r0
 8001bc2:	189b      	adds	r3, r3, r2
 8001bc4:	4281      	cmp	r1, r0
 8001bc6:	d306      	bcc.n	8001bd6 <__aeabi_ddiv+0x3ee>
 8001bc8:	d002      	beq.n	8001bd0 <__aeabi_ddiv+0x3e8>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	431d      	orrs	r5, r3
 8001bce:	e6ce      	b.n	800196e <__aeabi_ddiv+0x186>
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d100      	bne.n	8001bd6 <__aeabi_ddiv+0x3ee>
 8001bd4:	e6cb      	b.n	800196e <__aeabi_ddiv+0x186>
 8001bd6:	1861      	adds	r1, r4, r1
 8001bd8:	1e6e      	subs	r6, r5, #1
 8001bda:	42a1      	cmp	r1, r4
 8001bdc:	d200      	bcs.n	8001be0 <__aeabi_ddiv+0x3f8>
 8001bde:	e0a4      	b.n	8001d2a <__aeabi_ddiv+0x542>
 8001be0:	4281      	cmp	r1, r0
 8001be2:	d200      	bcs.n	8001be6 <__aeabi_ddiv+0x3fe>
 8001be4:	e0c9      	b.n	8001d7a <__aeabi_ddiv+0x592>
 8001be6:	d100      	bne.n	8001bea <__aeabi_ddiv+0x402>
 8001be8:	e0d9      	b.n	8001d9e <__aeabi_ddiv+0x5b6>
 8001bea:	0035      	movs	r5, r6
 8001bec:	e7ed      	b.n	8001bca <__aeabi_ddiv+0x3e2>
 8001bee:	2501      	movs	r5, #1
 8001bf0:	426d      	negs	r5, r5
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	1a89      	subs	r1, r1, r2
 8001bf6:	2938      	cmp	r1, #56	; 0x38
 8001bf8:	dd00      	ble.n	8001bfc <__aeabi_ddiv+0x414>
 8001bfa:	e64c      	b.n	8001896 <__aeabi_ddiv+0xae>
 8001bfc:	291f      	cmp	r1, #31
 8001bfe:	dc00      	bgt.n	8001c02 <__aeabi_ddiv+0x41a>
 8001c00:	e07f      	b.n	8001d02 <__aeabi_ddiv+0x51a>
 8001c02:	231f      	movs	r3, #31
 8001c04:	425b      	negs	r3, r3
 8001c06:	1a9a      	subs	r2, r3, r2
 8001c08:	4643      	mov	r3, r8
 8001c0a:	40d3      	lsrs	r3, r2
 8001c0c:	2920      	cmp	r1, #32
 8001c0e:	d004      	beq.n	8001c1a <__aeabi_ddiv+0x432>
 8001c10:	4644      	mov	r4, r8
 8001c12:	4a65      	ldr	r2, [pc, #404]	; (8001da8 <__aeabi_ddiv+0x5c0>)
 8001c14:	445a      	add	r2, fp
 8001c16:	4094      	lsls	r4, r2
 8001c18:	4325      	orrs	r5, r4
 8001c1a:	1e6a      	subs	r2, r5, #1
 8001c1c:	4195      	sbcs	r5, r2
 8001c1e:	2207      	movs	r2, #7
 8001c20:	432b      	orrs	r3, r5
 8001c22:	0015      	movs	r5, r2
 8001c24:	2400      	movs	r4, #0
 8001c26:	401d      	ands	r5, r3
 8001c28:	421a      	tst	r2, r3
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_ddiv+0x446>
 8001c2c:	e0a1      	b.n	8001d72 <__aeabi_ddiv+0x58a>
 8001c2e:	220f      	movs	r2, #15
 8001c30:	2400      	movs	r4, #0
 8001c32:	401a      	ands	r2, r3
 8001c34:	2a04      	cmp	r2, #4
 8001c36:	d100      	bne.n	8001c3a <__aeabi_ddiv+0x452>
 8001c38:	e098      	b.n	8001d6c <__aeabi_ddiv+0x584>
 8001c3a:	1d1a      	adds	r2, r3, #4
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	419b      	sbcs	r3, r3
 8001c40:	425b      	negs	r3, r3
 8001c42:	18e4      	adds	r4, r4, r3
 8001c44:	0013      	movs	r3, r2
 8001c46:	0222      	lsls	r2, r4, #8
 8001c48:	d400      	bmi.n	8001c4c <__aeabi_ddiv+0x464>
 8001c4a:	e08f      	b.n	8001d6c <__aeabi_ddiv+0x584>
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	2400      	movs	r4, #0
 8001c50:	2500      	movs	r5, #0
 8001c52:	e623      	b.n	800189c <__aeabi_ddiv+0xb4>
 8001c54:	42b5      	cmp	r5, r6
 8001c56:	d300      	bcc.n	8001c5a <__aeabi_ddiv+0x472>
 8001c58:	e764      	b.n	8001b24 <__aeabi_ddiv+0x33c>
 8001c5a:	4643      	mov	r3, r8
 8001c5c:	1e5a      	subs	r2, r3, #1
 8001c5e:	9b00      	ldr	r3, [sp, #0]
 8001c60:	469c      	mov	ip, r3
 8001c62:	4465      	add	r5, ip
 8001c64:	001f      	movs	r7, r3
 8001c66:	429d      	cmp	r5, r3
 8001c68:	419b      	sbcs	r3, r3
 8001c6a:	425b      	negs	r3, r3
 8001c6c:	191b      	adds	r3, r3, r4
 8001c6e:	18c9      	adds	r1, r1, r3
 8001c70:	428c      	cmp	r4, r1
 8001c72:	d23a      	bcs.n	8001cea <__aeabi_ddiv+0x502>
 8001c74:	4288      	cmp	r0, r1
 8001c76:	d863      	bhi.n	8001d40 <__aeabi_ddiv+0x558>
 8001c78:	d060      	beq.n	8001d3c <__aeabi_ddiv+0x554>
 8001c7a:	4690      	mov	r8, r2
 8001c7c:	e752      	b.n	8001b24 <__aeabi_ddiv+0x33c>
 8001c7e:	42aa      	cmp	r2, r5
 8001c80:	d900      	bls.n	8001c84 <__aeabi_ddiv+0x49c>
 8001c82:	e6ea      	b.n	8001a5a <__aeabi_ddiv+0x272>
 8001c84:	4643      	mov	r3, r8
 8001c86:	07de      	lsls	r6, r3, #31
 8001c88:	0858      	lsrs	r0, r3, #1
 8001c8a:	086b      	lsrs	r3, r5, #1
 8001c8c:	431e      	orrs	r6, r3
 8001c8e:	07ed      	lsls	r5, r5, #31
 8001c90:	e6ea      	b.n	8001a68 <__aeabi_ddiv+0x280>
 8001c92:	4648      	mov	r0, r9
 8001c94:	f001 f87c 	bl	8002d90 <__clzsi2>
 8001c98:	0001      	movs	r1, r0
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	3115      	adds	r1, #21
 8001c9e:	3220      	adds	r2, #32
 8001ca0:	291c      	cmp	r1, #28
 8001ca2:	dc00      	bgt.n	8001ca6 <__aeabi_ddiv+0x4be>
 8001ca4:	e61a      	b.n	80018dc <__aeabi_ddiv+0xf4>
 8001ca6:	464b      	mov	r3, r9
 8001ca8:	3808      	subs	r0, #8
 8001caa:	4083      	lsls	r3, r0
 8001cac:	2500      	movs	r5, #0
 8001cae:	4698      	mov	r8, r3
 8001cb0:	e620      	b.n	80018f4 <__aeabi_ddiv+0x10c>
 8001cb2:	f001 f86d 	bl	8002d90 <__clzsi2>
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	001a      	movs	r2, r3
 8001cba:	3215      	adds	r2, #21
 8001cbc:	3020      	adds	r0, #32
 8001cbe:	2a1c      	cmp	r2, #28
 8001cc0:	dc00      	bgt.n	8001cc4 <__aeabi_ddiv+0x4dc>
 8001cc2:	e630      	b.n	8001926 <__aeabi_ddiv+0x13e>
 8001cc4:	4654      	mov	r4, sl
 8001cc6:	3b08      	subs	r3, #8
 8001cc8:	2200      	movs	r2, #0
 8001cca:	409c      	lsls	r4, r3
 8001ccc:	e635      	b.n	800193a <__aeabi_ddiv+0x152>
 8001cce:	230f      	movs	r3, #15
 8001cd0:	402b      	ands	r3, r5
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_ddiv+0x4f0>
 8001cd6:	e652      	b.n	800197e <__aeabi_ddiv+0x196>
 8001cd8:	2305      	movs	r3, #5
 8001cda:	425b      	negs	r3, r3
 8001cdc:	42ab      	cmp	r3, r5
 8001cde:	419b      	sbcs	r3, r3
 8001ce0:	3504      	adds	r5, #4
 8001ce2:	425b      	negs	r3, r3
 8001ce4:	08ed      	lsrs	r5, r5, #3
 8001ce6:	4498      	add	r8, r3
 8001ce8:	e64a      	b.n	8001980 <__aeabi_ddiv+0x198>
 8001cea:	428c      	cmp	r4, r1
 8001cec:	d1c5      	bne.n	8001c7a <__aeabi_ddiv+0x492>
 8001cee:	42af      	cmp	r7, r5
 8001cf0:	d9c0      	bls.n	8001c74 <__aeabi_ddiv+0x48c>
 8001cf2:	4690      	mov	r8, r2
 8001cf4:	e716      	b.n	8001b24 <__aeabi_ddiv+0x33c>
 8001cf6:	428a      	cmp	r2, r1
 8001cf8:	d800      	bhi.n	8001cfc <__aeabi_ddiv+0x514>
 8001cfa:	e6ea      	b.n	8001ad2 <__aeabi_ddiv+0x2ea>
 8001cfc:	1e83      	subs	r3, r0, #2
 8001cfe:	1909      	adds	r1, r1, r4
 8001d00:	e6e7      	b.n	8001ad2 <__aeabi_ddiv+0x2ea>
 8001d02:	4a2a      	ldr	r2, [pc, #168]	; (8001dac <__aeabi_ddiv+0x5c4>)
 8001d04:	0028      	movs	r0, r5
 8001d06:	445a      	add	r2, fp
 8001d08:	4643      	mov	r3, r8
 8001d0a:	4095      	lsls	r5, r2
 8001d0c:	4093      	lsls	r3, r2
 8001d0e:	40c8      	lsrs	r0, r1
 8001d10:	1e6a      	subs	r2, r5, #1
 8001d12:	4195      	sbcs	r5, r2
 8001d14:	4644      	mov	r4, r8
 8001d16:	4303      	orrs	r3, r0
 8001d18:	432b      	orrs	r3, r5
 8001d1a:	40cc      	lsrs	r4, r1
 8001d1c:	075a      	lsls	r2, r3, #29
 8001d1e:	d092      	beq.n	8001c46 <__aeabi_ddiv+0x45e>
 8001d20:	220f      	movs	r2, #15
 8001d22:	401a      	ands	r2, r3
 8001d24:	2a04      	cmp	r2, #4
 8001d26:	d188      	bne.n	8001c3a <__aeabi_ddiv+0x452>
 8001d28:	e78d      	b.n	8001c46 <__aeabi_ddiv+0x45e>
 8001d2a:	0035      	movs	r5, r6
 8001d2c:	4281      	cmp	r1, r0
 8001d2e:	d000      	beq.n	8001d32 <__aeabi_ddiv+0x54a>
 8001d30:	e74b      	b.n	8001bca <__aeabi_ddiv+0x3e2>
 8001d32:	9a00      	ldr	r2, [sp, #0]
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d000      	beq.n	8001d3a <__aeabi_ddiv+0x552>
 8001d38:	e747      	b.n	8001bca <__aeabi_ddiv+0x3e2>
 8001d3a:	e618      	b.n	800196e <__aeabi_ddiv+0x186>
 8001d3c:	42ae      	cmp	r6, r5
 8001d3e:	d99c      	bls.n	8001c7a <__aeabi_ddiv+0x492>
 8001d40:	2302      	movs	r3, #2
 8001d42:	425b      	negs	r3, r3
 8001d44:	469c      	mov	ip, r3
 8001d46:	9b00      	ldr	r3, [sp, #0]
 8001d48:	44e0      	add	r8, ip
 8001d4a:	469c      	mov	ip, r3
 8001d4c:	4465      	add	r5, ip
 8001d4e:	429d      	cmp	r5, r3
 8001d50:	419b      	sbcs	r3, r3
 8001d52:	425b      	negs	r3, r3
 8001d54:	191b      	adds	r3, r3, r4
 8001d56:	18c9      	adds	r1, r1, r3
 8001d58:	e6e4      	b.n	8001b24 <__aeabi_ddiv+0x33c>
 8001d5a:	4a15      	ldr	r2, [pc, #84]	; (8001db0 <__aeabi_ddiv+0x5c8>)
 8001d5c:	445a      	add	r2, fp
 8001d5e:	2a00      	cmp	r2, #0
 8001d60:	dc00      	bgt.n	8001d64 <__aeabi_ddiv+0x57c>
 8001d62:	e744      	b.n	8001bee <__aeabi_ddiv+0x406>
 8001d64:	2301      	movs	r3, #1
 8001d66:	2500      	movs	r5, #0
 8001d68:	4498      	add	r8, r3
 8001d6a:	e609      	b.n	8001980 <__aeabi_ddiv+0x198>
 8001d6c:	0765      	lsls	r5, r4, #29
 8001d6e:	0264      	lsls	r4, r4, #9
 8001d70:	0b24      	lsrs	r4, r4, #12
 8001d72:	08db      	lsrs	r3, r3, #3
 8001d74:	431d      	orrs	r5, r3
 8001d76:	2300      	movs	r3, #0
 8001d78:	e590      	b.n	800189c <__aeabi_ddiv+0xb4>
 8001d7a:	9e00      	ldr	r6, [sp, #0]
 8001d7c:	3d02      	subs	r5, #2
 8001d7e:	0072      	lsls	r2, r6, #1
 8001d80:	42b2      	cmp	r2, r6
 8001d82:	41bf      	sbcs	r7, r7
 8001d84:	427f      	negs	r7, r7
 8001d86:	193c      	adds	r4, r7, r4
 8001d88:	1909      	adds	r1, r1, r4
 8001d8a:	9200      	str	r2, [sp, #0]
 8001d8c:	e7ce      	b.n	8001d2c <__aeabi_ddiv+0x544>
 8001d8e:	2480      	movs	r4, #128	; 0x80
 8001d90:	4643      	mov	r3, r8
 8001d92:	0324      	lsls	r4, r4, #12
 8001d94:	431c      	orrs	r4, r3
 8001d96:	0324      	lsls	r4, r4, #12
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <__aeabi_ddiv+0x5cc>)
 8001d9a:	0b24      	lsrs	r4, r4, #12
 8001d9c:	e57e      	b.n	800189c <__aeabi_ddiv+0xb4>
 8001d9e:	9a00      	ldr	r2, [sp, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d3ea      	bcc.n	8001d7a <__aeabi_ddiv+0x592>
 8001da4:	0035      	movs	r5, r6
 8001da6:	e7c4      	b.n	8001d32 <__aeabi_ddiv+0x54a>
 8001da8:	0000043e 	.word	0x0000043e
 8001dac:	0000041e 	.word	0x0000041e
 8001db0:	000003ff 	.word	0x000003ff
 8001db4:	000007ff 	.word	0x000007ff

08001db8 <__eqdf2>:
 8001db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dba:	464f      	mov	r7, r9
 8001dbc:	4646      	mov	r6, r8
 8001dbe:	46d6      	mov	lr, sl
 8001dc0:	4694      	mov	ip, r2
 8001dc2:	4691      	mov	r9, r2
 8001dc4:	031a      	lsls	r2, r3, #12
 8001dc6:	0b12      	lsrs	r2, r2, #12
 8001dc8:	4d18      	ldr	r5, [pc, #96]	; (8001e2c <__eqdf2+0x74>)
 8001dca:	b5c0      	push	{r6, r7, lr}
 8001dcc:	004c      	lsls	r4, r1, #1
 8001dce:	030f      	lsls	r7, r1, #12
 8001dd0:	4692      	mov	sl, r2
 8001dd2:	005a      	lsls	r2, r3, #1
 8001dd4:	0006      	movs	r6, r0
 8001dd6:	4680      	mov	r8, r0
 8001dd8:	0b3f      	lsrs	r7, r7, #12
 8001dda:	2001      	movs	r0, #1
 8001ddc:	0d64      	lsrs	r4, r4, #21
 8001dde:	0fc9      	lsrs	r1, r1, #31
 8001de0:	0d52      	lsrs	r2, r2, #21
 8001de2:	0fdb      	lsrs	r3, r3, #31
 8001de4:	42ac      	cmp	r4, r5
 8001de6:	d00a      	beq.n	8001dfe <__eqdf2+0x46>
 8001de8:	42aa      	cmp	r2, r5
 8001dea:	d003      	beq.n	8001df4 <__eqdf2+0x3c>
 8001dec:	4294      	cmp	r4, r2
 8001dee:	d101      	bne.n	8001df4 <__eqdf2+0x3c>
 8001df0:	4557      	cmp	r7, sl
 8001df2:	d00d      	beq.n	8001e10 <__eqdf2+0x58>
 8001df4:	bce0      	pop	{r5, r6, r7}
 8001df6:	46ba      	mov	sl, r7
 8001df8:	46b1      	mov	r9, r6
 8001dfa:	46a8      	mov	r8, r5
 8001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfe:	003d      	movs	r5, r7
 8001e00:	4335      	orrs	r5, r6
 8001e02:	d1f7      	bne.n	8001df4 <__eqdf2+0x3c>
 8001e04:	42a2      	cmp	r2, r4
 8001e06:	d1f5      	bne.n	8001df4 <__eqdf2+0x3c>
 8001e08:	4652      	mov	r2, sl
 8001e0a:	4665      	mov	r5, ip
 8001e0c:	432a      	orrs	r2, r5
 8001e0e:	d1f1      	bne.n	8001df4 <__eqdf2+0x3c>
 8001e10:	2001      	movs	r0, #1
 8001e12:	45c8      	cmp	r8, r9
 8001e14:	d1ee      	bne.n	8001df4 <__eqdf2+0x3c>
 8001e16:	4299      	cmp	r1, r3
 8001e18:	d006      	beq.n	8001e28 <__eqdf2+0x70>
 8001e1a:	2c00      	cmp	r4, #0
 8001e1c:	d1ea      	bne.n	8001df4 <__eqdf2+0x3c>
 8001e1e:	433e      	orrs	r6, r7
 8001e20:	0030      	movs	r0, r6
 8001e22:	1e46      	subs	r6, r0, #1
 8001e24:	41b0      	sbcs	r0, r6
 8001e26:	e7e5      	b.n	8001df4 <__eqdf2+0x3c>
 8001e28:	2000      	movs	r0, #0
 8001e2a:	e7e3      	b.n	8001df4 <__eqdf2+0x3c>
 8001e2c:	000007ff 	.word	0x000007ff

08001e30 <__gedf2>:
 8001e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e32:	464e      	mov	r6, r9
 8001e34:	4645      	mov	r5, r8
 8001e36:	4657      	mov	r7, sl
 8001e38:	46de      	mov	lr, fp
 8001e3a:	0004      	movs	r4, r0
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	b5e0      	push	{r5, r6, r7, lr}
 8001e40:	0016      	movs	r6, r2
 8001e42:	031b      	lsls	r3, r3, #12
 8001e44:	0b1b      	lsrs	r3, r3, #12
 8001e46:	4d32      	ldr	r5, [pc, #200]	; (8001f10 <__gedf2+0xe0>)
 8001e48:	030f      	lsls	r7, r1, #12
 8001e4a:	004a      	lsls	r2, r1, #1
 8001e4c:	4699      	mov	r9, r3
 8001e4e:	0043      	lsls	r3, r0, #1
 8001e50:	46a4      	mov	ip, r4
 8001e52:	46b0      	mov	r8, r6
 8001e54:	0b3f      	lsrs	r7, r7, #12
 8001e56:	0d52      	lsrs	r2, r2, #21
 8001e58:	0fc9      	lsrs	r1, r1, #31
 8001e5a:	0d5b      	lsrs	r3, r3, #21
 8001e5c:	0fc0      	lsrs	r0, r0, #31
 8001e5e:	42aa      	cmp	r2, r5
 8001e60:	d029      	beq.n	8001eb6 <__gedf2+0x86>
 8001e62:	42ab      	cmp	r3, r5
 8001e64:	d018      	beq.n	8001e98 <__gedf2+0x68>
 8001e66:	2a00      	cmp	r2, #0
 8001e68:	d12a      	bne.n	8001ec0 <__gedf2+0x90>
 8001e6a:	433c      	orrs	r4, r7
 8001e6c:	46a3      	mov	fp, r4
 8001e6e:	4265      	negs	r5, r4
 8001e70:	4165      	adcs	r5, r4
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d102      	bne.n	8001e7c <__gedf2+0x4c>
 8001e76:	464c      	mov	r4, r9
 8001e78:	4326      	orrs	r6, r4
 8001e7a:	d027      	beq.n	8001ecc <__gedf2+0x9c>
 8001e7c:	2d00      	cmp	r5, #0
 8001e7e:	d115      	bne.n	8001eac <__gedf2+0x7c>
 8001e80:	4281      	cmp	r1, r0
 8001e82:	d028      	beq.n	8001ed6 <__gedf2+0xa6>
 8001e84:	2002      	movs	r0, #2
 8001e86:	3901      	subs	r1, #1
 8001e88:	4008      	ands	r0, r1
 8001e8a:	3801      	subs	r0, #1
 8001e8c:	bcf0      	pop	{r4, r5, r6, r7}
 8001e8e:	46bb      	mov	fp, r7
 8001e90:	46b2      	mov	sl, r6
 8001e92:	46a9      	mov	r9, r5
 8001e94:	46a0      	mov	r8, r4
 8001e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e98:	464d      	mov	r5, r9
 8001e9a:	432e      	orrs	r6, r5
 8001e9c:	d12f      	bne.n	8001efe <__gedf2+0xce>
 8001e9e:	2a00      	cmp	r2, #0
 8001ea0:	d1ee      	bne.n	8001e80 <__gedf2+0x50>
 8001ea2:	433c      	orrs	r4, r7
 8001ea4:	4265      	negs	r5, r4
 8001ea6:	4165      	adcs	r5, r4
 8001ea8:	2d00      	cmp	r5, #0
 8001eaa:	d0e9      	beq.n	8001e80 <__gedf2+0x50>
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d1ed      	bne.n	8001e8c <__gedf2+0x5c>
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	4240      	negs	r0, r0
 8001eb4:	e7ea      	b.n	8001e8c <__gedf2+0x5c>
 8001eb6:	003d      	movs	r5, r7
 8001eb8:	4325      	orrs	r5, r4
 8001eba:	d120      	bne.n	8001efe <__gedf2+0xce>
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d0eb      	beq.n	8001e98 <__gedf2+0x68>
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1dd      	bne.n	8001e80 <__gedf2+0x50>
 8001ec4:	464c      	mov	r4, r9
 8001ec6:	4326      	orrs	r6, r4
 8001ec8:	d1da      	bne.n	8001e80 <__gedf2+0x50>
 8001eca:	e7db      	b.n	8001e84 <__gedf2+0x54>
 8001ecc:	465b      	mov	r3, fp
 8001ece:	2000      	movs	r0, #0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0db      	beq.n	8001e8c <__gedf2+0x5c>
 8001ed4:	e7d6      	b.n	8001e84 <__gedf2+0x54>
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dc0a      	bgt.n	8001ef0 <__gedf2+0xc0>
 8001eda:	dbe7      	blt.n	8001eac <__gedf2+0x7c>
 8001edc:	454f      	cmp	r7, r9
 8001ede:	d8d1      	bhi.n	8001e84 <__gedf2+0x54>
 8001ee0:	d010      	beq.n	8001f04 <__gedf2+0xd4>
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	454f      	cmp	r7, r9
 8001ee6:	d2d1      	bcs.n	8001e8c <__gedf2+0x5c>
 8001ee8:	2900      	cmp	r1, #0
 8001eea:	d0e1      	beq.n	8001eb0 <__gedf2+0x80>
 8001eec:	0008      	movs	r0, r1
 8001eee:	e7cd      	b.n	8001e8c <__gedf2+0x5c>
 8001ef0:	4243      	negs	r3, r0
 8001ef2:	4158      	adcs	r0, r3
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	4240      	negs	r0, r0
 8001ef8:	4018      	ands	r0, r3
 8001efa:	3801      	subs	r0, #1
 8001efc:	e7c6      	b.n	8001e8c <__gedf2+0x5c>
 8001efe:	2002      	movs	r0, #2
 8001f00:	4240      	negs	r0, r0
 8001f02:	e7c3      	b.n	8001e8c <__gedf2+0x5c>
 8001f04:	45c4      	cmp	ip, r8
 8001f06:	d8bd      	bhi.n	8001e84 <__gedf2+0x54>
 8001f08:	2000      	movs	r0, #0
 8001f0a:	45c4      	cmp	ip, r8
 8001f0c:	d2be      	bcs.n	8001e8c <__gedf2+0x5c>
 8001f0e:	e7eb      	b.n	8001ee8 <__gedf2+0xb8>
 8001f10:	000007ff 	.word	0x000007ff

08001f14 <__ledf2>:
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	464e      	mov	r6, r9
 8001f18:	4645      	mov	r5, r8
 8001f1a:	4657      	mov	r7, sl
 8001f1c:	46de      	mov	lr, fp
 8001f1e:	0004      	movs	r4, r0
 8001f20:	0018      	movs	r0, r3
 8001f22:	b5e0      	push	{r5, r6, r7, lr}
 8001f24:	0016      	movs	r6, r2
 8001f26:	031b      	lsls	r3, r3, #12
 8001f28:	0b1b      	lsrs	r3, r3, #12
 8001f2a:	4d31      	ldr	r5, [pc, #196]	; (8001ff0 <__ledf2+0xdc>)
 8001f2c:	030f      	lsls	r7, r1, #12
 8001f2e:	004a      	lsls	r2, r1, #1
 8001f30:	4699      	mov	r9, r3
 8001f32:	0043      	lsls	r3, r0, #1
 8001f34:	46a4      	mov	ip, r4
 8001f36:	46b0      	mov	r8, r6
 8001f38:	0b3f      	lsrs	r7, r7, #12
 8001f3a:	0d52      	lsrs	r2, r2, #21
 8001f3c:	0fc9      	lsrs	r1, r1, #31
 8001f3e:	0d5b      	lsrs	r3, r3, #21
 8001f40:	0fc0      	lsrs	r0, r0, #31
 8001f42:	42aa      	cmp	r2, r5
 8001f44:	d011      	beq.n	8001f6a <__ledf2+0x56>
 8001f46:	42ab      	cmp	r3, r5
 8001f48:	d014      	beq.n	8001f74 <__ledf2+0x60>
 8001f4a:	2a00      	cmp	r2, #0
 8001f4c:	d12f      	bne.n	8001fae <__ledf2+0x9a>
 8001f4e:	433c      	orrs	r4, r7
 8001f50:	46a3      	mov	fp, r4
 8001f52:	4265      	negs	r5, r4
 8001f54:	4165      	adcs	r5, r4
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d114      	bne.n	8001f84 <__ledf2+0x70>
 8001f5a:	464c      	mov	r4, r9
 8001f5c:	4326      	orrs	r6, r4
 8001f5e:	d111      	bne.n	8001f84 <__ledf2+0x70>
 8001f60:	465b      	mov	r3, fp
 8001f62:	2000      	movs	r0, #0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d017      	beq.n	8001f98 <__ledf2+0x84>
 8001f68:	e010      	b.n	8001f8c <__ledf2+0x78>
 8001f6a:	003d      	movs	r5, r7
 8001f6c:	4325      	orrs	r5, r4
 8001f6e:	d112      	bne.n	8001f96 <__ledf2+0x82>
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d11c      	bne.n	8001fae <__ledf2+0x9a>
 8001f74:	464d      	mov	r5, r9
 8001f76:	432e      	orrs	r6, r5
 8001f78:	d10d      	bne.n	8001f96 <__ledf2+0x82>
 8001f7a:	2a00      	cmp	r2, #0
 8001f7c:	d104      	bne.n	8001f88 <__ledf2+0x74>
 8001f7e:	433c      	orrs	r4, r7
 8001f80:	4265      	negs	r5, r4
 8001f82:	4165      	adcs	r5, r4
 8001f84:	2d00      	cmp	r5, #0
 8001f86:	d10d      	bne.n	8001fa4 <__ledf2+0x90>
 8001f88:	4281      	cmp	r1, r0
 8001f8a:	d016      	beq.n	8001fba <__ledf2+0xa6>
 8001f8c:	2002      	movs	r0, #2
 8001f8e:	3901      	subs	r1, #1
 8001f90:	4008      	ands	r0, r1
 8001f92:	3801      	subs	r0, #1
 8001f94:	e000      	b.n	8001f98 <__ledf2+0x84>
 8001f96:	2002      	movs	r0, #2
 8001f98:	bcf0      	pop	{r4, r5, r6, r7}
 8001f9a:	46bb      	mov	fp, r7
 8001f9c:	46b2      	mov	sl, r6
 8001f9e:	46a9      	mov	r9, r5
 8001fa0:	46a0      	mov	r8, r4
 8001fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fa4:	2800      	cmp	r0, #0
 8001fa6:	d1f7      	bne.n	8001f98 <__ledf2+0x84>
 8001fa8:	2001      	movs	r0, #1
 8001faa:	4240      	negs	r0, r0
 8001fac:	e7f4      	b.n	8001f98 <__ledf2+0x84>
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1ea      	bne.n	8001f88 <__ledf2+0x74>
 8001fb2:	464c      	mov	r4, r9
 8001fb4:	4326      	orrs	r6, r4
 8001fb6:	d1e7      	bne.n	8001f88 <__ledf2+0x74>
 8001fb8:	e7e8      	b.n	8001f8c <__ledf2+0x78>
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	dd06      	ble.n	8001fcc <__ledf2+0xb8>
 8001fbe:	4243      	negs	r3, r0
 8001fc0:	4158      	adcs	r0, r3
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	4240      	negs	r0, r0
 8001fc6:	4018      	ands	r0, r3
 8001fc8:	3801      	subs	r0, #1
 8001fca:	e7e5      	b.n	8001f98 <__ledf2+0x84>
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dbe9      	blt.n	8001fa4 <__ledf2+0x90>
 8001fd0:	454f      	cmp	r7, r9
 8001fd2:	d8db      	bhi.n	8001f8c <__ledf2+0x78>
 8001fd4:	d006      	beq.n	8001fe4 <__ledf2+0xd0>
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	454f      	cmp	r7, r9
 8001fda:	d2dd      	bcs.n	8001f98 <__ledf2+0x84>
 8001fdc:	2900      	cmp	r1, #0
 8001fde:	d0e3      	beq.n	8001fa8 <__ledf2+0x94>
 8001fe0:	0008      	movs	r0, r1
 8001fe2:	e7d9      	b.n	8001f98 <__ledf2+0x84>
 8001fe4:	45c4      	cmp	ip, r8
 8001fe6:	d8d1      	bhi.n	8001f8c <__ledf2+0x78>
 8001fe8:	2000      	movs	r0, #0
 8001fea:	45c4      	cmp	ip, r8
 8001fec:	d2d4      	bcs.n	8001f98 <__ledf2+0x84>
 8001fee:	e7f5      	b.n	8001fdc <__ledf2+0xc8>
 8001ff0:	000007ff 	.word	0x000007ff

08001ff4 <__aeabi_dmul>:
 8001ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff6:	4657      	mov	r7, sl
 8001ff8:	464e      	mov	r6, r9
 8001ffa:	4645      	mov	r5, r8
 8001ffc:	46de      	mov	lr, fp
 8001ffe:	b5e0      	push	{r5, r6, r7, lr}
 8002000:	4698      	mov	r8, r3
 8002002:	030c      	lsls	r4, r1, #12
 8002004:	004b      	lsls	r3, r1, #1
 8002006:	0006      	movs	r6, r0
 8002008:	4692      	mov	sl, r2
 800200a:	b087      	sub	sp, #28
 800200c:	0b24      	lsrs	r4, r4, #12
 800200e:	0d5b      	lsrs	r3, r3, #21
 8002010:	0fcf      	lsrs	r7, r1, #31
 8002012:	2b00      	cmp	r3, #0
 8002014:	d06c      	beq.n	80020f0 <__aeabi_dmul+0xfc>
 8002016:	4add      	ldr	r2, [pc, #884]	; (800238c <__aeabi_dmul+0x398>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d100      	bne.n	800201e <__aeabi_dmul+0x2a>
 800201c:	e086      	b.n	800212c <__aeabi_dmul+0x138>
 800201e:	0f42      	lsrs	r2, r0, #29
 8002020:	00e4      	lsls	r4, r4, #3
 8002022:	4314      	orrs	r4, r2
 8002024:	2280      	movs	r2, #128	; 0x80
 8002026:	0412      	lsls	r2, r2, #16
 8002028:	4314      	orrs	r4, r2
 800202a:	4ad9      	ldr	r2, [pc, #868]	; (8002390 <__aeabi_dmul+0x39c>)
 800202c:	00c5      	lsls	r5, r0, #3
 800202e:	4694      	mov	ip, r2
 8002030:	4463      	add	r3, ip
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2300      	movs	r3, #0
 8002036:	4699      	mov	r9, r3
 8002038:	469b      	mov	fp, r3
 800203a:	4643      	mov	r3, r8
 800203c:	4642      	mov	r2, r8
 800203e:	031e      	lsls	r6, r3, #12
 8002040:	0fd2      	lsrs	r2, r2, #31
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4650      	mov	r0, sl
 8002046:	4690      	mov	r8, r2
 8002048:	0b36      	lsrs	r6, r6, #12
 800204a:	0d5b      	lsrs	r3, r3, #21
 800204c:	d100      	bne.n	8002050 <__aeabi_dmul+0x5c>
 800204e:	e078      	b.n	8002142 <__aeabi_dmul+0x14e>
 8002050:	4ace      	ldr	r2, [pc, #824]	; (800238c <__aeabi_dmul+0x398>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d01d      	beq.n	8002092 <__aeabi_dmul+0x9e>
 8002056:	49ce      	ldr	r1, [pc, #824]	; (8002390 <__aeabi_dmul+0x39c>)
 8002058:	0f42      	lsrs	r2, r0, #29
 800205a:	468c      	mov	ip, r1
 800205c:	9900      	ldr	r1, [sp, #0]
 800205e:	4463      	add	r3, ip
 8002060:	00f6      	lsls	r6, r6, #3
 8002062:	468c      	mov	ip, r1
 8002064:	4316      	orrs	r6, r2
 8002066:	2280      	movs	r2, #128	; 0x80
 8002068:	449c      	add	ip, r3
 800206a:	0412      	lsls	r2, r2, #16
 800206c:	4663      	mov	r3, ip
 800206e:	4316      	orrs	r6, r2
 8002070:	00c2      	lsls	r2, r0, #3
 8002072:	2000      	movs	r0, #0
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	9900      	ldr	r1, [sp, #0]
 8002078:	4643      	mov	r3, r8
 800207a:	3101      	adds	r1, #1
 800207c:	468c      	mov	ip, r1
 800207e:	4649      	mov	r1, r9
 8002080:	407b      	eors	r3, r7
 8002082:	9301      	str	r3, [sp, #4]
 8002084:	290f      	cmp	r1, #15
 8002086:	d900      	bls.n	800208a <__aeabi_dmul+0x96>
 8002088:	e07e      	b.n	8002188 <__aeabi_dmul+0x194>
 800208a:	4bc2      	ldr	r3, [pc, #776]	; (8002394 <__aeabi_dmul+0x3a0>)
 800208c:	0089      	lsls	r1, r1, #2
 800208e:	5859      	ldr	r1, [r3, r1]
 8002090:	468f      	mov	pc, r1
 8002092:	4652      	mov	r2, sl
 8002094:	9b00      	ldr	r3, [sp, #0]
 8002096:	4332      	orrs	r2, r6
 8002098:	d000      	beq.n	800209c <__aeabi_dmul+0xa8>
 800209a:	e156      	b.n	800234a <__aeabi_dmul+0x356>
 800209c:	49bb      	ldr	r1, [pc, #748]	; (800238c <__aeabi_dmul+0x398>)
 800209e:	2600      	movs	r6, #0
 80020a0:	468c      	mov	ip, r1
 80020a2:	4463      	add	r3, ip
 80020a4:	4649      	mov	r1, r9
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	2302      	movs	r3, #2
 80020aa:	4319      	orrs	r1, r3
 80020ac:	4689      	mov	r9, r1
 80020ae:	2002      	movs	r0, #2
 80020b0:	e7e1      	b.n	8002076 <__aeabi_dmul+0x82>
 80020b2:	4643      	mov	r3, r8
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	0034      	movs	r4, r6
 80020b8:	0015      	movs	r5, r2
 80020ba:	4683      	mov	fp, r0
 80020bc:	465b      	mov	r3, fp
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d05e      	beq.n	8002180 <__aeabi_dmul+0x18c>
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d100      	bne.n	80020c8 <__aeabi_dmul+0xd4>
 80020c6:	e1f3      	b.n	80024b0 <__aeabi_dmul+0x4bc>
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d000      	beq.n	80020ce <__aeabi_dmul+0xda>
 80020cc:	e118      	b.n	8002300 <__aeabi_dmul+0x30c>
 80020ce:	2200      	movs	r2, #0
 80020d0:	2400      	movs	r4, #0
 80020d2:	2500      	movs	r5, #0
 80020d4:	9b01      	ldr	r3, [sp, #4]
 80020d6:	0512      	lsls	r2, r2, #20
 80020d8:	4322      	orrs	r2, r4
 80020da:	07db      	lsls	r3, r3, #31
 80020dc:	431a      	orrs	r2, r3
 80020de:	0028      	movs	r0, r5
 80020e0:	0011      	movs	r1, r2
 80020e2:	b007      	add	sp, #28
 80020e4:	bcf0      	pop	{r4, r5, r6, r7}
 80020e6:	46bb      	mov	fp, r7
 80020e8:	46b2      	mov	sl, r6
 80020ea:	46a9      	mov	r9, r5
 80020ec:	46a0      	mov	r8, r4
 80020ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f0:	0025      	movs	r5, r4
 80020f2:	4305      	orrs	r5, r0
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dmul+0x104>
 80020f6:	e141      	b.n	800237c <__aeabi_dmul+0x388>
 80020f8:	2c00      	cmp	r4, #0
 80020fa:	d100      	bne.n	80020fe <__aeabi_dmul+0x10a>
 80020fc:	e1ad      	b.n	800245a <__aeabi_dmul+0x466>
 80020fe:	0020      	movs	r0, r4
 8002100:	f000 fe46 	bl	8002d90 <__clzsi2>
 8002104:	0001      	movs	r1, r0
 8002106:	0002      	movs	r2, r0
 8002108:	390b      	subs	r1, #11
 800210a:	231d      	movs	r3, #29
 800210c:	0010      	movs	r0, r2
 800210e:	1a5b      	subs	r3, r3, r1
 8002110:	0031      	movs	r1, r6
 8002112:	0035      	movs	r5, r6
 8002114:	3808      	subs	r0, #8
 8002116:	4084      	lsls	r4, r0
 8002118:	40d9      	lsrs	r1, r3
 800211a:	4085      	lsls	r5, r0
 800211c:	430c      	orrs	r4, r1
 800211e:	489e      	ldr	r0, [pc, #632]	; (8002398 <__aeabi_dmul+0x3a4>)
 8002120:	1a83      	subs	r3, r0, r2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	2300      	movs	r3, #0
 8002126:	4699      	mov	r9, r3
 8002128:	469b      	mov	fp, r3
 800212a:	e786      	b.n	800203a <__aeabi_dmul+0x46>
 800212c:	0005      	movs	r5, r0
 800212e:	4325      	orrs	r5, r4
 8002130:	d000      	beq.n	8002134 <__aeabi_dmul+0x140>
 8002132:	e11c      	b.n	800236e <__aeabi_dmul+0x37a>
 8002134:	2208      	movs	r2, #8
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	2302      	movs	r3, #2
 800213a:	2400      	movs	r4, #0
 800213c:	4691      	mov	r9, r2
 800213e:	469b      	mov	fp, r3
 8002140:	e77b      	b.n	800203a <__aeabi_dmul+0x46>
 8002142:	4652      	mov	r2, sl
 8002144:	4332      	orrs	r2, r6
 8002146:	d100      	bne.n	800214a <__aeabi_dmul+0x156>
 8002148:	e10a      	b.n	8002360 <__aeabi_dmul+0x36c>
 800214a:	2e00      	cmp	r6, #0
 800214c:	d100      	bne.n	8002150 <__aeabi_dmul+0x15c>
 800214e:	e176      	b.n	800243e <__aeabi_dmul+0x44a>
 8002150:	0030      	movs	r0, r6
 8002152:	f000 fe1d 	bl	8002d90 <__clzsi2>
 8002156:	0002      	movs	r2, r0
 8002158:	3a0b      	subs	r2, #11
 800215a:	231d      	movs	r3, #29
 800215c:	0001      	movs	r1, r0
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	4652      	mov	r2, sl
 8002162:	3908      	subs	r1, #8
 8002164:	40da      	lsrs	r2, r3
 8002166:	408e      	lsls	r6, r1
 8002168:	4316      	orrs	r6, r2
 800216a:	4652      	mov	r2, sl
 800216c:	408a      	lsls	r2, r1
 800216e:	9b00      	ldr	r3, [sp, #0]
 8002170:	4989      	ldr	r1, [pc, #548]	; (8002398 <__aeabi_dmul+0x3a4>)
 8002172:	1a18      	subs	r0, r3, r0
 8002174:	0003      	movs	r3, r0
 8002176:	468c      	mov	ip, r1
 8002178:	4463      	add	r3, ip
 800217a:	2000      	movs	r0, #0
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	e77a      	b.n	8002076 <__aeabi_dmul+0x82>
 8002180:	2400      	movs	r4, #0
 8002182:	2500      	movs	r5, #0
 8002184:	4a81      	ldr	r2, [pc, #516]	; (800238c <__aeabi_dmul+0x398>)
 8002186:	e7a5      	b.n	80020d4 <__aeabi_dmul+0xe0>
 8002188:	0c2f      	lsrs	r7, r5, #16
 800218a:	042d      	lsls	r5, r5, #16
 800218c:	0c2d      	lsrs	r5, r5, #16
 800218e:	002b      	movs	r3, r5
 8002190:	0c11      	lsrs	r1, r2, #16
 8002192:	0412      	lsls	r2, r2, #16
 8002194:	0c12      	lsrs	r2, r2, #16
 8002196:	4353      	muls	r3, r2
 8002198:	4698      	mov	r8, r3
 800219a:	0013      	movs	r3, r2
 800219c:	0028      	movs	r0, r5
 800219e:	437b      	muls	r3, r7
 80021a0:	4699      	mov	r9, r3
 80021a2:	4348      	muls	r0, r1
 80021a4:	4448      	add	r0, r9
 80021a6:	4683      	mov	fp, r0
 80021a8:	4640      	mov	r0, r8
 80021aa:	000b      	movs	r3, r1
 80021ac:	0c00      	lsrs	r0, r0, #16
 80021ae:	4682      	mov	sl, r0
 80021b0:	4658      	mov	r0, fp
 80021b2:	437b      	muls	r3, r7
 80021b4:	4450      	add	r0, sl
 80021b6:	9302      	str	r3, [sp, #8]
 80021b8:	4581      	cmp	r9, r0
 80021ba:	d906      	bls.n	80021ca <__aeabi_dmul+0x1d6>
 80021bc:	469a      	mov	sl, r3
 80021be:	2380      	movs	r3, #128	; 0x80
 80021c0:	025b      	lsls	r3, r3, #9
 80021c2:	4699      	mov	r9, r3
 80021c4:	44ca      	add	sl, r9
 80021c6:	4653      	mov	r3, sl
 80021c8:	9302      	str	r3, [sp, #8]
 80021ca:	0c03      	lsrs	r3, r0, #16
 80021cc:	469b      	mov	fp, r3
 80021ce:	4643      	mov	r3, r8
 80021d0:	041b      	lsls	r3, r3, #16
 80021d2:	0400      	lsls	r0, r0, #16
 80021d4:	0c1b      	lsrs	r3, r3, #16
 80021d6:	4698      	mov	r8, r3
 80021d8:	0003      	movs	r3, r0
 80021da:	4443      	add	r3, r8
 80021dc:	9304      	str	r3, [sp, #16]
 80021de:	0c33      	lsrs	r3, r6, #16
 80021e0:	4699      	mov	r9, r3
 80021e2:	002b      	movs	r3, r5
 80021e4:	0436      	lsls	r6, r6, #16
 80021e6:	0c36      	lsrs	r6, r6, #16
 80021e8:	4373      	muls	r3, r6
 80021ea:	4698      	mov	r8, r3
 80021ec:	0033      	movs	r3, r6
 80021ee:	437b      	muls	r3, r7
 80021f0:	469a      	mov	sl, r3
 80021f2:	464b      	mov	r3, r9
 80021f4:	435d      	muls	r5, r3
 80021f6:	435f      	muls	r7, r3
 80021f8:	4643      	mov	r3, r8
 80021fa:	4455      	add	r5, sl
 80021fc:	0c18      	lsrs	r0, r3, #16
 80021fe:	1940      	adds	r0, r0, r5
 8002200:	4582      	cmp	sl, r0
 8002202:	d903      	bls.n	800220c <__aeabi_dmul+0x218>
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	025b      	lsls	r3, r3, #9
 8002208:	469a      	mov	sl, r3
 800220a:	4457      	add	r7, sl
 800220c:	0c05      	lsrs	r5, r0, #16
 800220e:	19eb      	adds	r3, r5, r7
 8002210:	9305      	str	r3, [sp, #20]
 8002212:	4643      	mov	r3, r8
 8002214:	041d      	lsls	r5, r3, #16
 8002216:	0c2d      	lsrs	r5, r5, #16
 8002218:	0400      	lsls	r0, r0, #16
 800221a:	1940      	adds	r0, r0, r5
 800221c:	0c25      	lsrs	r5, r4, #16
 800221e:	0424      	lsls	r4, r4, #16
 8002220:	0c24      	lsrs	r4, r4, #16
 8002222:	0027      	movs	r7, r4
 8002224:	4357      	muls	r7, r2
 8002226:	436a      	muls	r2, r5
 8002228:	4690      	mov	r8, r2
 800222a:	002a      	movs	r2, r5
 800222c:	0c3b      	lsrs	r3, r7, #16
 800222e:	469a      	mov	sl, r3
 8002230:	434a      	muls	r2, r1
 8002232:	4361      	muls	r1, r4
 8002234:	4441      	add	r1, r8
 8002236:	4451      	add	r1, sl
 8002238:	4483      	add	fp, r0
 800223a:	4588      	cmp	r8, r1
 800223c:	d903      	bls.n	8002246 <__aeabi_dmul+0x252>
 800223e:	2380      	movs	r3, #128	; 0x80
 8002240:	025b      	lsls	r3, r3, #9
 8002242:	4698      	mov	r8, r3
 8002244:	4442      	add	r2, r8
 8002246:	043f      	lsls	r7, r7, #16
 8002248:	0c0b      	lsrs	r3, r1, #16
 800224a:	0c3f      	lsrs	r7, r7, #16
 800224c:	0409      	lsls	r1, r1, #16
 800224e:	19c9      	adds	r1, r1, r7
 8002250:	0027      	movs	r7, r4
 8002252:	4698      	mov	r8, r3
 8002254:	464b      	mov	r3, r9
 8002256:	4377      	muls	r7, r6
 8002258:	435c      	muls	r4, r3
 800225a:	436e      	muls	r6, r5
 800225c:	435d      	muls	r5, r3
 800225e:	0c3b      	lsrs	r3, r7, #16
 8002260:	4699      	mov	r9, r3
 8002262:	19a4      	adds	r4, r4, r6
 8002264:	444c      	add	r4, r9
 8002266:	4442      	add	r2, r8
 8002268:	9503      	str	r5, [sp, #12]
 800226a:	42a6      	cmp	r6, r4
 800226c:	d904      	bls.n	8002278 <__aeabi_dmul+0x284>
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	025b      	lsls	r3, r3, #9
 8002272:	4698      	mov	r8, r3
 8002274:	4445      	add	r5, r8
 8002276:	9503      	str	r5, [sp, #12]
 8002278:	9b02      	ldr	r3, [sp, #8]
 800227a:	043f      	lsls	r7, r7, #16
 800227c:	445b      	add	r3, fp
 800227e:	001e      	movs	r6, r3
 8002280:	4283      	cmp	r3, r0
 8002282:	4180      	sbcs	r0, r0
 8002284:	0423      	lsls	r3, r4, #16
 8002286:	4698      	mov	r8, r3
 8002288:	9b05      	ldr	r3, [sp, #20]
 800228a:	0c3f      	lsrs	r7, r7, #16
 800228c:	4447      	add	r7, r8
 800228e:	4698      	mov	r8, r3
 8002290:	1876      	adds	r6, r6, r1
 8002292:	428e      	cmp	r6, r1
 8002294:	4189      	sbcs	r1, r1
 8002296:	4447      	add	r7, r8
 8002298:	4240      	negs	r0, r0
 800229a:	183d      	adds	r5, r7, r0
 800229c:	46a8      	mov	r8, r5
 800229e:	4693      	mov	fp, r2
 80022a0:	4249      	negs	r1, r1
 80022a2:	468a      	mov	sl, r1
 80022a4:	44c3      	add	fp, r8
 80022a6:	429f      	cmp	r7, r3
 80022a8:	41bf      	sbcs	r7, r7
 80022aa:	4580      	cmp	r8, r0
 80022ac:	4180      	sbcs	r0, r0
 80022ae:	9b03      	ldr	r3, [sp, #12]
 80022b0:	44da      	add	sl, fp
 80022b2:	4698      	mov	r8, r3
 80022b4:	4653      	mov	r3, sl
 80022b6:	4240      	negs	r0, r0
 80022b8:	427f      	negs	r7, r7
 80022ba:	4307      	orrs	r7, r0
 80022bc:	0c24      	lsrs	r4, r4, #16
 80022be:	4593      	cmp	fp, r2
 80022c0:	4192      	sbcs	r2, r2
 80022c2:	458a      	cmp	sl, r1
 80022c4:	4189      	sbcs	r1, r1
 80022c6:	193f      	adds	r7, r7, r4
 80022c8:	0ddc      	lsrs	r4, r3, #23
 80022ca:	9b04      	ldr	r3, [sp, #16]
 80022cc:	0275      	lsls	r5, r6, #9
 80022ce:	431d      	orrs	r5, r3
 80022d0:	1e68      	subs	r0, r5, #1
 80022d2:	4185      	sbcs	r5, r0
 80022d4:	4653      	mov	r3, sl
 80022d6:	4252      	negs	r2, r2
 80022d8:	4249      	negs	r1, r1
 80022da:	430a      	orrs	r2, r1
 80022dc:	18bf      	adds	r7, r7, r2
 80022de:	4447      	add	r7, r8
 80022e0:	0df6      	lsrs	r6, r6, #23
 80022e2:	027f      	lsls	r7, r7, #9
 80022e4:	4335      	orrs	r5, r6
 80022e6:	025a      	lsls	r2, r3, #9
 80022e8:	433c      	orrs	r4, r7
 80022ea:	4315      	orrs	r5, r2
 80022ec:	01fb      	lsls	r3, r7, #7
 80022ee:	d400      	bmi.n	80022f2 <__aeabi_dmul+0x2fe>
 80022f0:	e0c1      	b.n	8002476 <__aeabi_dmul+0x482>
 80022f2:	2101      	movs	r1, #1
 80022f4:	086a      	lsrs	r2, r5, #1
 80022f6:	400d      	ands	r5, r1
 80022f8:	4315      	orrs	r5, r2
 80022fa:	07e2      	lsls	r2, r4, #31
 80022fc:	4315      	orrs	r5, r2
 80022fe:	0864      	lsrs	r4, r4, #1
 8002300:	4926      	ldr	r1, [pc, #152]	; (800239c <__aeabi_dmul+0x3a8>)
 8002302:	4461      	add	r1, ip
 8002304:	2900      	cmp	r1, #0
 8002306:	dd56      	ble.n	80023b6 <__aeabi_dmul+0x3c2>
 8002308:	076b      	lsls	r3, r5, #29
 800230a:	d009      	beq.n	8002320 <__aeabi_dmul+0x32c>
 800230c:	220f      	movs	r2, #15
 800230e:	402a      	ands	r2, r5
 8002310:	2a04      	cmp	r2, #4
 8002312:	d005      	beq.n	8002320 <__aeabi_dmul+0x32c>
 8002314:	1d2a      	adds	r2, r5, #4
 8002316:	42aa      	cmp	r2, r5
 8002318:	41ad      	sbcs	r5, r5
 800231a:	426d      	negs	r5, r5
 800231c:	1964      	adds	r4, r4, r5
 800231e:	0015      	movs	r5, r2
 8002320:	01e3      	lsls	r3, r4, #7
 8002322:	d504      	bpl.n	800232e <__aeabi_dmul+0x33a>
 8002324:	2180      	movs	r1, #128	; 0x80
 8002326:	4a1e      	ldr	r2, [pc, #120]	; (80023a0 <__aeabi_dmul+0x3ac>)
 8002328:	00c9      	lsls	r1, r1, #3
 800232a:	4014      	ands	r4, r2
 800232c:	4461      	add	r1, ip
 800232e:	4a1d      	ldr	r2, [pc, #116]	; (80023a4 <__aeabi_dmul+0x3b0>)
 8002330:	4291      	cmp	r1, r2
 8002332:	dd00      	ble.n	8002336 <__aeabi_dmul+0x342>
 8002334:	e724      	b.n	8002180 <__aeabi_dmul+0x18c>
 8002336:	0762      	lsls	r2, r4, #29
 8002338:	08ed      	lsrs	r5, r5, #3
 800233a:	0264      	lsls	r4, r4, #9
 800233c:	0549      	lsls	r1, r1, #21
 800233e:	4315      	orrs	r5, r2
 8002340:	0b24      	lsrs	r4, r4, #12
 8002342:	0d4a      	lsrs	r2, r1, #21
 8002344:	e6c6      	b.n	80020d4 <__aeabi_dmul+0xe0>
 8002346:	9701      	str	r7, [sp, #4]
 8002348:	e6b8      	b.n	80020bc <__aeabi_dmul+0xc8>
 800234a:	4a10      	ldr	r2, [pc, #64]	; (800238c <__aeabi_dmul+0x398>)
 800234c:	2003      	movs	r0, #3
 800234e:	4694      	mov	ip, r2
 8002350:	4463      	add	r3, ip
 8002352:	464a      	mov	r2, r9
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2303      	movs	r3, #3
 8002358:	431a      	orrs	r2, r3
 800235a:	4691      	mov	r9, r2
 800235c:	4652      	mov	r2, sl
 800235e:	e68a      	b.n	8002076 <__aeabi_dmul+0x82>
 8002360:	4649      	mov	r1, r9
 8002362:	2301      	movs	r3, #1
 8002364:	4319      	orrs	r1, r3
 8002366:	4689      	mov	r9, r1
 8002368:	2600      	movs	r6, #0
 800236a:	2001      	movs	r0, #1
 800236c:	e683      	b.n	8002076 <__aeabi_dmul+0x82>
 800236e:	220c      	movs	r2, #12
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2303      	movs	r3, #3
 8002374:	0005      	movs	r5, r0
 8002376:	4691      	mov	r9, r2
 8002378:	469b      	mov	fp, r3
 800237a:	e65e      	b.n	800203a <__aeabi_dmul+0x46>
 800237c:	2304      	movs	r3, #4
 800237e:	4699      	mov	r9, r3
 8002380:	2300      	movs	r3, #0
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	3301      	adds	r3, #1
 8002386:	2400      	movs	r4, #0
 8002388:	469b      	mov	fp, r3
 800238a:	e656      	b.n	800203a <__aeabi_dmul+0x46>
 800238c:	000007ff 	.word	0x000007ff
 8002390:	fffffc01 	.word	0xfffffc01
 8002394:	08006dfc 	.word	0x08006dfc
 8002398:	fffffc0d 	.word	0xfffffc0d
 800239c:	000003ff 	.word	0x000003ff
 80023a0:	feffffff 	.word	0xfeffffff
 80023a4:	000007fe 	.word	0x000007fe
 80023a8:	2300      	movs	r3, #0
 80023aa:	2480      	movs	r4, #128	; 0x80
 80023ac:	2500      	movs	r5, #0
 80023ae:	4a44      	ldr	r2, [pc, #272]	; (80024c0 <__aeabi_dmul+0x4cc>)
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	0324      	lsls	r4, r4, #12
 80023b4:	e68e      	b.n	80020d4 <__aeabi_dmul+0xe0>
 80023b6:	2001      	movs	r0, #1
 80023b8:	1a40      	subs	r0, r0, r1
 80023ba:	2838      	cmp	r0, #56	; 0x38
 80023bc:	dd00      	ble.n	80023c0 <__aeabi_dmul+0x3cc>
 80023be:	e686      	b.n	80020ce <__aeabi_dmul+0xda>
 80023c0:	281f      	cmp	r0, #31
 80023c2:	dd5b      	ble.n	800247c <__aeabi_dmul+0x488>
 80023c4:	221f      	movs	r2, #31
 80023c6:	0023      	movs	r3, r4
 80023c8:	4252      	negs	r2, r2
 80023ca:	1a51      	subs	r1, r2, r1
 80023cc:	40cb      	lsrs	r3, r1
 80023ce:	0019      	movs	r1, r3
 80023d0:	2820      	cmp	r0, #32
 80023d2:	d003      	beq.n	80023dc <__aeabi_dmul+0x3e8>
 80023d4:	4a3b      	ldr	r2, [pc, #236]	; (80024c4 <__aeabi_dmul+0x4d0>)
 80023d6:	4462      	add	r2, ip
 80023d8:	4094      	lsls	r4, r2
 80023da:	4325      	orrs	r5, r4
 80023dc:	1e6a      	subs	r2, r5, #1
 80023de:	4195      	sbcs	r5, r2
 80023e0:	002a      	movs	r2, r5
 80023e2:	430a      	orrs	r2, r1
 80023e4:	2107      	movs	r1, #7
 80023e6:	000d      	movs	r5, r1
 80023e8:	2400      	movs	r4, #0
 80023ea:	4015      	ands	r5, r2
 80023ec:	4211      	tst	r1, r2
 80023ee:	d05b      	beq.n	80024a8 <__aeabi_dmul+0x4b4>
 80023f0:	210f      	movs	r1, #15
 80023f2:	2400      	movs	r4, #0
 80023f4:	4011      	ands	r1, r2
 80023f6:	2904      	cmp	r1, #4
 80023f8:	d053      	beq.n	80024a2 <__aeabi_dmul+0x4ae>
 80023fa:	1d11      	adds	r1, r2, #4
 80023fc:	4291      	cmp	r1, r2
 80023fe:	4192      	sbcs	r2, r2
 8002400:	4252      	negs	r2, r2
 8002402:	18a4      	adds	r4, r4, r2
 8002404:	000a      	movs	r2, r1
 8002406:	0223      	lsls	r3, r4, #8
 8002408:	d54b      	bpl.n	80024a2 <__aeabi_dmul+0x4ae>
 800240a:	2201      	movs	r2, #1
 800240c:	2400      	movs	r4, #0
 800240e:	2500      	movs	r5, #0
 8002410:	e660      	b.n	80020d4 <__aeabi_dmul+0xe0>
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	031b      	lsls	r3, r3, #12
 8002416:	421c      	tst	r4, r3
 8002418:	d009      	beq.n	800242e <__aeabi_dmul+0x43a>
 800241a:	421e      	tst	r6, r3
 800241c:	d107      	bne.n	800242e <__aeabi_dmul+0x43a>
 800241e:	4333      	orrs	r3, r6
 8002420:	031c      	lsls	r4, r3, #12
 8002422:	4643      	mov	r3, r8
 8002424:	0015      	movs	r5, r2
 8002426:	0b24      	lsrs	r4, r4, #12
 8002428:	4a25      	ldr	r2, [pc, #148]	; (80024c0 <__aeabi_dmul+0x4cc>)
 800242a:	9301      	str	r3, [sp, #4]
 800242c:	e652      	b.n	80020d4 <__aeabi_dmul+0xe0>
 800242e:	2280      	movs	r2, #128	; 0x80
 8002430:	0312      	lsls	r2, r2, #12
 8002432:	4314      	orrs	r4, r2
 8002434:	0324      	lsls	r4, r4, #12
 8002436:	4a22      	ldr	r2, [pc, #136]	; (80024c0 <__aeabi_dmul+0x4cc>)
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	9701      	str	r7, [sp, #4]
 800243c:	e64a      	b.n	80020d4 <__aeabi_dmul+0xe0>
 800243e:	f000 fca7 	bl	8002d90 <__clzsi2>
 8002442:	0003      	movs	r3, r0
 8002444:	001a      	movs	r2, r3
 8002446:	3215      	adds	r2, #21
 8002448:	3020      	adds	r0, #32
 800244a:	2a1c      	cmp	r2, #28
 800244c:	dc00      	bgt.n	8002450 <__aeabi_dmul+0x45c>
 800244e:	e684      	b.n	800215a <__aeabi_dmul+0x166>
 8002450:	4656      	mov	r6, sl
 8002452:	3b08      	subs	r3, #8
 8002454:	2200      	movs	r2, #0
 8002456:	409e      	lsls	r6, r3
 8002458:	e689      	b.n	800216e <__aeabi_dmul+0x17a>
 800245a:	f000 fc99 	bl	8002d90 <__clzsi2>
 800245e:	0001      	movs	r1, r0
 8002460:	0002      	movs	r2, r0
 8002462:	3115      	adds	r1, #21
 8002464:	3220      	adds	r2, #32
 8002466:	291c      	cmp	r1, #28
 8002468:	dc00      	bgt.n	800246c <__aeabi_dmul+0x478>
 800246a:	e64e      	b.n	800210a <__aeabi_dmul+0x116>
 800246c:	0034      	movs	r4, r6
 800246e:	3808      	subs	r0, #8
 8002470:	2500      	movs	r5, #0
 8002472:	4084      	lsls	r4, r0
 8002474:	e653      	b.n	800211e <__aeabi_dmul+0x12a>
 8002476:	9b00      	ldr	r3, [sp, #0]
 8002478:	469c      	mov	ip, r3
 800247a:	e741      	b.n	8002300 <__aeabi_dmul+0x30c>
 800247c:	4912      	ldr	r1, [pc, #72]	; (80024c8 <__aeabi_dmul+0x4d4>)
 800247e:	0022      	movs	r2, r4
 8002480:	4461      	add	r1, ip
 8002482:	002e      	movs	r6, r5
 8002484:	408d      	lsls	r5, r1
 8002486:	408a      	lsls	r2, r1
 8002488:	40c6      	lsrs	r6, r0
 800248a:	1e69      	subs	r1, r5, #1
 800248c:	418d      	sbcs	r5, r1
 800248e:	4332      	orrs	r2, r6
 8002490:	432a      	orrs	r2, r5
 8002492:	40c4      	lsrs	r4, r0
 8002494:	0753      	lsls	r3, r2, #29
 8002496:	d0b6      	beq.n	8002406 <__aeabi_dmul+0x412>
 8002498:	210f      	movs	r1, #15
 800249a:	4011      	ands	r1, r2
 800249c:	2904      	cmp	r1, #4
 800249e:	d1ac      	bne.n	80023fa <__aeabi_dmul+0x406>
 80024a0:	e7b1      	b.n	8002406 <__aeabi_dmul+0x412>
 80024a2:	0765      	lsls	r5, r4, #29
 80024a4:	0264      	lsls	r4, r4, #9
 80024a6:	0b24      	lsrs	r4, r4, #12
 80024a8:	08d2      	lsrs	r2, r2, #3
 80024aa:	4315      	orrs	r5, r2
 80024ac:	2200      	movs	r2, #0
 80024ae:	e611      	b.n	80020d4 <__aeabi_dmul+0xe0>
 80024b0:	2280      	movs	r2, #128	; 0x80
 80024b2:	0312      	lsls	r2, r2, #12
 80024b4:	4314      	orrs	r4, r2
 80024b6:	0324      	lsls	r4, r4, #12
 80024b8:	4a01      	ldr	r2, [pc, #4]	; (80024c0 <__aeabi_dmul+0x4cc>)
 80024ba:	0b24      	lsrs	r4, r4, #12
 80024bc:	e60a      	b.n	80020d4 <__aeabi_dmul+0xe0>
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	000007ff 	.word	0x000007ff
 80024c4:	0000043e 	.word	0x0000043e
 80024c8:	0000041e 	.word	0x0000041e

080024cc <__aeabi_dsub>:
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	4657      	mov	r7, sl
 80024d0:	464e      	mov	r6, r9
 80024d2:	4645      	mov	r5, r8
 80024d4:	46de      	mov	lr, fp
 80024d6:	0004      	movs	r4, r0
 80024d8:	b5e0      	push	{r5, r6, r7, lr}
 80024da:	001f      	movs	r7, r3
 80024dc:	0010      	movs	r0, r2
 80024de:	030b      	lsls	r3, r1, #12
 80024e0:	0f62      	lsrs	r2, r4, #29
 80024e2:	004e      	lsls	r6, r1, #1
 80024e4:	0fcd      	lsrs	r5, r1, #31
 80024e6:	0a5b      	lsrs	r3, r3, #9
 80024e8:	0339      	lsls	r1, r7, #12
 80024ea:	4313      	orrs	r3, r2
 80024ec:	0a49      	lsrs	r1, r1, #9
 80024ee:	00e2      	lsls	r2, r4, #3
 80024f0:	0f44      	lsrs	r4, r0, #29
 80024f2:	4321      	orrs	r1, r4
 80024f4:	4cc2      	ldr	r4, [pc, #776]	; (8002800 <__aeabi_dsub+0x334>)
 80024f6:	4691      	mov	r9, r2
 80024f8:	4692      	mov	sl, r2
 80024fa:	00c0      	lsls	r0, r0, #3
 80024fc:	007a      	lsls	r2, r7, #1
 80024fe:	4680      	mov	r8, r0
 8002500:	0d76      	lsrs	r6, r6, #21
 8002502:	0d52      	lsrs	r2, r2, #21
 8002504:	0fff      	lsrs	r7, r7, #31
 8002506:	42a2      	cmp	r2, r4
 8002508:	d100      	bne.n	800250c <__aeabi_dsub+0x40>
 800250a:	e0b4      	b.n	8002676 <__aeabi_dsub+0x1aa>
 800250c:	2401      	movs	r4, #1
 800250e:	4067      	eors	r7, r4
 8002510:	46bb      	mov	fp, r7
 8002512:	42bd      	cmp	r5, r7
 8002514:	d100      	bne.n	8002518 <__aeabi_dsub+0x4c>
 8002516:	e088      	b.n	800262a <__aeabi_dsub+0x15e>
 8002518:	1ab4      	subs	r4, r6, r2
 800251a:	46a4      	mov	ip, r4
 800251c:	2c00      	cmp	r4, #0
 800251e:	dc00      	bgt.n	8002522 <__aeabi_dsub+0x56>
 8002520:	e0b2      	b.n	8002688 <__aeabi_dsub+0x1bc>
 8002522:	2a00      	cmp	r2, #0
 8002524:	d100      	bne.n	8002528 <__aeabi_dsub+0x5c>
 8002526:	e0c5      	b.n	80026b4 <__aeabi_dsub+0x1e8>
 8002528:	4ab5      	ldr	r2, [pc, #724]	; (8002800 <__aeabi_dsub+0x334>)
 800252a:	4296      	cmp	r6, r2
 800252c:	d100      	bne.n	8002530 <__aeabi_dsub+0x64>
 800252e:	e28b      	b.n	8002a48 <__aeabi_dsub+0x57c>
 8002530:	2280      	movs	r2, #128	; 0x80
 8002532:	0412      	lsls	r2, r2, #16
 8002534:	4311      	orrs	r1, r2
 8002536:	4662      	mov	r2, ip
 8002538:	2a38      	cmp	r2, #56	; 0x38
 800253a:	dd00      	ble.n	800253e <__aeabi_dsub+0x72>
 800253c:	e1a1      	b.n	8002882 <__aeabi_dsub+0x3b6>
 800253e:	2a1f      	cmp	r2, #31
 8002540:	dd00      	ble.n	8002544 <__aeabi_dsub+0x78>
 8002542:	e216      	b.n	8002972 <__aeabi_dsub+0x4a6>
 8002544:	2720      	movs	r7, #32
 8002546:	000c      	movs	r4, r1
 8002548:	1abf      	subs	r7, r7, r2
 800254a:	40bc      	lsls	r4, r7
 800254c:	0002      	movs	r2, r0
 800254e:	46a0      	mov	r8, r4
 8002550:	4664      	mov	r4, ip
 8002552:	40b8      	lsls	r0, r7
 8002554:	40e2      	lsrs	r2, r4
 8002556:	4644      	mov	r4, r8
 8002558:	4314      	orrs	r4, r2
 800255a:	0002      	movs	r2, r0
 800255c:	1e50      	subs	r0, r2, #1
 800255e:	4182      	sbcs	r2, r0
 8002560:	4660      	mov	r0, ip
 8002562:	40c1      	lsrs	r1, r0
 8002564:	4322      	orrs	r2, r4
 8002566:	1a5b      	subs	r3, r3, r1
 8002568:	4649      	mov	r1, r9
 800256a:	1a8c      	subs	r4, r1, r2
 800256c:	45a1      	cmp	r9, r4
 800256e:	4192      	sbcs	r2, r2
 8002570:	4252      	negs	r2, r2
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	4698      	mov	r8, r3
 8002576:	4643      	mov	r3, r8
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	d400      	bmi.n	800257e <__aeabi_dsub+0xb2>
 800257c:	e117      	b.n	80027ae <__aeabi_dsub+0x2e2>
 800257e:	4643      	mov	r3, r8
 8002580:	025b      	lsls	r3, r3, #9
 8002582:	0a5b      	lsrs	r3, r3, #9
 8002584:	4698      	mov	r8, r3
 8002586:	4643      	mov	r3, r8
 8002588:	2b00      	cmp	r3, #0
 800258a:	d100      	bne.n	800258e <__aeabi_dsub+0xc2>
 800258c:	e16c      	b.n	8002868 <__aeabi_dsub+0x39c>
 800258e:	4640      	mov	r0, r8
 8002590:	f000 fbfe 	bl	8002d90 <__clzsi2>
 8002594:	0002      	movs	r2, r0
 8002596:	3a08      	subs	r2, #8
 8002598:	2120      	movs	r1, #32
 800259a:	0020      	movs	r0, r4
 800259c:	4643      	mov	r3, r8
 800259e:	1a89      	subs	r1, r1, r2
 80025a0:	4093      	lsls	r3, r2
 80025a2:	40c8      	lsrs	r0, r1
 80025a4:	4094      	lsls	r4, r2
 80025a6:	4303      	orrs	r3, r0
 80025a8:	4296      	cmp	r6, r2
 80025aa:	dd00      	ble.n	80025ae <__aeabi_dsub+0xe2>
 80025ac:	e157      	b.n	800285e <__aeabi_dsub+0x392>
 80025ae:	1b96      	subs	r6, r2, r6
 80025b0:	1c71      	adds	r1, r6, #1
 80025b2:	291f      	cmp	r1, #31
 80025b4:	dd00      	ble.n	80025b8 <__aeabi_dsub+0xec>
 80025b6:	e1cb      	b.n	8002950 <__aeabi_dsub+0x484>
 80025b8:	2220      	movs	r2, #32
 80025ba:	0018      	movs	r0, r3
 80025bc:	0026      	movs	r6, r4
 80025be:	1a52      	subs	r2, r2, r1
 80025c0:	4094      	lsls	r4, r2
 80025c2:	4090      	lsls	r0, r2
 80025c4:	40ce      	lsrs	r6, r1
 80025c6:	40cb      	lsrs	r3, r1
 80025c8:	1e62      	subs	r2, r4, #1
 80025ca:	4194      	sbcs	r4, r2
 80025cc:	4330      	orrs	r0, r6
 80025ce:	4698      	mov	r8, r3
 80025d0:	2600      	movs	r6, #0
 80025d2:	4304      	orrs	r4, r0
 80025d4:	0763      	lsls	r3, r4, #29
 80025d6:	d009      	beq.n	80025ec <__aeabi_dsub+0x120>
 80025d8:	230f      	movs	r3, #15
 80025da:	4023      	ands	r3, r4
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d005      	beq.n	80025ec <__aeabi_dsub+0x120>
 80025e0:	1d23      	adds	r3, r4, #4
 80025e2:	42a3      	cmp	r3, r4
 80025e4:	41a4      	sbcs	r4, r4
 80025e6:	4264      	negs	r4, r4
 80025e8:	44a0      	add	r8, r4
 80025ea:	001c      	movs	r4, r3
 80025ec:	4643      	mov	r3, r8
 80025ee:	021b      	lsls	r3, r3, #8
 80025f0:	d400      	bmi.n	80025f4 <__aeabi_dsub+0x128>
 80025f2:	e0df      	b.n	80027b4 <__aeabi_dsub+0x2e8>
 80025f4:	4b82      	ldr	r3, [pc, #520]	; (8002800 <__aeabi_dsub+0x334>)
 80025f6:	3601      	adds	r6, #1
 80025f8:	429e      	cmp	r6, r3
 80025fa:	d100      	bne.n	80025fe <__aeabi_dsub+0x132>
 80025fc:	e0fb      	b.n	80027f6 <__aeabi_dsub+0x32a>
 80025fe:	4642      	mov	r2, r8
 8002600:	4b80      	ldr	r3, [pc, #512]	; (8002804 <__aeabi_dsub+0x338>)
 8002602:	08e4      	lsrs	r4, r4, #3
 8002604:	401a      	ands	r2, r3
 8002606:	0013      	movs	r3, r2
 8002608:	0571      	lsls	r1, r6, #21
 800260a:	0752      	lsls	r2, r2, #29
 800260c:	025b      	lsls	r3, r3, #9
 800260e:	4322      	orrs	r2, r4
 8002610:	0b1b      	lsrs	r3, r3, #12
 8002612:	0d49      	lsrs	r1, r1, #21
 8002614:	0509      	lsls	r1, r1, #20
 8002616:	07ed      	lsls	r5, r5, #31
 8002618:	4319      	orrs	r1, r3
 800261a:	4329      	orrs	r1, r5
 800261c:	0010      	movs	r0, r2
 800261e:	bcf0      	pop	{r4, r5, r6, r7}
 8002620:	46bb      	mov	fp, r7
 8002622:	46b2      	mov	sl, r6
 8002624:	46a9      	mov	r9, r5
 8002626:	46a0      	mov	r8, r4
 8002628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800262a:	1ab4      	subs	r4, r6, r2
 800262c:	46a4      	mov	ip, r4
 800262e:	2c00      	cmp	r4, #0
 8002630:	dd58      	ble.n	80026e4 <__aeabi_dsub+0x218>
 8002632:	2a00      	cmp	r2, #0
 8002634:	d100      	bne.n	8002638 <__aeabi_dsub+0x16c>
 8002636:	e09e      	b.n	8002776 <__aeabi_dsub+0x2aa>
 8002638:	4a71      	ldr	r2, [pc, #452]	; (8002800 <__aeabi_dsub+0x334>)
 800263a:	4296      	cmp	r6, r2
 800263c:	d100      	bne.n	8002640 <__aeabi_dsub+0x174>
 800263e:	e13b      	b.n	80028b8 <__aeabi_dsub+0x3ec>
 8002640:	2280      	movs	r2, #128	; 0x80
 8002642:	0412      	lsls	r2, r2, #16
 8002644:	4311      	orrs	r1, r2
 8002646:	4662      	mov	r2, ip
 8002648:	2a38      	cmp	r2, #56	; 0x38
 800264a:	dd00      	ble.n	800264e <__aeabi_dsub+0x182>
 800264c:	e0c1      	b.n	80027d2 <__aeabi_dsub+0x306>
 800264e:	2a1f      	cmp	r2, #31
 8002650:	dc00      	bgt.n	8002654 <__aeabi_dsub+0x188>
 8002652:	e1bb      	b.n	80029cc <__aeabi_dsub+0x500>
 8002654:	000c      	movs	r4, r1
 8002656:	3a20      	subs	r2, #32
 8002658:	40d4      	lsrs	r4, r2
 800265a:	0022      	movs	r2, r4
 800265c:	4664      	mov	r4, ip
 800265e:	2c20      	cmp	r4, #32
 8002660:	d004      	beq.n	800266c <__aeabi_dsub+0x1a0>
 8002662:	2740      	movs	r7, #64	; 0x40
 8002664:	1b3f      	subs	r7, r7, r4
 8002666:	40b9      	lsls	r1, r7
 8002668:	4308      	orrs	r0, r1
 800266a:	4680      	mov	r8, r0
 800266c:	4644      	mov	r4, r8
 800266e:	1e61      	subs	r1, r4, #1
 8002670:	418c      	sbcs	r4, r1
 8002672:	4314      	orrs	r4, r2
 8002674:	e0b1      	b.n	80027da <__aeabi_dsub+0x30e>
 8002676:	000c      	movs	r4, r1
 8002678:	4304      	orrs	r4, r0
 800267a:	d02a      	beq.n	80026d2 <__aeabi_dsub+0x206>
 800267c:	46bb      	mov	fp, r7
 800267e:	42bd      	cmp	r5, r7
 8002680:	d02d      	beq.n	80026de <__aeabi_dsub+0x212>
 8002682:	4c61      	ldr	r4, [pc, #388]	; (8002808 <__aeabi_dsub+0x33c>)
 8002684:	46a4      	mov	ip, r4
 8002686:	44b4      	add	ip, r6
 8002688:	4664      	mov	r4, ip
 800268a:	2c00      	cmp	r4, #0
 800268c:	d05c      	beq.n	8002748 <__aeabi_dsub+0x27c>
 800268e:	1b94      	subs	r4, r2, r6
 8002690:	46a4      	mov	ip, r4
 8002692:	2e00      	cmp	r6, #0
 8002694:	d000      	beq.n	8002698 <__aeabi_dsub+0x1cc>
 8002696:	e115      	b.n	80028c4 <__aeabi_dsub+0x3f8>
 8002698:	464d      	mov	r5, r9
 800269a:	431d      	orrs	r5, r3
 800269c:	d100      	bne.n	80026a0 <__aeabi_dsub+0x1d4>
 800269e:	e1c3      	b.n	8002a28 <__aeabi_dsub+0x55c>
 80026a0:	1e65      	subs	r5, r4, #1
 80026a2:	2c01      	cmp	r4, #1
 80026a4:	d100      	bne.n	80026a8 <__aeabi_dsub+0x1dc>
 80026a6:	e20c      	b.n	8002ac2 <__aeabi_dsub+0x5f6>
 80026a8:	4e55      	ldr	r6, [pc, #340]	; (8002800 <__aeabi_dsub+0x334>)
 80026aa:	42b4      	cmp	r4, r6
 80026ac:	d100      	bne.n	80026b0 <__aeabi_dsub+0x1e4>
 80026ae:	e1f8      	b.n	8002aa2 <__aeabi_dsub+0x5d6>
 80026b0:	46ac      	mov	ip, r5
 80026b2:	e10e      	b.n	80028d2 <__aeabi_dsub+0x406>
 80026b4:	000a      	movs	r2, r1
 80026b6:	4302      	orrs	r2, r0
 80026b8:	d100      	bne.n	80026bc <__aeabi_dsub+0x1f0>
 80026ba:	e136      	b.n	800292a <__aeabi_dsub+0x45e>
 80026bc:	0022      	movs	r2, r4
 80026be:	3a01      	subs	r2, #1
 80026c0:	2c01      	cmp	r4, #1
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dsub+0x1fa>
 80026c4:	e1c6      	b.n	8002a54 <__aeabi_dsub+0x588>
 80026c6:	4c4e      	ldr	r4, [pc, #312]	; (8002800 <__aeabi_dsub+0x334>)
 80026c8:	45a4      	cmp	ip, r4
 80026ca:	d100      	bne.n	80026ce <__aeabi_dsub+0x202>
 80026cc:	e0f4      	b.n	80028b8 <__aeabi_dsub+0x3ec>
 80026ce:	4694      	mov	ip, r2
 80026d0:	e731      	b.n	8002536 <__aeabi_dsub+0x6a>
 80026d2:	2401      	movs	r4, #1
 80026d4:	4067      	eors	r7, r4
 80026d6:	46bb      	mov	fp, r7
 80026d8:	42bd      	cmp	r5, r7
 80026da:	d000      	beq.n	80026de <__aeabi_dsub+0x212>
 80026dc:	e71c      	b.n	8002518 <__aeabi_dsub+0x4c>
 80026de:	4c4a      	ldr	r4, [pc, #296]	; (8002808 <__aeabi_dsub+0x33c>)
 80026e0:	46a4      	mov	ip, r4
 80026e2:	44b4      	add	ip, r6
 80026e4:	4664      	mov	r4, ip
 80026e6:	2c00      	cmp	r4, #0
 80026e8:	d100      	bne.n	80026ec <__aeabi_dsub+0x220>
 80026ea:	e0cf      	b.n	800288c <__aeabi_dsub+0x3c0>
 80026ec:	1b94      	subs	r4, r2, r6
 80026ee:	46a4      	mov	ip, r4
 80026f0:	2e00      	cmp	r6, #0
 80026f2:	d100      	bne.n	80026f6 <__aeabi_dsub+0x22a>
 80026f4:	e15c      	b.n	80029b0 <__aeabi_dsub+0x4e4>
 80026f6:	4e42      	ldr	r6, [pc, #264]	; (8002800 <__aeabi_dsub+0x334>)
 80026f8:	42b2      	cmp	r2, r6
 80026fa:	d100      	bne.n	80026fe <__aeabi_dsub+0x232>
 80026fc:	e1ec      	b.n	8002ad8 <__aeabi_dsub+0x60c>
 80026fe:	2680      	movs	r6, #128	; 0x80
 8002700:	0436      	lsls	r6, r6, #16
 8002702:	4333      	orrs	r3, r6
 8002704:	4664      	mov	r4, ip
 8002706:	2c38      	cmp	r4, #56	; 0x38
 8002708:	dd00      	ble.n	800270c <__aeabi_dsub+0x240>
 800270a:	e1b3      	b.n	8002a74 <__aeabi_dsub+0x5a8>
 800270c:	2c1f      	cmp	r4, #31
 800270e:	dd00      	ble.n	8002712 <__aeabi_dsub+0x246>
 8002710:	e238      	b.n	8002b84 <__aeabi_dsub+0x6b8>
 8002712:	2620      	movs	r6, #32
 8002714:	1b36      	subs	r6, r6, r4
 8002716:	001c      	movs	r4, r3
 8002718:	40b4      	lsls	r4, r6
 800271a:	464f      	mov	r7, r9
 800271c:	46a0      	mov	r8, r4
 800271e:	4664      	mov	r4, ip
 8002720:	40e7      	lsrs	r7, r4
 8002722:	4644      	mov	r4, r8
 8002724:	433c      	orrs	r4, r7
 8002726:	464f      	mov	r7, r9
 8002728:	40b7      	lsls	r7, r6
 800272a:	003e      	movs	r6, r7
 800272c:	1e77      	subs	r7, r6, #1
 800272e:	41be      	sbcs	r6, r7
 8002730:	4334      	orrs	r4, r6
 8002732:	4666      	mov	r6, ip
 8002734:	40f3      	lsrs	r3, r6
 8002736:	18c9      	adds	r1, r1, r3
 8002738:	1824      	adds	r4, r4, r0
 800273a:	4284      	cmp	r4, r0
 800273c:	419b      	sbcs	r3, r3
 800273e:	425b      	negs	r3, r3
 8002740:	4698      	mov	r8, r3
 8002742:	0016      	movs	r6, r2
 8002744:	4488      	add	r8, r1
 8002746:	e04e      	b.n	80027e6 <__aeabi_dsub+0x31a>
 8002748:	4a30      	ldr	r2, [pc, #192]	; (800280c <__aeabi_dsub+0x340>)
 800274a:	1c74      	adds	r4, r6, #1
 800274c:	4214      	tst	r4, r2
 800274e:	d000      	beq.n	8002752 <__aeabi_dsub+0x286>
 8002750:	e0d6      	b.n	8002900 <__aeabi_dsub+0x434>
 8002752:	464a      	mov	r2, r9
 8002754:	431a      	orrs	r2, r3
 8002756:	2e00      	cmp	r6, #0
 8002758:	d000      	beq.n	800275c <__aeabi_dsub+0x290>
 800275a:	e15b      	b.n	8002a14 <__aeabi_dsub+0x548>
 800275c:	2a00      	cmp	r2, #0
 800275e:	d100      	bne.n	8002762 <__aeabi_dsub+0x296>
 8002760:	e1a5      	b.n	8002aae <__aeabi_dsub+0x5e2>
 8002762:	000a      	movs	r2, r1
 8002764:	4302      	orrs	r2, r0
 8002766:	d000      	beq.n	800276a <__aeabi_dsub+0x29e>
 8002768:	e1bb      	b.n	8002ae2 <__aeabi_dsub+0x616>
 800276a:	464a      	mov	r2, r9
 800276c:	0759      	lsls	r1, r3, #29
 800276e:	08d2      	lsrs	r2, r2, #3
 8002770:	430a      	orrs	r2, r1
 8002772:	08db      	lsrs	r3, r3, #3
 8002774:	e027      	b.n	80027c6 <__aeabi_dsub+0x2fa>
 8002776:	000a      	movs	r2, r1
 8002778:	4302      	orrs	r2, r0
 800277a:	d100      	bne.n	800277e <__aeabi_dsub+0x2b2>
 800277c:	e174      	b.n	8002a68 <__aeabi_dsub+0x59c>
 800277e:	0022      	movs	r2, r4
 8002780:	3a01      	subs	r2, #1
 8002782:	2c01      	cmp	r4, #1
 8002784:	d005      	beq.n	8002792 <__aeabi_dsub+0x2c6>
 8002786:	4c1e      	ldr	r4, [pc, #120]	; (8002800 <__aeabi_dsub+0x334>)
 8002788:	45a4      	cmp	ip, r4
 800278a:	d100      	bne.n	800278e <__aeabi_dsub+0x2c2>
 800278c:	e094      	b.n	80028b8 <__aeabi_dsub+0x3ec>
 800278e:	4694      	mov	ip, r2
 8002790:	e759      	b.n	8002646 <__aeabi_dsub+0x17a>
 8002792:	4448      	add	r0, r9
 8002794:	4548      	cmp	r0, r9
 8002796:	4192      	sbcs	r2, r2
 8002798:	185b      	adds	r3, r3, r1
 800279a:	4698      	mov	r8, r3
 800279c:	0004      	movs	r4, r0
 800279e:	4252      	negs	r2, r2
 80027a0:	4490      	add	r8, r2
 80027a2:	4643      	mov	r3, r8
 80027a4:	2602      	movs	r6, #2
 80027a6:	021b      	lsls	r3, r3, #8
 80027a8:	d500      	bpl.n	80027ac <__aeabi_dsub+0x2e0>
 80027aa:	e0c4      	b.n	8002936 <__aeabi_dsub+0x46a>
 80027ac:	3e01      	subs	r6, #1
 80027ae:	0763      	lsls	r3, r4, #29
 80027b0:	d000      	beq.n	80027b4 <__aeabi_dsub+0x2e8>
 80027b2:	e711      	b.n	80025d8 <__aeabi_dsub+0x10c>
 80027b4:	4643      	mov	r3, r8
 80027b6:	46b4      	mov	ip, r6
 80027b8:	0759      	lsls	r1, r3, #29
 80027ba:	08e2      	lsrs	r2, r4, #3
 80027bc:	430a      	orrs	r2, r1
 80027be:	08db      	lsrs	r3, r3, #3
 80027c0:	490f      	ldr	r1, [pc, #60]	; (8002800 <__aeabi_dsub+0x334>)
 80027c2:	458c      	cmp	ip, r1
 80027c4:	d040      	beq.n	8002848 <__aeabi_dsub+0x37c>
 80027c6:	4661      	mov	r1, ip
 80027c8:	031b      	lsls	r3, r3, #12
 80027ca:	0549      	lsls	r1, r1, #21
 80027cc:	0b1b      	lsrs	r3, r3, #12
 80027ce:	0d49      	lsrs	r1, r1, #21
 80027d0:	e720      	b.n	8002614 <__aeabi_dsub+0x148>
 80027d2:	4301      	orrs	r1, r0
 80027d4:	000c      	movs	r4, r1
 80027d6:	1e61      	subs	r1, r4, #1
 80027d8:	418c      	sbcs	r4, r1
 80027da:	444c      	add	r4, r9
 80027dc:	454c      	cmp	r4, r9
 80027de:	4192      	sbcs	r2, r2
 80027e0:	4252      	negs	r2, r2
 80027e2:	4690      	mov	r8, r2
 80027e4:	4498      	add	r8, r3
 80027e6:	4643      	mov	r3, r8
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	d5e0      	bpl.n	80027ae <__aeabi_dsub+0x2e2>
 80027ec:	4b04      	ldr	r3, [pc, #16]	; (8002800 <__aeabi_dsub+0x334>)
 80027ee:	3601      	adds	r6, #1
 80027f0:	429e      	cmp	r6, r3
 80027f2:	d000      	beq.n	80027f6 <__aeabi_dsub+0x32a>
 80027f4:	e09f      	b.n	8002936 <__aeabi_dsub+0x46a>
 80027f6:	0031      	movs	r1, r6
 80027f8:	2300      	movs	r3, #0
 80027fa:	2200      	movs	r2, #0
 80027fc:	e70a      	b.n	8002614 <__aeabi_dsub+0x148>
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	000007ff 	.word	0x000007ff
 8002804:	ff7fffff 	.word	0xff7fffff
 8002808:	fffff801 	.word	0xfffff801
 800280c:	000007fe 	.word	0x000007fe
 8002810:	2a00      	cmp	r2, #0
 8002812:	d100      	bne.n	8002816 <__aeabi_dsub+0x34a>
 8002814:	e160      	b.n	8002ad8 <__aeabi_dsub+0x60c>
 8002816:	000a      	movs	r2, r1
 8002818:	4302      	orrs	r2, r0
 800281a:	d04d      	beq.n	80028b8 <__aeabi_dsub+0x3ec>
 800281c:	464a      	mov	r2, r9
 800281e:	075c      	lsls	r4, r3, #29
 8002820:	08d2      	lsrs	r2, r2, #3
 8002822:	4322      	orrs	r2, r4
 8002824:	2480      	movs	r4, #128	; 0x80
 8002826:	08db      	lsrs	r3, r3, #3
 8002828:	0324      	lsls	r4, r4, #12
 800282a:	4223      	tst	r3, r4
 800282c:	d007      	beq.n	800283e <__aeabi_dsub+0x372>
 800282e:	08ce      	lsrs	r6, r1, #3
 8002830:	4226      	tst	r6, r4
 8002832:	d104      	bne.n	800283e <__aeabi_dsub+0x372>
 8002834:	465d      	mov	r5, fp
 8002836:	0033      	movs	r3, r6
 8002838:	08c2      	lsrs	r2, r0, #3
 800283a:	0749      	lsls	r1, r1, #29
 800283c:	430a      	orrs	r2, r1
 800283e:	0f51      	lsrs	r1, r2, #29
 8002840:	00d2      	lsls	r2, r2, #3
 8002842:	08d2      	lsrs	r2, r2, #3
 8002844:	0749      	lsls	r1, r1, #29
 8002846:	430a      	orrs	r2, r1
 8002848:	0011      	movs	r1, r2
 800284a:	4319      	orrs	r1, r3
 800284c:	d100      	bne.n	8002850 <__aeabi_dsub+0x384>
 800284e:	e1c8      	b.n	8002be2 <__aeabi_dsub+0x716>
 8002850:	2180      	movs	r1, #128	; 0x80
 8002852:	0309      	lsls	r1, r1, #12
 8002854:	430b      	orrs	r3, r1
 8002856:	031b      	lsls	r3, r3, #12
 8002858:	49d5      	ldr	r1, [pc, #852]	; (8002bb0 <__aeabi_dsub+0x6e4>)
 800285a:	0b1b      	lsrs	r3, r3, #12
 800285c:	e6da      	b.n	8002614 <__aeabi_dsub+0x148>
 800285e:	49d5      	ldr	r1, [pc, #852]	; (8002bb4 <__aeabi_dsub+0x6e8>)
 8002860:	1ab6      	subs	r6, r6, r2
 8002862:	400b      	ands	r3, r1
 8002864:	4698      	mov	r8, r3
 8002866:	e6b5      	b.n	80025d4 <__aeabi_dsub+0x108>
 8002868:	0020      	movs	r0, r4
 800286a:	f000 fa91 	bl	8002d90 <__clzsi2>
 800286e:	0002      	movs	r2, r0
 8002870:	3218      	adds	r2, #24
 8002872:	2a1f      	cmp	r2, #31
 8002874:	dc00      	bgt.n	8002878 <__aeabi_dsub+0x3ac>
 8002876:	e68f      	b.n	8002598 <__aeabi_dsub+0xcc>
 8002878:	0023      	movs	r3, r4
 800287a:	3808      	subs	r0, #8
 800287c:	4083      	lsls	r3, r0
 800287e:	2400      	movs	r4, #0
 8002880:	e692      	b.n	80025a8 <__aeabi_dsub+0xdc>
 8002882:	4308      	orrs	r0, r1
 8002884:	0002      	movs	r2, r0
 8002886:	1e50      	subs	r0, r2, #1
 8002888:	4182      	sbcs	r2, r0
 800288a:	e66d      	b.n	8002568 <__aeabi_dsub+0x9c>
 800288c:	4cca      	ldr	r4, [pc, #808]	; (8002bb8 <__aeabi_dsub+0x6ec>)
 800288e:	1c72      	adds	r2, r6, #1
 8002890:	4222      	tst	r2, r4
 8002892:	d000      	beq.n	8002896 <__aeabi_dsub+0x3ca>
 8002894:	e0ad      	b.n	80029f2 <__aeabi_dsub+0x526>
 8002896:	464a      	mov	r2, r9
 8002898:	431a      	orrs	r2, r3
 800289a:	2e00      	cmp	r6, #0
 800289c:	d1b8      	bne.n	8002810 <__aeabi_dsub+0x344>
 800289e:	2a00      	cmp	r2, #0
 80028a0:	d100      	bne.n	80028a4 <__aeabi_dsub+0x3d8>
 80028a2:	e158      	b.n	8002b56 <__aeabi_dsub+0x68a>
 80028a4:	000a      	movs	r2, r1
 80028a6:	4302      	orrs	r2, r0
 80028a8:	d000      	beq.n	80028ac <__aeabi_dsub+0x3e0>
 80028aa:	e159      	b.n	8002b60 <__aeabi_dsub+0x694>
 80028ac:	464a      	mov	r2, r9
 80028ae:	0759      	lsls	r1, r3, #29
 80028b0:	08d2      	lsrs	r2, r2, #3
 80028b2:	430a      	orrs	r2, r1
 80028b4:	08db      	lsrs	r3, r3, #3
 80028b6:	e786      	b.n	80027c6 <__aeabi_dsub+0x2fa>
 80028b8:	464a      	mov	r2, r9
 80028ba:	0759      	lsls	r1, r3, #29
 80028bc:	08d2      	lsrs	r2, r2, #3
 80028be:	430a      	orrs	r2, r1
 80028c0:	08db      	lsrs	r3, r3, #3
 80028c2:	e7c1      	b.n	8002848 <__aeabi_dsub+0x37c>
 80028c4:	4dba      	ldr	r5, [pc, #744]	; (8002bb0 <__aeabi_dsub+0x6e4>)
 80028c6:	42aa      	cmp	r2, r5
 80028c8:	d100      	bne.n	80028cc <__aeabi_dsub+0x400>
 80028ca:	e11e      	b.n	8002b0a <__aeabi_dsub+0x63e>
 80028cc:	2580      	movs	r5, #128	; 0x80
 80028ce:	042d      	lsls	r5, r5, #16
 80028d0:	432b      	orrs	r3, r5
 80028d2:	4664      	mov	r4, ip
 80028d4:	2c38      	cmp	r4, #56	; 0x38
 80028d6:	dc5d      	bgt.n	8002994 <__aeabi_dsub+0x4c8>
 80028d8:	2c1f      	cmp	r4, #31
 80028da:	dd00      	ble.n	80028de <__aeabi_dsub+0x412>
 80028dc:	e0d0      	b.n	8002a80 <__aeabi_dsub+0x5b4>
 80028de:	2520      	movs	r5, #32
 80028e0:	4667      	mov	r7, ip
 80028e2:	1b2d      	subs	r5, r5, r4
 80028e4:	464e      	mov	r6, r9
 80028e6:	001c      	movs	r4, r3
 80028e8:	40fe      	lsrs	r6, r7
 80028ea:	40ac      	lsls	r4, r5
 80028ec:	4334      	orrs	r4, r6
 80028ee:	464e      	mov	r6, r9
 80028f0:	40ae      	lsls	r6, r5
 80028f2:	0035      	movs	r5, r6
 80028f4:	40fb      	lsrs	r3, r7
 80028f6:	1e6e      	subs	r6, r5, #1
 80028f8:	41b5      	sbcs	r5, r6
 80028fa:	1ac9      	subs	r1, r1, r3
 80028fc:	432c      	orrs	r4, r5
 80028fe:	e04e      	b.n	800299e <__aeabi_dsub+0x4d2>
 8002900:	464a      	mov	r2, r9
 8002902:	1a14      	subs	r4, r2, r0
 8002904:	45a1      	cmp	r9, r4
 8002906:	4192      	sbcs	r2, r2
 8002908:	4252      	negs	r2, r2
 800290a:	4690      	mov	r8, r2
 800290c:	1a5f      	subs	r7, r3, r1
 800290e:	003a      	movs	r2, r7
 8002910:	4647      	mov	r7, r8
 8002912:	1bd2      	subs	r2, r2, r7
 8002914:	4690      	mov	r8, r2
 8002916:	0212      	lsls	r2, r2, #8
 8002918:	d500      	bpl.n	800291c <__aeabi_dsub+0x450>
 800291a:	e08b      	b.n	8002a34 <__aeabi_dsub+0x568>
 800291c:	4642      	mov	r2, r8
 800291e:	4322      	orrs	r2, r4
 8002920:	d000      	beq.n	8002924 <__aeabi_dsub+0x458>
 8002922:	e630      	b.n	8002586 <__aeabi_dsub+0xba>
 8002924:	2300      	movs	r3, #0
 8002926:	2500      	movs	r5, #0
 8002928:	e74d      	b.n	80027c6 <__aeabi_dsub+0x2fa>
 800292a:	464a      	mov	r2, r9
 800292c:	0759      	lsls	r1, r3, #29
 800292e:	08d2      	lsrs	r2, r2, #3
 8002930:	430a      	orrs	r2, r1
 8002932:	08db      	lsrs	r3, r3, #3
 8002934:	e744      	b.n	80027c0 <__aeabi_dsub+0x2f4>
 8002936:	4642      	mov	r2, r8
 8002938:	4b9e      	ldr	r3, [pc, #632]	; (8002bb4 <__aeabi_dsub+0x6e8>)
 800293a:	0861      	lsrs	r1, r4, #1
 800293c:	401a      	ands	r2, r3
 800293e:	0013      	movs	r3, r2
 8002940:	2201      	movs	r2, #1
 8002942:	4014      	ands	r4, r2
 8002944:	430c      	orrs	r4, r1
 8002946:	07da      	lsls	r2, r3, #31
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	4698      	mov	r8, r3
 800294c:	4314      	orrs	r4, r2
 800294e:	e641      	b.n	80025d4 <__aeabi_dsub+0x108>
 8002950:	001a      	movs	r2, r3
 8002952:	3e1f      	subs	r6, #31
 8002954:	40f2      	lsrs	r2, r6
 8002956:	0016      	movs	r6, r2
 8002958:	2920      	cmp	r1, #32
 800295a:	d003      	beq.n	8002964 <__aeabi_dsub+0x498>
 800295c:	2240      	movs	r2, #64	; 0x40
 800295e:	1a51      	subs	r1, r2, r1
 8002960:	408b      	lsls	r3, r1
 8002962:	431c      	orrs	r4, r3
 8002964:	1e62      	subs	r2, r4, #1
 8002966:	4194      	sbcs	r4, r2
 8002968:	2300      	movs	r3, #0
 800296a:	4334      	orrs	r4, r6
 800296c:	4698      	mov	r8, r3
 800296e:	2600      	movs	r6, #0
 8002970:	e71d      	b.n	80027ae <__aeabi_dsub+0x2e2>
 8002972:	000c      	movs	r4, r1
 8002974:	3a20      	subs	r2, #32
 8002976:	40d4      	lsrs	r4, r2
 8002978:	0022      	movs	r2, r4
 800297a:	4664      	mov	r4, ip
 800297c:	2c20      	cmp	r4, #32
 800297e:	d004      	beq.n	800298a <__aeabi_dsub+0x4be>
 8002980:	2740      	movs	r7, #64	; 0x40
 8002982:	1b3f      	subs	r7, r7, r4
 8002984:	40b9      	lsls	r1, r7
 8002986:	4308      	orrs	r0, r1
 8002988:	4680      	mov	r8, r0
 800298a:	4644      	mov	r4, r8
 800298c:	1e61      	subs	r1, r4, #1
 800298e:	418c      	sbcs	r4, r1
 8002990:	4322      	orrs	r2, r4
 8002992:	e5e9      	b.n	8002568 <__aeabi_dsub+0x9c>
 8002994:	464c      	mov	r4, r9
 8002996:	4323      	orrs	r3, r4
 8002998:	001c      	movs	r4, r3
 800299a:	1e63      	subs	r3, r4, #1
 800299c:	419c      	sbcs	r4, r3
 800299e:	1b04      	subs	r4, r0, r4
 80029a0:	42a0      	cmp	r0, r4
 80029a2:	419b      	sbcs	r3, r3
 80029a4:	425b      	negs	r3, r3
 80029a6:	1acb      	subs	r3, r1, r3
 80029a8:	4698      	mov	r8, r3
 80029aa:	465d      	mov	r5, fp
 80029ac:	0016      	movs	r6, r2
 80029ae:	e5e2      	b.n	8002576 <__aeabi_dsub+0xaa>
 80029b0:	464e      	mov	r6, r9
 80029b2:	431e      	orrs	r6, r3
 80029b4:	d100      	bne.n	80029b8 <__aeabi_dsub+0x4ec>
 80029b6:	e0ae      	b.n	8002b16 <__aeabi_dsub+0x64a>
 80029b8:	1e66      	subs	r6, r4, #1
 80029ba:	2c01      	cmp	r4, #1
 80029bc:	d100      	bne.n	80029c0 <__aeabi_dsub+0x4f4>
 80029be:	e0fd      	b.n	8002bbc <__aeabi_dsub+0x6f0>
 80029c0:	4f7b      	ldr	r7, [pc, #492]	; (8002bb0 <__aeabi_dsub+0x6e4>)
 80029c2:	42bc      	cmp	r4, r7
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x4fc>
 80029c6:	e107      	b.n	8002bd8 <__aeabi_dsub+0x70c>
 80029c8:	46b4      	mov	ip, r6
 80029ca:	e69b      	b.n	8002704 <__aeabi_dsub+0x238>
 80029cc:	4664      	mov	r4, ip
 80029ce:	2220      	movs	r2, #32
 80029d0:	1b12      	subs	r2, r2, r4
 80029d2:	000c      	movs	r4, r1
 80029d4:	4094      	lsls	r4, r2
 80029d6:	0007      	movs	r7, r0
 80029d8:	4090      	lsls	r0, r2
 80029da:	46a0      	mov	r8, r4
 80029dc:	4664      	mov	r4, ip
 80029de:	1e42      	subs	r2, r0, #1
 80029e0:	4190      	sbcs	r0, r2
 80029e2:	4662      	mov	r2, ip
 80029e4:	40e7      	lsrs	r7, r4
 80029e6:	4644      	mov	r4, r8
 80029e8:	40d1      	lsrs	r1, r2
 80029ea:	433c      	orrs	r4, r7
 80029ec:	4304      	orrs	r4, r0
 80029ee:	185b      	adds	r3, r3, r1
 80029f0:	e6f3      	b.n	80027da <__aeabi_dsub+0x30e>
 80029f2:	4c6f      	ldr	r4, [pc, #444]	; (8002bb0 <__aeabi_dsub+0x6e4>)
 80029f4:	42a2      	cmp	r2, r4
 80029f6:	d100      	bne.n	80029fa <__aeabi_dsub+0x52e>
 80029f8:	e0d5      	b.n	8002ba6 <__aeabi_dsub+0x6da>
 80029fa:	4448      	add	r0, r9
 80029fc:	185b      	adds	r3, r3, r1
 80029fe:	4548      	cmp	r0, r9
 8002a00:	4189      	sbcs	r1, r1
 8002a02:	4249      	negs	r1, r1
 8002a04:	185b      	adds	r3, r3, r1
 8002a06:	07dc      	lsls	r4, r3, #31
 8002a08:	0840      	lsrs	r0, r0, #1
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	4698      	mov	r8, r3
 8002a0e:	0016      	movs	r6, r2
 8002a10:	4304      	orrs	r4, r0
 8002a12:	e6cc      	b.n	80027ae <__aeabi_dsub+0x2e2>
 8002a14:	2a00      	cmp	r2, #0
 8002a16:	d000      	beq.n	8002a1a <__aeabi_dsub+0x54e>
 8002a18:	e082      	b.n	8002b20 <__aeabi_dsub+0x654>
 8002a1a:	000a      	movs	r2, r1
 8002a1c:	4302      	orrs	r2, r0
 8002a1e:	d140      	bne.n	8002aa2 <__aeabi_dsub+0x5d6>
 8002a20:	2380      	movs	r3, #128	; 0x80
 8002a22:	2500      	movs	r5, #0
 8002a24:	031b      	lsls	r3, r3, #12
 8002a26:	e713      	b.n	8002850 <__aeabi_dsub+0x384>
 8002a28:	074b      	lsls	r3, r1, #29
 8002a2a:	08c2      	lsrs	r2, r0, #3
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	465d      	mov	r5, fp
 8002a30:	08cb      	lsrs	r3, r1, #3
 8002a32:	e6c5      	b.n	80027c0 <__aeabi_dsub+0x2f4>
 8002a34:	464a      	mov	r2, r9
 8002a36:	1a84      	subs	r4, r0, r2
 8002a38:	42a0      	cmp	r0, r4
 8002a3a:	4192      	sbcs	r2, r2
 8002a3c:	1acb      	subs	r3, r1, r3
 8002a3e:	4252      	negs	r2, r2
 8002a40:	1a9b      	subs	r3, r3, r2
 8002a42:	4698      	mov	r8, r3
 8002a44:	465d      	mov	r5, fp
 8002a46:	e59e      	b.n	8002586 <__aeabi_dsub+0xba>
 8002a48:	464a      	mov	r2, r9
 8002a4a:	0759      	lsls	r1, r3, #29
 8002a4c:	08d2      	lsrs	r2, r2, #3
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	08db      	lsrs	r3, r3, #3
 8002a52:	e6f9      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002a54:	464a      	mov	r2, r9
 8002a56:	1a14      	subs	r4, r2, r0
 8002a58:	45a1      	cmp	r9, r4
 8002a5a:	4192      	sbcs	r2, r2
 8002a5c:	1a5b      	subs	r3, r3, r1
 8002a5e:	4252      	negs	r2, r2
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	4698      	mov	r8, r3
 8002a64:	2601      	movs	r6, #1
 8002a66:	e586      	b.n	8002576 <__aeabi_dsub+0xaa>
 8002a68:	464a      	mov	r2, r9
 8002a6a:	0759      	lsls	r1, r3, #29
 8002a6c:	08d2      	lsrs	r2, r2, #3
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	08db      	lsrs	r3, r3, #3
 8002a72:	e6a5      	b.n	80027c0 <__aeabi_dsub+0x2f4>
 8002a74:	464c      	mov	r4, r9
 8002a76:	4323      	orrs	r3, r4
 8002a78:	001c      	movs	r4, r3
 8002a7a:	1e63      	subs	r3, r4, #1
 8002a7c:	419c      	sbcs	r4, r3
 8002a7e:	e65b      	b.n	8002738 <__aeabi_dsub+0x26c>
 8002a80:	4665      	mov	r5, ip
 8002a82:	001e      	movs	r6, r3
 8002a84:	3d20      	subs	r5, #32
 8002a86:	40ee      	lsrs	r6, r5
 8002a88:	2c20      	cmp	r4, #32
 8002a8a:	d005      	beq.n	8002a98 <__aeabi_dsub+0x5cc>
 8002a8c:	2540      	movs	r5, #64	; 0x40
 8002a8e:	1b2d      	subs	r5, r5, r4
 8002a90:	40ab      	lsls	r3, r5
 8002a92:	464c      	mov	r4, r9
 8002a94:	431c      	orrs	r4, r3
 8002a96:	46a2      	mov	sl, r4
 8002a98:	4654      	mov	r4, sl
 8002a9a:	1e63      	subs	r3, r4, #1
 8002a9c:	419c      	sbcs	r4, r3
 8002a9e:	4334      	orrs	r4, r6
 8002aa0:	e77d      	b.n	800299e <__aeabi_dsub+0x4d2>
 8002aa2:	074b      	lsls	r3, r1, #29
 8002aa4:	08c2      	lsrs	r2, r0, #3
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	465d      	mov	r5, fp
 8002aaa:	08cb      	lsrs	r3, r1, #3
 8002aac:	e6cc      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002aae:	000a      	movs	r2, r1
 8002ab0:	4302      	orrs	r2, r0
 8002ab2:	d100      	bne.n	8002ab6 <__aeabi_dsub+0x5ea>
 8002ab4:	e736      	b.n	8002924 <__aeabi_dsub+0x458>
 8002ab6:	074b      	lsls	r3, r1, #29
 8002ab8:	08c2      	lsrs	r2, r0, #3
 8002aba:	431a      	orrs	r2, r3
 8002abc:	465d      	mov	r5, fp
 8002abe:	08cb      	lsrs	r3, r1, #3
 8002ac0:	e681      	b.n	80027c6 <__aeabi_dsub+0x2fa>
 8002ac2:	464a      	mov	r2, r9
 8002ac4:	1a84      	subs	r4, r0, r2
 8002ac6:	42a0      	cmp	r0, r4
 8002ac8:	4192      	sbcs	r2, r2
 8002aca:	1acb      	subs	r3, r1, r3
 8002acc:	4252      	negs	r2, r2
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	4698      	mov	r8, r3
 8002ad2:	465d      	mov	r5, fp
 8002ad4:	2601      	movs	r6, #1
 8002ad6:	e54e      	b.n	8002576 <__aeabi_dsub+0xaa>
 8002ad8:	074b      	lsls	r3, r1, #29
 8002ada:	08c2      	lsrs	r2, r0, #3
 8002adc:	431a      	orrs	r2, r3
 8002ade:	08cb      	lsrs	r3, r1, #3
 8002ae0:	e6b2      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002ae2:	464a      	mov	r2, r9
 8002ae4:	1a14      	subs	r4, r2, r0
 8002ae6:	45a1      	cmp	r9, r4
 8002ae8:	4192      	sbcs	r2, r2
 8002aea:	1a5f      	subs	r7, r3, r1
 8002aec:	4252      	negs	r2, r2
 8002aee:	1aba      	subs	r2, r7, r2
 8002af0:	4690      	mov	r8, r2
 8002af2:	0212      	lsls	r2, r2, #8
 8002af4:	d56b      	bpl.n	8002bce <__aeabi_dsub+0x702>
 8002af6:	464a      	mov	r2, r9
 8002af8:	1a84      	subs	r4, r0, r2
 8002afa:	42a0      	cmp	r0, r4
 8002afc:	4192      	sbcs	r2, r2
 8002afe:	1acb      	subs	r3, r1, r3
 8002b00:	4252      	negs	r2, r2
 8002b02:	1a9b      	subs	r3, r3, r2
 8002b04:	4698      	mov	r8, r3
 8002b06:	465d      	mov	r5, fp
 8002b08:	e564      	b.n	80025d4 <__aeabi_dsub+0x108>
 8002b0a:	074b      	lsls	r3, r1, #29
 8002b0c:	08c2      	lsrs	r2, r0, #3
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	465d      	mov	r5, fp
 8002b12:	08cb      	lsrs	r3, r1, #3
 8002b14:	e698      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002b16:	074b      	lsls	r3, r1, #29
 8002b18:	08c2      	lsrs	r2, r0, #3
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	08cb      	lsrs	r3, r1, #3
 8002b1e:	e64f      	b.n	80027c0 <__aeabi_dsub+0x2f4>
 8002b20:	000a      	movs	r2, r1
 8002b22:	4302      	orrs	r2, r0
 8002b24:	d090      	beq.n	8002a48 <__aeabi_dsub+0x57c>
 8002b26:	464a      	mov	r2, r9
 8002b28:	075c      	lsls	r4, r3, #29
 8002b2a:	08d2      	lsrs	r2, r2, #3
 8002b2c:	4314      	orrs	r4, r2
 8002b2e:	2280      	movs	r2, #128	; 0x80
 8002b30:	08db      	lsrs	r3, r3, #3
 8002b32:	0312      	lsls	r2, r2, #12
 8002b34:	4213      	tst	r3, r2
 8002b36:	d008      	beq.n	8002b4a <__aeabi_dsub+0x67e>
 8002b38:	08ce      	lsrs	r6, r1, #3
 8002b3a:	4216      	tst	r6, r2
 8002b3c:	d105      	bne.n	8002b4a <__aeabi_dsub+0x67e>
 8002b3e:	08c0      	lsrs	r0, r0, #3
 8002b40:	0749      	lsls	r1, r1, #29
 8002b42:	4308      	orrs	r0, r1
 8002b44:	0004      	movs	r4, r0
 8002b46:	465d      	mov	r5, fp
 8002b48:	0033      	movs	r3, r6
 8002b4a:	0f61      	lsrs	r1, r4, #29
 8002b4c:	00e2      	lsls	r2, r4, #3
 8002b4e:	0749      	lsls	r1, r1, #29
 8002b50:	08d2      	lsrs	r2, r2, #3
 8002b52:	430a      	orrs	r2, r1
 8002b54:	e678      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002b56:	074b      	lsls	r3, r1, #29
 8002b58:	08c2      	lsrs	r2, r0, #3
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	08cb      	lsrs	r3, r1, #3
 8002b5e:	e632      	b.n	80027c6 <__aeabi_dsub+0x2fa>
 8002b60:	4448      	add	r0, r9
 8002b62:	185b      	adds	r3, r3, r1
 8002b64:	4548      	cmp	r0, r9
 8002b66:	4192      	sbcs	r2, r2
 8002b68:	4698      	mov	r8, r3
 8002b6a:	4252      	negs	r2, r2
 8002b6c:	4490      	add	r8, r2
 8002b6e:	4643      	mov	r3, r8
 8002b70:	0004      	movs	r4, r0
 8002b72:	021b      	lsls	r3, r3, #8
 8002b74:	d400      	bmi.n	8002b78 <__aeabi_dsub+0x6ac>
 8002b76:	e61a      	b.n	80027ae <__aeabi_dsub+0x2e2>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	; (8002bb4 <__aeabi_dsub+0x6e8>)
 8002b7c:	2601      	movs	r6, #1
 8002b7e:	401a      	ands	r2, r3
 8002b80:	4690      	mov	r8, r2
 8002b82:	e614      	b.n	80027ae <__aeabi_dsub+0x2e2>
 8002b84:	4666      	mov	r6, ip
 8002b86:	001f      	movs	r7, r3
 8002b88:	3e20      	subs	r6, #32
 8002b8a:	40f7      	lsrs	r7, r6
 8002b8c:	2c20      	cmp	r4, #32
 8002b8e:	d005      	beq.n	8002b9c <__aeabi_dsub+0x6d0>
 8002b90:	2640      	movs	r6, #64	; 0x40
 8002b92:	1b36      	subs	r6, r6, r4
 8002b94:	40b3      	lsls	r3, r6
 8002b96:	464c      	mov	r4, r9
 8002b98:	431c      	orrs	r4, r3
 8002b9a:	46a2      	mov	sl, r4
 8002b9c:	4654      	mov	r4, sl
 8002b9e:	1e63      	subs	r3, r4, #1
 8002ba0:	419c      	sbcs	r4, r3
 8002ba2:	433c      	orrs	r4, r7
 8002ba4:	e5c8      	b.n	8002738 <__aeabi_dsub+0x26c>
 8002ba6:	0011      	movs	r1, r2
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2200      	movs	r2, #0
 8002bac:	e532      	b.n	8002614 <__aeabi_dsub+0x148>
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	000007ff 	.word	0x000007ff
 8002bb4:	ff7fffff 	.word	0xff7fffff
 8002bb8:	000007fe 	.word	0x000007fe
 8002bbc:	464a      	mov	r2, r9
 8002bbe:	1814      	adds	r4, r2, r0
 8002bc0:	4284      	cmp	r4, r0
 8002bc2:	4192      	sbcs	r2, r2
 8002bc4:	185b      	adds	r3, r3, r1
 8002bc6:	4698      	mov	r8, r3
 8002bc8:	4252      	negs	r2, r2
 8002bca:	4490      	add	r8, r2
 8002bcc:	e5e9      	b.n	80027a2 <__aeabi_dsub+0x2d6>
 8002bce:	4642      	mov	r2, r8
 8002bd0:	4322      	orrs	r2, r4
 8002bd2:	d100      	bne.n	8002bd6 <__aeabi_dsub+0x70a>
 8002bd4:	e6a6      	b.n	8002924 <__aeabi_dsub+0x458>
 8002bd6:	e5ea      	b.n	80027ae <__aeabi_dsub+0x2e2>
 8002bd8:	074b      	lsls	r3, r1, #29
 8002bda:	08c2      	lsrs	r2, r0, #3
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	08cb      	lsrs	r3, r1, #3
 8002be0:	e632      	b.n	8002848 <__aeabi_dsub+0x37c>
 8002be2:	2200      	movs	r2, #0
 8002be4:	4901      	ldr	r1, [pc, #4]	; (8002bec <__aeabi_dsub+0x720>)
 8002be6:	0013      	movs	r3, r2
 8002be8:	e514      	b.n	8002614 <__aeabi_dsub+0x148>
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	000007ff 	.word	0x000007ff

08002bf0 <__aeabi_f2d>:
 8002bf0:	b570      	push	{r4, r5, r6, lr}
 8002bf2:	0043      	lsls	r3, r0, #1
 8002bf4:	0246      	lsls	r6, r0, #9
 8002bf6:	0fc4      	lsrs	r4, r0, #31
 8002bf8:	20fe      	movs	r0, #254	; 0xfe
 8002bfa:	0e1b      	lsrs	r3, r3, #24
 8002bfc:	1c59      	adds	r1, r3, #1
 8002bfe:	0a75      	lsrs	r5, r6, #9
 8002c00:	4208      	tst	r0, r1
 8002c02:	d00c      	beq.n	8002c1e <__aeabi_f2d+0x2e>
 8002c04:	22e0      	movs	r2, #224	; 0xe0
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	4694      	mov	ip, r2
 8002c0a:	076d      	lsls	r5, r5, #29
 8002c0c:	0b36      	lsrs	r6, r6, #12
 8002c0e:	4463      	add	r3, ip
 8002c10:	051b      	lsls	r3, r3, #20
 8002c12:	4333      	orrs	r3, r6
 8002c14:	07e4      	lsls	r4, r4, #31
 8002c16:	4323      	orrs	r3, r4
 8002c18:	0028      	movs	r0, r5
 8002c1a:	0019      	movs	r1, r3
 8002c1c:	bd70      	pop	{r4, r5, r6, pc}
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d114      	bne.n	8002c4c <__aeabi_f2d+0x5c>
 8002c22:	2d00      	cmp	r5, #0
 8002c24:	d01b      	beq.n	8002c5e <__aeabi_f2d+0x6e>
 8002c26:	0028      	movs	r0, r5
 8002c28:	f000 f8b2 	bl	8002d90 <__clzsi2>
 8002c2c:	280a      	cmp	r0, #10
 8002c2e:	dc1c      	bgt.n	8002c6a <__aeabi_f2d+0x7a>
 8002c30:	230b      	movs	r3, #11
 8002c32:	002a      	movs	r2, r5
 8002c34:	1a1b      	subs	r3, r3, r0
 8002c36:	40da      	lsrs	r2, r3
 8002c38:	0003      	movs	r3, r0
 8002c3a:	3315      	adds	r3, #21
 8002c3c:	409d      	lsls	r5, r3
 8002c3e:	4b0e      	ldr	r3, [pc, #56]	; (8002c78 <__aeabi_f2d+0x88>)
 8002c40:	0312      	lsls	r2, r2, #12
 8002c42:	1a1b      	subs	r3, r3, r0
 8002c44:	055b      	lsls	r3, r3, #21
 8002c46:	0b16      	lsrs	r6, r2, #12
 8002c48:	0d5b      	lsrs	r3, r3, #21
 8002c4a:	e7e1      	b.n	8002c10 <__aeabi_f2d+0x20>
 8002c4c:	2d00      	cmp	r5, #0
 8002c4e:	d009      	beq.n	8002c64 <__aeabi_f2d+0x74>
 8002c50:	0b32      	lsrs	r2, r6, #12
 8002c52:	2680      	movs	r6, #128	; 0x80
 8002c54:	0336      	lsls	r6, r6, #12
 8002c56:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <__aeabi_f2d+0x8c>)
 8002c58:	076d      	lsls	r5, r5, #29
 8002c5a:	4316      	orrs	r6, r2
 8002c5c:	e7d8      	b.n	8002c10 <__aeabi_f2d+0x20>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	2600      	movs	r6, #0
 8002c62:	e7d5      	b.n	8002c10 <__aeabi_f2d+0x20>
 8002c64:	2600      	movs	r6, #0
 8002c66:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <__aeabi_f2d+0x8c>)
 8002c68:	e7d2      	b.n	8002c10 <__aeabi_f2d+0x20>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	002a      	movs	r2, r5
 8002c6e:	3b0b      	subs	r3, #11
 8002c70:	409a      	lsls	r2, r3
 8002c72:	2500      	movs	r5, #0
 8002c74:	e7e3      	b.n	8002c3e <__aeabi_f2d+0x4e>
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	00000389 	.word	0x00000389
 8002c7c:	000007ff 	.word	0x000007ff

08002c80 <__aeabi_d2f>:
 8002c80:	0002      	movs	r2, r0
 8002c82:	004b      	lsls	r3, r1, #1
 8002c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c86:	0308      	lsls	r0, r1, #12
 8002c88:	0d5b      	lsrs	r3, r3, #21
 8002c8a:	4e3d      	ldr	r6, [pc, #244]	; (8002d80 <__aeabi_d2f+0x100>)
 8002c8c:	0fcc      	lsrs	r4, r1, #31
 8002c8e:	0a40      	lsrs	r0, r0, #9
 8002c90:	0f51      	lsrs	r1, r2, #29
 8002c92:	1c5f      	adds	r7, r3, #1
 8002c94:	4308      	orrs	r0, r1
 8002c96:	00d5      	lsls	r5, r2, #3
 8002c98:	4237      	tst	r7, r6
 8002c9a:	d00a      	beq.n	8002cb2 <__aeabi_d2f+0x32>
 8002c9c:	4939      	ldr	r1, [pc, #228]	; (8002d84 <__aeabi_d2f+0x104>)
 8002c9e:	185e      	adds	r6, r3, r1
 8002ca0:	2efe      	cmp	r6, #254	; 0xfe
 8002ca2:	dd16      	ble.n	8002cd2 <__aeabi_d2f+0x52>
 8002ca4:	23ff      	movs	r3, #255	; 0xff
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	05db      	lsls	r3, r3, #23
 8002caa:	430b      	orrs	r3, r1
 8002cac:	07e0      	lsls	r0, r4, #31
 8002cae:	4318      	orrs	r0, r3
 8002cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d106      	bne.n	8002cc4 <__aeabi_d2f+0x44>
 8002cb6:	4328      	orrs	r0, r5
 8002cb8:	d027      	beq.n	8002d0a <__aeabi_d2f+0x8a>
 8002cba:	2105      	movs	r1, #5
 8002cbc:	0189      	lsls	r1, r1, #6
 8002cbe:	0a49      	lsrs	r1, r1, #9
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	e7f1      	b.n	8002ca8 <__aeabi_d2f+0x28>
 8002cc4:	4305      	orrs	r5, r0
 8002cc6:	d0ed      	beq.n	8002ca4 <__aeabi_d2f+0x24>
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	03c9      	lsls	r1, r1, #15
 8002ccc:	23ff      	movs	r3, #255	; 0xff
 8002cce:	4301      	orrs	r1, r0
 8002cd0:	e7ea      	b.n	8002ca8 <__aeabi_d2f+0x28>
 8002cd2:	2e00      	cmp	r6, #0
 8002cd4:	dd1c      	ble.n	8002d10 <__aeabi_d2f+0x90>
 8002cd6:	0192      	lsls	r2, r2, #6
 8002cd8:	0011      	movs	r1, r2
 8002cda:	1e4a      	subs	r2, r1, #1
 8002cdc:	4191      	sbcs	r1, r2
 8002cde:	00c0      	lsls	r0, r0, #3
 8002ce0:	0f6d      	lsrs	r5, r5, #29
 8002ce2:	4301      	orrs	r1, r0
 8002ce4:	4329      	orrs	r1, r5
 8002ce6:	074b      	lsls	r3, r1, #29
 8002ce8:	d048      	beq.n	8002d7c <__aeabi_d2f+0xfc>
 8002cea:	230f      	movs	r3, #15
 8002cec:	400b      	ands	r3, r1
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d000      	beq.n	8002cf4 <__aeabi_d2f+0x74>
 8002cf2:	3104      	adds	r1, #4
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	04db      	lsls	r3, r3, #19
 8002cf8:	400b      	ands	r3, r1
 8002cfa:	d03f      	beq.n	8002d7c <__aeabi_d2f+0xfc>
 8002cfc:	1c72      	adds	r2, r6, #1
 8002cfe:	2efe      	cmp	r6, #254	; 0xfe
 8002d00:	d0d0      	beq.n	8002ca4 <__aeabi_d2f+0x24>
 8002d02:	0189      	lsls	r1, r1, #6
 8002d04:	0a49      	lsrs	r1, r1, #9
 8002d06:	b2d3      	uxtb	r3, r2
 8002d08:	e7ce      	b.n	8002ca8 <__aeabi_d2f+0x28>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	e7cb      	b.n	8002ca8 <__aeabi_d2f+0x28>
 8002d10:	0032      	movs	r2, r6
 8002d12:	3217      	adds	r2, #23
 8002d14:	db22      	blt.n	8002d5c <__aeabi_d2f+0xdc>
 8002d16:	2180      	movs	r1, #128	; 0x80
 8002d18:	221e      	movs	r2, #30
 8002d1a:	0409      	lsls	r1, r1, #16
 8002d1c:	4308      	orrs	r0, r1
 8002d1e:	1b92      	subs	r2, r2, r6
 8002d20:	2a1f      	cmp	r2, #31
 8002d22:	dd1d      	ble.n	8002d60 <__aeabi_d2f+0xe0>
 8002d24:	2102      	movs	r1, #2
 8002d26:	4249      	negs	r1, r1
 8002d28:	1b8e      	subs	r6, r1, r6
 8002d2a:	0001      	movs	r1, r0
 8002d2c:	40f1      	lsrs	r1, r6
 8002d2e:	000e      	movs	r6, r1
 8002d30:	2a20      	cmp	r2, #32
 8002d32:	d004      	beq.n	8002d3e <__aeabi_d2f+0xbe>
 8002d34:	4a14      	ldr	r2, [pc, #80]	; (8002d88 <__aeabi_d2f+0x108>)
 8002d36:	4694      	mov	ip, r2
 8002d38:	4463      	add	r3, ip
 8002d3a:	4098      	lsls	r0, r3
 8002d3c:	4305      	orrs	r5, r0
 8002d3e:	0029      	movs	r1, r5
 8002d40:	1e4d      	subs	r5, r1, #1
 8002d42:	41a9      	sbcs	r1, r5
 8002d44:	4331      	orrs	r1, r6
 8002d46:	2600      	movs	r6, #0
 8002d48:	074b      	lsls	r3, r1, #29
 8002d4a:	d1ce      	bne.n	8002cea <__aeabi_d2f+0x6a>
 8002d4c:	2080      	movs	r0, #128	; 0x80
 8002d4e:	000b      	movs	r3, r1
 8002d50:	04c0      	lsls	r0, r0, #19
 8002d52:	2201      	movs	r2, #1
 8002d54:	4003      	ands	r3, r0
 8002d56:	4201      	tst	r1, r0
 8002d58:	d1d3      	bne.n	8002d02 <__aeabi_d2f+0x82>
 8002d5a:	e7af      	b.n	8002cbc <__aeabi_d2f+0x3c>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e7ac      	b.n	8002cba <__aeabi_d2f+0x3a>
 8002d60:	490a      	ldr	r1, [pc, #40]	; (8002d8c <__aeabi_d2f+0x10c>)
 8002d62:	468c      	mov	ip, r1
 8002d64:	0029      	movs	r1, r5
 8002d66:	4463      	add	r3, ip
 8002d68:	40d1      	lsrs	r1, r2
 8002d6a:	409d      	lsls	r5, r3
 8002d6c:	000a      	movs	r2, r1
 8002d6e:	0029      	movs	r1, r5
 8002d70:	4098      	lsls	r0, r3
 8002d72:	1e4d      	subs	r5, r1, #1
 8002d74:	41a9      	sbcs	r1, r5
 8002d76:	4301      	orrs	r1, r0
 8002d78:	4311      	orrs	r1, r2
 8002d7a:	e7e4      	b.n	8002d46 <__aeabi_d2f+0xc6>
 8002d7c:	0033      	movs	r3, r6
 8002d7e:	e79d      	b.n	8002cbc <__aeabi_d2f+0x3c>
 8002d80:	000007fe 	.word	0x000007fe
 8002d84:	fffffc80 	.word	0xfffffc80
 8002d88:	fffffca2 	.word	0xfffffca2
 8002d8c:	fffffc82 	.word	0xfffffc82

08002d90 <__clzsi2>:
 8002d90:	211c      	movs	r1, #28
 8002d92:	2301      	movs	r3, #1
 8002d94:	041b      	lsls	r3, r3, #16
 8002d96:	4298      	cmp	r0, r3
 8002d98:	d301      	bcc.n	8002d9e <__clzsi2+0xe>
 8002d9a:	0c00      	lsrs	r0, r0, #16
 8002d9c:	3910      	subs	r1, #16
 8002d9e:	0a1b      	lsrs	r3, r3, #8
 8002da0:	4298      	cmp	r0, r3
 8002da2:	d301      	bcc.n	8002da8 <__clzsi2+0x18>
 8002da4:	0a00      	lsrs	r0, r0, #8
 8002da6:	3908      	subs	r1, #8
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	4298      	cmp	r0, r3
 8002dac:	d301      	bcc.n	8002db2 <__clzsi2+0x22>
 8002dae:	0900      	lsrs	r0, r0, #4
 8002db0:	3904      	subs	r1, #4
 8002db2:	a202      	add	r2, pc, #8	; (adr r2, 8002dbc <__clzsi2+0x2c>)
 8002db4:	5c10      	ldrb	r0, [r2, r0]
 8002db6:	1840      	adds	r0, r0, r1
 8002db8:	4770      	bx	lr
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	02020304 	.word	0x02020304
 8002dc0:	01010101 	.word	0x01010101
	...

08002dcc <dSW_state>:
 *  Created on: Jul 3, 2021
 *      Author: seven
 */
#include "dSW.h"

int16_t dSW_state(void){
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
	int16_t result = 0;
 8002dd2:	1dbb      	adds	r3, r7, #6
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	801a      	strh	r2, [r3, #0]

	result |= HAL_GPIO_ReadPin(dSW4_GPIO_Port,dSW4_Pin);
 8002dd8:	2380      	movs	r3, #128	; 0x80
 8002dda:	021a      	lsls	r2, r3, #8
 8002ddc:	2390      	movs	r3, #144	; 0x90
 8002dde:	05db      	lsls	r3, r3, #23
 8002de0:	0011      	movs	r1, r2
 8002de2:	0018      	movs	r0, r3
 8002de4:	f001 ff44 	bl	8004c70 <HAL_GPIO_ReadPin>
 8002de8:	0003      	movs	r3, r0
 8002dea:	b219      	sxth	r1, r3
 8002dec:	1dbb      	adds	r3, r7, #6
 8002dee:	1dba      	adds	r2, r7, #6
 8002df0:	8812      	ldrh	r2, [r2, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	801a      	strh	r2, [r3, #0]
	result <<= 1;
 8002df6:	1dbb      	adds	r3, r7, #6
 8002df8:	2200      	movs	r2, #0
 8002dfa:	5e9b      	ldrsh	r3, [r3, r2]
 8002dfc:	005a      	lsls	r2, r3, #1
 8002dfe:	1dbb      	adds	r3, r7, #6
 8002e00:	801a      	strh	r2, [r3, #0]
	result |= HAL_GPIO_ReadPin(dSW3_GPIO_Port,dSW3_Pin);
 8002e02:	4b1e      	ldr	r3, [pc, #120]	; (8002e7c <dSW_state+0xb0>)
 8002e04:	2108      	movs	r1, #8
 8002e06:	0018      	movs	r0, r3
 8002e08:	f001 ff32 	bl	8004c70 <HAL_GPIO_ReadPin>
 8002e0c:	0003      	movs	r3, r0
 8002e0e:	b219      	sxth	r1, r3
 8002e10:	1dbb      	adds	r3, r7, #6
 8002e12:	1dba      	adds	r2, r7, #6
 8002e14:	8812      	ldrh	r2, [r2, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	801a      	strh	r2, [r3, #0]
	result <<= 1;
 8002e1a:	1dbb      	adds	r3, r7, #6
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	5e9b      	ldrsh	r3, [r3, r2]
 8002e20:	005a      	lsls	r2, r3, #1
 8002e22:	1dbb      	adds	r3, r7, #6
 8002e24:	801a      	strh	r2, [r3, #0]
	result |= HAL_GPIO_ReadPin(dSW2_GPIO_Port,dSW2_Pin);
 8002e26:	4b15      	ldr	r3, [pc, #84]	; (8002e7c <dSW_state+0xb0>)
 8002e28:	2110      	movs	r1, #16
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	f001 ff20 	bl	8004c70 <HAL_GPIO_ReadPin>
 8002e30:	0003      	movs	r3, r0
 8002e32:	b219      	sxth	r1, r3
 8002e34:	1dbb      	adds	r3, r7, #6
 8002e36:	1dba      	adds	r2, r7, #6
 8002e38:	8812      	ldrh	r2, [r2, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	801a      	strh	r2, [r3, #0]
	result <<= 1;
 8002e3e:	1dbb      	adds	r3, r7, #6
 8002e40:	2200      	movs	r2, #0
 8002e42:	5e9b      	ldrsh	r3, [r3, r2]
 8002e44:	005a      	lsls	r2, r3, #1
 8002e46:	1dbb      	adds	r3, r7, #6
 8002e48:	801a      	strh	r2, [r3, #0]
	result |= HAL_GPIO_ReadPin(dSW1_GPIO_Port,dSW1_Pin);
 8002e4a:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <dSW_state+0xb0>)
 8002e4c:	2120      	movs	r1, #32
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f001 ff0e 	bl	8004c70 <HAL_GPIO_ReadPin>
 8002e54:	0003      	movs	r3, r0
 8002e56:	b219      	sxth	r1, r3
 8002e58:	1dbb      	adds	r3, r7, #6
 8002e5a:	1dba      	adds	r2, r7, #6
 8002e5c:	8812      	ldrh	r2, [r2, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	801a      	strh	r2, [r3, #0]
	result <<= 1;
 8002e62:	1dbb      	adds	r3, r7, #6
 8002e64:	2200      	movs	r2, #0
 8002e66:	5e9b      	ldrsh	r3, [r3, r2]
 8002e68:	005a      	lsls	r2, r3, #1
 8002e6a:	1dbb      	adds	r3, r7, #6
 8002e6c:	801a      	strh	r2, [r3, #0]

	return result;
 8002e6e:	1dbb      	adds	r3, r7, #6
 8002e70:	2200      	movs	r2, #0
 8002e72:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002e74:	0018      	movs	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b002      	add	sp, #8
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	48000400 	.word	0x48000400

08002e80 <Set_inverter>:
 *      Author: seven
 */

#include "inverter.h"

void Set_inverter(m_carrier_t value, uint32_t max){
 8002e80:	b084      	sub	sp, #16
 8002e82:	b5b0      	push	{r4, r5, r7, lr}
 8002e84:	b084      	sub	sp, #16
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	2520      	movs	r5, #32
 8002e8a:	197c      	adds	r4, r7, r5
 8002e8c:	6020      	str	r0, [r4, #0]
 8002e8e:	6061      	str	r1, [r4, #4]
 8002e90:	60a2      	str	r2, [r4, #8]
 8002e92:	60e3      	str	r3, [r4, #12]
	uint32_t u, v, w;

	u = (uint32_t)((value.Vu)*max/2) + max/2;
 8002e94:	197b      	adds	r3, r7, r5
 8002e96:	681c      	ldr	r4, [r3, #0]
 8002e98:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002e9a:	f7fe f8ff 	bl	800109c <__aeabi_ui2f>
 8002e9e:	1c03      	adds	r3, r0, #0
 8002ea0:	1c19      	adds	r1, r3, #0
 8002ea2:	1c20      	adds	r0, r4, #0
 8002ea4:	f7fd fdb2 	bl	8000a0c <__aeabi_fmul>
 8002ea8:	1c03      	adds	r3, r0, #0
 8002eaa:	2180      	movs	r1, #128	; 0x80
 8002eac:	05c9      	lsls	r1, r1, #23
 8002eae:	1c18      	adds	r0, r3, #0
 8002eb0:	f7fd fbe2 	bl	8000678 <__aeabi_fdiv>
 8002eb4:	1c03      	adds	r3, r0, #0
 8002eb6:	1c18      	adds	r0, r3, #0
 8002eb8:	f7fd fa2a 	bl	8000310 <__aeabi_f2uiz>
 8002ebc:	0002      	movs	r2, r0
 8002ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec0:	085b      	lsrs	r3, r3, #1
 8002ec2:	18d3      	adds	r3, r2, r3
 8002ec4:	60fb      	str	r3, [r7, #12]
	v = (uint32_t)((value.Vv)*max/2) + max/2;
 8002ec6:	197b      	adds	r3, r7, r5
 8002ec8:	685c      	ldr	r4, [r3, #4]
 8002eca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002ecc:	f7fe f8e6 	bl	800109c <__aeabi_ui2f>
 8002ed0:	1c03      	adds	r3, r0, #0
 8002ed2:	1c19      	adds	r1, r3, #0
 8002ed4:	1c20      	adds	r0, r4, #0
 8002ed6:	f7fd fd99 	bl	8000a0c <__aeabi_fmul>
 8002eda:	1c03      	adds	r3, r0, #0
 8002edc:	2180      	movs	r1, #128	; 0x80
 8002ede:	05c9      	lsls	r1, r1, #23
 8002ee0:	1c18      	adds	r0, r3, #0
 8002ee2:	f7fd fbc9 	bl	8000678 <__aeabi_fdiv>
 8002ee6:	1c03      	adds	r3, r0, #0
 8002ee8:	1c18      	adds	r0, r3, #0
 8002eea:	f7fd fa11 	bl	8000310 <__aeabi_f2uiz>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef2:	085b      	lsrs	r3, r3, #1
 8002ef4:	18d3      	adds	r3, r2, r3
 8002ef6:	60bb      	str	r3, [r7, #8]
	w = (uint32_t)((value.Vw)*max/2) + max/2;
 8002ef8:	197b      	adds	r3, r7, r5
 8002efa:	689c      	ldr	r4, [r3, #8]
 8002efc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002efe:	f7fe f8cd 	bl	800109c <__aeabi_ui2f>
 8002f02:	1c03      	adds	r3, r0, #0
 8002f04:	1c19      	adds	r1, r3, #0
 8002f06:	1c20      	adds	r0, r4, #0
 8002f08:	f7fd fd80 	bl	8000a0c <__aeabi_fmul>
 8002f0c:	1c03      	adds	r3, r0, #0
 8002f0e:	2180      	movs	r1, #128	; 0x80
 8002f10:	05c9      	lsls	r1, r1, #23
 8002f12:	1c18      	adds	r0, r3, #0
 8002f14:	f7fd fbb0 	bl	8000678 <__aeabi_fdiv>
 8002f18:	1c03      	adds	r3, r0, #0
 8002f1a:	1c18      	adds	r0, r3, #0
 8002f1c:	f7fd f9f8 	bl	8000310 <__aeabi_f2uiz>
 8002f20:	0002      	movs	r2, r0
 8002f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f24:	085b      	lsrs	r3, r3, #1
 8002f26:	18d3      	adds	r3, r2, r3
 8002f28:	607b      	str	r3, [r7, #4]

/*	u = max*9/10;
	v = max*5/10;
	w = max*1/10;
*/
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, u);
 8002f2a:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <Set_inverter+0xd0>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, v);
 8002f32:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <Set_inverter+0xd0>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, w);
 8002f3a:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <Set_inverter+0xd0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b004      	add	sp, #16
 8002f48:	bcb0      	pop	{r4, r5, r7}
 8002f4a:	bc08      	pop	{r3}
 8002f4c:	b004      	add	sp, #16
 8002f4e:	4718      	bx	r3
 8002f50:	200000a0 	.word	0x200000a0

08002f54 <LEDpwm_Init>:

#include "led.h"

static uint32_t g_st_period = 1000;

void LEDpwm_Init(TIM_HandleTypeDef htim){
 8002f54:	b084      	sub	sp, #16
 8002f56:	b5b0      	push	{r4, r5, r7, lr}
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	250c      	movs	r5, #12
 8002f5c:	1d3c      	adds	r4, r7, #4
 8002f5e:	1964      	adds	r4, r4, r5
 8002f60:	6020      	str	r0, [r4, #0]
 8002f62:	6061      	str	r1, [r4, #4]
 8002f64:	60a2      	str	r2, [r4, #8]
 8002f66:	60e3      	str	r3, [r4, #12]
	g_st_period = htim.Init.Period;
 8002f68:	1d3b      	adds	r3, r7, #4
 8002f6a:	195b      	adds	r3, r3, r5
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	4b04      	ldr	r3, [pc, #16]	; (8002f80 <LEDpwm_Init+0x2c>)
 8002f70:	601a      	str	r2, [r3, #0]
}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bcb0      	pop	{r4, r5, r7}
 8002f78:	bc08      	pop	{r3}
 8002f7a:	b004      	add	sp, #16
 8002f7c:	4718      	bx	r3
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	20000000 	.word	0x20000000

08002f84 <LED_pwm>:

void LED_pwm(uint32_t ledch, uint32_t pulse){
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
	pulse *= g_st_period/1000+1;
 8002f8e:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <LED_pwm+0x64>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	22fa      	movs	r2, #250	; 0xfa
 8002f94:	0091      	lsls	r1, r2, #2
 8002f96:	0018      	movs	r0, r3
 8002f98:	f7fd f8b6 	bl	8000108 <__udivsi3>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	4353      	muls	r3, r2
 8002fa4:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim16, ledch, pulse);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d104      	bne.n	8002fb6 <LED_pwm+0x32>
 8002fac:	4b0f      	ldr	r3, [pc, #60]	; (8002fec <LED_pwm+0x68>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002fb4:	e013      	b.n	8002fde <LED_pwm+0x5a>
	__HAL_TIM_SET_COMPARE(&htim16, ledch, pulse);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d104      	bne.n	8002fc6 <LED_pwm+0x42>
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <LED_pwm+0x68>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002fc4:	e00b      	b.n	8002fde <LED_pwm+0x5a>
	__HAL_TIM_SET_COMPARE(&htim16, ledch, pulse);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d104      	bne.n	8002fd6 <LED_pwm+0x52>
 8002fcc:	4b07      	ldr	r3, [pc, #28]	; (8002fec <LED_pwm+0x68>)
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002fd4:	e003      	b.n	8002fde <LED_pwm+0x5a>
	__HAL_TIM_SET_COMPARE(&htim16, ledch, pulse);
 8002fd6:	4b05      	ldr	r3, [pc, #20]	; (8002fec <LED_pwm+0x68>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b002      	add	sp, #8
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	200001b4 	.word	0x200001b4

08002ff0 <User_Init>:
static void MX_TIM1_Init(void);
static void MX_TIM14_Init(void);
static void MX_I2C1_Init(void);
static void MX_TIM16_Init(void);
/* USER CODE BEGIN PFP */
void User_Init(void){
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	b08f      	sub	sp, #60	; 0x3c
 8002ff4:	af0e      	add	r7, sp, #56	; 0x38
	/* timer */
	HAL_TIM_Base_Start_IT(&htim14);
 8002ff6:	4b27      	ldr	r3, [pc, #156]	; (8003094 <User_Init+0xa4>)
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f002 fe2b 	bl	8005c54 <HAL_TIM_Base_Start_IT>
	/* ADC DMA */


	/* User LED PWM */
	HAL_TIM_Base_Start(&htim16);
 8002ffe:	4b26      	ldr	r3, [pc, #152]	; (8003098 <User_Init+0xa8>)
 8003000:	0018      	movs	r0, r3
 8003002:	f002 fde3 	bl	8005bcc <HAL_TIM_Base_Start>
	if(HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8003006:	4b24      	ldr	r3, [pc, #144]	; (8003098 <User_Init+0xa8>)
 8003008:	2100      	movs	r1, #0
 800300a:	0018      	movs	r0, r3
 800300c:	f002 fec6 	bl	8005d9c <HAL_TIM_PWM_Start>
 8003010:	1e03      	subs	r3, r0, #0
 8003012:	d001      	beq.n	8003018 <User_Init+0x28>
 8003014:	f000 fbe4 	bl	80037e0 <Error_Handler>
	LEDpwm_Init(htim16);
 8003018:	4c1f      	ldr	r4, [pc, #124]	; (8003098 <User_Init+0xa8>)
 800301a:	466b      	mov	r3, sp
 800301c:	0018      	movs	r0, r3
 800301e:	0023      	movs	r3, r4
 8003020:	3310      	adds	r3, #16
 8003022:	2238      	movs	r2, #56	; 0x38
 8003024:	0019      	movs	r1, r3
 8003026:	f003 fe3b 	bl	8006ca0 <memcpy>
 800302a:	6820      	ldr	r0, [r4, #0]
 800302c:	6861      	ldr	r1, [r4, #4]
 800302e:	68a2      	ldr	r2, [r4, #8]
 8003030:	68e3      	ldr	r3, [r4, #12]
 8003032:	f7ff ff8f 	bl	8002f54 <LEDpwm_Init>

	/* motor PWM */
	//HAL_TIM_Base_Start(&htim1);
	HAL_TIM_Base_Start_IT(&htim1);
 8003036:	4b19      	ldr	r3, [pc, #100]	; (800309c <User_Init+0xac>)
 8003038:	0018      	movs	r0, r3
 800303a:	f002 fe0b 	bl	8005c54 <HAL_TIM_Base_Start_IT>
	if(HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <User_Init+0xac>)
 8003040:	2100      	movs	r1, #0
 8003042:	0018      	movs	r0, r3
 8003044:	f002 feaa 	bl	8005d9c <HAL_TIM_PWM_Start>
 8003048:	1e03      	subs	r3, r0, #0
 800304a:	d001      	beq.n	8003050 <User_Init+0x60>
 800304c:	f000 fbc8 	bl	80037e0 <Error_Handler>
	if(HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <User_Init+0xac>)
 8003052:	2104      	movs	r1, #4
 8003054:	0018      	movs	r0, r3
 8003056:	f002 fea1 	bl	8005d9c <HAL_TIM_PWM_Start>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d001      	beq.n	8003062 <User_Init+0x72>
 800305e:	f000 fbbf 	bl	80037e0 <Error_Handler>
	if(HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 8003062:	4b0e      	ldr	r3, [pc, #56]	; (800309c <User_Init+0xac>)
 8003064:	2108      	movs	r1, #8
 8003066:	0018      	movs	r0, r3
 8003068:	f002 fe98 	bl	8005d9c <HAL_TIM_PWM_Start>
 800306c:	1e03      	subs	r3, r0, #0
 800306e:	d001      	beq.n	8003074 <User_Init+0x84>
 8003070:	f000 fbb6 	bl	80037e0 <Error_Handler>

	HAL_Delay(1000);
 8003074:	23fa      	movs	r3, #250	; 0xfa
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	0018      	movs	r0, r3
 800307a:	f001 f83b 	bl	80040f4 <HAL_Delay>

	g_pi_val.ki = 0;
 800307e:	4b08      	ldr	r3, [pc, #32]	; (80030a0 <User_Init+0xb0>)
 8003080:	2200      	movs	r2, #0
 8003082:	80da      	strh	r2, [r3, #6]
	g_pi_val.kp = 10;
 8003084:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <User_Init+0xb0>)
 8003086:	220a      	movs	r2, #10
 8003088:	809a      	strh	r2, [r3, #4]
}
 800308a:	46c0      	nop			; (mov r8, r8)
 800308c:	46bd      	mov	sp, r7
 800308e:	b001      	add	sp, #4
 8003090:	bd90      	pop	{r4, r7, pc}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	200000e8 	.word	0x200000e8
 8003098:	200001b4 	.word	0x200001b4
 800309c:	200000a0 	.word	0x200000a0
 80030a0:	20000048 	.word	0x20000048

080030a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int raw = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
	int dSW = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030b2:	f000 ffbb 	bl	800402c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030b6:	f000 f867 	bl	8003188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030ba:	f000 fb01 	bl	80036c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80030be:	f000 fae1 	bl	8003684 <MX_DMA_Init>
  MX_ADC_Init();
 80030c2:	f000 f8cf 	bl	8003264 <MX_ADC_Init>
  MX_TIM1_Init();
 80030c6:	f000 f967 	bl	8003398 <MX_TIM1_Init>
  MX_TIM14_Init();
 80030ca:	f000 fa31 	bl	8003530 <MX_TIM14_Init>
  MX_I2C1_Init();
 80030ce:	f000 f923 	bl	8003318 <MX_I2C1_Init>
  MX_TIM16_Init();
 80030d2:	f000 fa51 	bl	8003578 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  User_Init();
 80030d6:	f7ff ff8b 	bl	8002ff0 <User_Init>
  /* USER CODE BEGIN WHILE */
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(g_tim14_cnt >= cntl_cyc){
 80030da:	4b28      	ldr	r3, [pc, #160]	; (800317c <main+0xd8>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	2b63      	cmp	r3, #99	; 0x63
 80030e0:	d911      	bls.n	8003106 <main+0x62>
		  //raw = def_AS5600_Read_Raw;
		  raw += 10;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	330a      	adds	r3, #10
 80030e6:	607b      	str	r3, [r7, #4]
		  LED1PWM(raw);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	0019      	movs	r1, r3
 80030ec:	2000      	movs	r0, #0
 80030ee:	f7ff ff49 	bl	8002f84 <LED_pwm>
		  //raw += 10;
		  if(raw >= 1000){
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	23fa      	movs	r3, #250	; 0xfa
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	429a      	cmp	r2, r3
 80030fa:	db01      	blt.n	8003100 <main+0x5c>
			  raw = 0;
 80030fc:	2300      	movs	r3, #0
 80030fe:	607b      	str	r3, [r7, #4]
		  }
		  g_tim14_cnt = 0;
 8003100:	4b1e      	ldr	r3, [pc, #120]	; (800317c <main+0xd8>)
 8003102:	2200      	movs	r2, #0
 8003104:	801a      	strh	r2, [r3, #0]
	  }
/* for debug */
	  if(g_dSW_cnt >= 5000){ 	//500ms
 8003106:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <main+0xdc>)
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	4a1e      	ldr	r2, [pc, #120]	; (8003184 <main+0xe0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d92e      	bls.n	800316e <main+0xca>
		  dSW = dSW_state();
 8003110:	f7ff fe5c 	bl	8002dcc <dSW_state>
 8003114:	0003      	movs	r3, r0
 8003116:	603b      	str	r3, [r7, #0]

		  switch(dSW){
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d029      	beq.n	8003172 <main+0xce>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b03      	cmp	r3, #3
 8003122:	dc1c      	bgt.n	800315e <main+0xba>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	2b02      	cmp	r3, #2
 8003128:	d025      	beq.n	8003176 <main+0xd2>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b02      	cmp	r3, #2
 800312e:	dc16      	bgt.n	800315e <main+0xba>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <main+0x9a>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d008      	beq.n	800314e <main+0xaa>
 800313c:	e00f      	b.n	800315e <main+0xba>
		  	  case 0:
		  		  MD_EN_ON;
 800313e:	2390      	movs	r3, #144	; 0x90
 8003140:	05db      	lsls	r3, r3, #23
 8003142:	2201      	movs	r2, #1
 8003144:	2120      	movs	r1, #32
 8003146:	0018      	movs	r0, r3
 8003148:	f001 fdaf 	bl	8004caa <HAL_GPIO_WritePin>
		  	  	  break;
 800314c:	e014      	b.n	8003178 <main+0xd4>
		  	  case 1:
		  		  MD_EN_ON;
 800314e:	2390      	movs	r3, #144	; 0x90
 8003150:	05db      	lsls	r3, r3, #23
 8003152:	2201      	movs	r2, #1
 8003154:	2120      	movs	r1, #32
 8003156:	0018      	movs	r0, r3
 8003158:	f001 fda7 	bl	8004caa <HAL_GPIO_WritePin>
		  		  break;
 800315c:	e00c      	b.n	8003178 <main+0xd4>
		  	  case 2:
				  break;
			  case 3:
				  break;
			  default:
				  MD_EN_ON;
 800315e:	2390      	movs	r3, #144	; 0x90
 8003160:	05db      	lsls	r3, r3, #23
 8003162:	2201      	movs	r2, #1
 8003164:	2120      	movs	r1, #32
 8003166:	0018      	movs	r0, r3
 8003168:	f001 fd9f 	bl	8004caa <HAL_GPIO_WritePin>
				  break;
 800316c:	e004      	b.n	8003178 <main+0xd4>
		  }
	  }
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	e7b3      	b.n	80030da <main+0x36>
				  break;
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	e7b1      	b.n	80030da <main+0x36>
				  break;
 8003176:	46c0      	nop			; (mov r8, r8)
	  if(g_tim14_cnt >= cntl_cyc){
 8003178:	e7af      	b.n	80030da <main+0x36>
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	2000002c 	.word	0x2000002c
 8003180:	20000052 	.word	0x20000052
 8003184:	00001387 	.word	0x00001387

08003188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003188:	b590      	push	{r4, r7, lr}
 800318a:	b099      	sub	sp, #100	; 0x64
 800318c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800318e:	242c      	movs	r4, #44	; 0x2c
 8003190:	193b      	adds	r3, r7, r4
 8003192:	0018      	movs	r0, r3
 8003194:	2334      	movs	r3, #52	; 0x34
 8003196:	001a      	movs	r2, r3
 8003198:	2100      	movs	r1, #0
 800319a:	f003 fd8a 	bl	8006cb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800319e:	231c      	movs	r3, #28
 80031a0:	18fb      	adds	r3, r7, r3
 80031a2:	0018      	movs	r0, r3
 80031a4:	2310      	movs	r3, #16
 80031a6:	001a      	movs	r2, r3
 80031a8:	2100      	movs	r1, #0
 80031aa:	f003 fd82 	bl	8006cb2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031ae:	1d3b      	adds	r3, r7, #4
 80031b0:	0018      	movs	r0, r3
 80031b2:	2318      	movs	r3, #24
 80031b4:	001a      	movs	r2, r3
 80031b6:	2100      	movs	r1, #0
 80031b8:	f003 fd7b 	bl	8006cb2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80031bc:	0021      	movs	r1, r4
 80031be:	187b      	adds	r3, r7, r1
 80031c0:	2213      	movs	r2, #19
 80031c2:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	2201      	movs	r2, #1
 80031c8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031ca:	187b      	adds	r3, r7, r1
 80031cc:	2201      	movs	r2, #1
 80031ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80031d0:	187b      	adds	r3, r7, r1
 80031d2:	2201      	movs	r2, #1
 80031d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031d6:	187b      	adds	r3, r7, r1
 80031d8:	2210      	movs	r2, #16
 80031da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80031dc:	187b      	adds	r3, r7, r1
 80031de:	2210      	movs	r2, #16
 80031e0:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031e2:	187b      	adds	r3, r7, r1
 80031e4:	2202      	movs	r2, #2
 80031e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031e8:	187b      	adds	r3, r7, r1
 80031ea:	2280      	movs	r2, #128	; 0x80
 80031ec:	0252      	lsls	r2, r2, #9
 80031ee:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80031f0:	187b      	adds	r3, r7, r1
 80031f2:	22a0      	movs	r2, #160	; 0xa0
 80031f4:	0392      	lsls	r2, r2, #14
 80031f6:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80031f8:	187b      	adds	r3, r7, r1
 80031fa:	2201      	movs	r2, #1
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	0018      	movs	r0, r3
 8003202:	f001 fe9d 	bl	8004f40 <HAL_RCC_OscConfig>
 8003206:	1e03      	subs	r3, r0, #0
 8003208:	d001      	beq.n	800320e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800320a:	f000 fae9 	bl	80037e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800320e:	211c      	movs	r1, #28
 8003210:	187b      	adds	r3, r7, r1
 8003212:	2207      	movs	r2, #7
 8003214:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003216:	187b      	adds	r3, r7, r1
 8003218:	2202      	movs	r2, #2
 800321a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800321c:	187b      	adds	r3, r7, r1
 800321e:	2200      	movs	r2, #0
 8003220:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003222:	187b      	adds	r3, r7, r1
 8003224:	2200      	movs	r2, #0
 8003226:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003228:	187b      	adds	r3, r7, r1
 800322a:	2101      	movs	r1, #1
 800322c:	0018      	movs	r0, r3
 800322e:	f002 fa0d 	bl	800564c <HAL_RCC_ClockConfig>
 8003232:	1e03      	subs	r3, r0, #0
 8003234:	d001      	beq.n	800323a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8003236:	f000 fad3 	bl	80037e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800323a:	1d3b      	adds	r3, r7, #4
 800323c:	2220      	movs	r2, #32
 800323e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003240:	1d3b      	adds	r3, r7, #4
 8003242:	2200      	movs	r2, #0
 8003244:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003246:	1d3b      	adds	r3, r7, #4
 8003248:	0018      	movs	r0, r3
 800324a:	f002 fb81 	bl	8005950 <HAL_RCCEx_PeriphCLKConfig>
 800324e:	1e03      	subs	r3, r0, #0
 8003250:	d001      	beq.n	8003256 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8003252:	f000 fac5 	bl	80037e0 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8003256:	f002 fad3 	bl	8005800 <HAL_RCC_EnableCSS>
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b019      	add	sp, #100	; 0x64
 8003260:	bd90      	pop	{r4, r7, pc}
	...

08003264 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	0018      	movs	r0, r3
 800326e:	230c      	movs	r3, #12
 8003270:	001a      	movs	r2, r3
 8003272:	2100      	movs	r1, #0
 8003274:	f003 fd1d 	bl	8006cb2 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8003278:	4b25      	ldr	r3, [pc, #148]	; (8003310 <MX_ADC_Init+0xac>)
 800327a:	4a26      	ldr	r2, [pc, #152]	; (8003314 <MX_ADC_Init+0xb0>)
 800327c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800327e:	4b24      	ldr	r3, [pc, #144]	; (8003310 <MX_ADC_Init+0xac>)
 8003280:	2200      	movs	r2, #0
 8003282:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003284:	4b22      	ldr	r3, [pc, #136]	; (8003310 <MX_ADC_Init+0xac>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800328a:	4b21      	ldr	r3, [pc, #132]	; (8003310 <MX_ADC_Init+0xac>)
 800328c:	2200      	movs	r2, #0
 800328e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003290:	4b1f      	ldr	r3, [pc, #124]	; (8003310 <MX_ADC_Init+0xac>)
 8003292:	2201      	movs	r2, #1
 8003294:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003296:	4b1e      	ldr	r3, [pc, #120]	; (8003310 <MX_ADC_Init+0xac>)
 8003298:	2204      	movs	r2, #4
 800329a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800329c:	4b1c      	ldr	r3, [pc, #112]	; (8003310 <MX_ADC_Init+0xac>)
 800329e:	2200      	movs	r2, #0
 80032a0:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80032a2:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <MX_ADC_Init+0xac>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80032a8:	4b19      	ldr	r3, [pc, #100]	; (8003310 <MX_ADC_Init+0xac>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80032ae:	4b18      	ldr	r3, [pc, #96]	; (8003310 <MX_ADC_Init+0xac>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80032b4:	4b16      	ldr	r3, [pc, #88]	; (8003310 <MX_ADC_Init+0xac>)
 80032b6:	22c2      	movs	r2, #194	; 0xc2
 80032b8:	32ff      	adds	r2, #255	; 0xff
 80032ba:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80032bc:	4b14      	ldr	r3, [pc, #80]	; (8003310 <MX_ADC_Init+0xac>)
 80032be:	2200      	movs	r2, #0
 80032c0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80032c2:	4b13      	ldr	r3, [pc, #76]	; (8003310 <MX_ADC_Init+0xac>)
 80032c4:	2224      	movs	r2, #36	; 0x24
 80032c6:	2101      	movs	r1, #1
 80032c8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80032ca:	4b11      	ldr	r3, [pc, #68]	; (8003310 <MX_ADC_Init+0xac>)
 80032cc:	2201      	movs	r2, #1
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80032d0:	4b0f      	ldr	r3, [pc, #60]	; (8003310 <MX_ADC_Init+0xac>)
 80032d2:	0018      	movs	r0, r3
 80032d4:	f000 ff32 	bl	800413c <HAL_ADC_Init>
 80032d8:	1e03      	subs	r3, r0, #0
 80032da:	d001      	beq.n	80032e0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80032dc:	f000 fa80 	bl	80037e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80032e0:	1d3b      	adds	r3, r7, #4
 80032e2:	2208      	movs	r2, #8
 80032e4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	2280      	movs	r2, #128	; 0x80
 80032ea:	0152      	lsls	r2, r2, #5
 80032ec:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	2202      	movs	r2, #2
 80032f2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032f4:	1d3a      	adds	r2, r7, #4
 80032f6:	4b06      	ldr	r3, [pc, #24]	; (8003310 <MX_ADC_Init+0xac>)
 80032f8:	0011      	movs	r1, r2
 80032fa:	0018      	movs	r0, r3
 80032fc:	f001 f85e 	bl	80043bc <HAL_ADC_ConfigChannel>
 8003300:	1e03      	subs	r3, r0, #0
 8003302:	d001      	beq.n	8003308 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8003304:	f000 fa6c 	bl	80037e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003308:	46c0      	nop			; (mov r8, r8)
 800330a:	46bd      	mov	sp, r7
 800330c:	b004      	add	sp, #16
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000174 	.word	0x20000174
 8003314:	40012400 	.word	0x40012400

08003318 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800331c:	4b1b      	ldr	r3, [pc, #108]	; (800338c <MX_I2C1_Init+0x74>)
 800331e:	4a1c      	ldr	r2, [pc, #112]	; (8003390 <MX_I2C1_Init+0x78>)
 8003320:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8003322:	4b1a      	ldr	r3, [pc, #104]	; (800338c <MX_I2C1_Init+0x74>)
 8003324:	4a1b      	ldr	r2, [pc, #108]	; (8003394 <MX_I2C1_Init+0x7c>)
 8003326:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003328:	4b18      	ldr	r3, [pc, #96]	; (800338c <MX_I2C1_Init+0x74>)
 800332a:	2200      	movs	r2, #0
 800332c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800332e:	4b17      	ldr	r3, [pc, #92]	; (800338c <MX_I2C1_Init+0x74>)
 8003330:	2201      	movs	r2, #1
 8003332:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003334:	4b15      	ldr	r3, [pc, #84]	; (800338c <MX_I2C1_Init+0x74>)
 8003336:	2200      	movs	r2, #0
 8003338:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800333a:	4b14      	ldr	r3, [pc, #80]	; (800338c <MX_I2C1_Init+0x74>)
 800333c:	2200      	movs	r2, #0
 800333e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003340:	4b12      	ldr	r3, [pc, #72]	; (800338c <MX_I2C1_Init+0x74>)
 8003342:	2200      	movs	r2, #0
 8003344:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003346:	4b11      	ldr	r3, [pc, #68]	; (800338c <MX_I2C1_Init+0x74>)
 8003348:	2200      	movs	r2, #0
 800334a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800334c:	4b0f      	ldr	r3, [pc, #60]	; (800338c <MX_I2C1_Init+0x74>)
 800334e:	2200      	movs	r2, #0
 8003350:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003352:	4b0e      	ldr	r3, [pc, #56]	; (800338c <MX_I2C1_Init+0x74>)
 8003354:	0018      	movs	r0, r3
 8003356:	f001 fcc5 	bl	8004ce4 <HAL_I2C_Init>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d001      	beq.n	8003362 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800335e:	f000 fa3f 	bl	80037e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <MX_I2C1_Init+0x74>)
 8003364:	2100      	movs	r1, #0
 8003366:	0018      	movs	r0, r3
 8003368:	f001 fd52 	bl	8004e10 <HAL_I2CEx_ConfigAnalogFilter>
 800336c:	1e03      	subs	r3, r0, #0
 800336e:	d001      	beq.n	8003374 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003370:	f000 fa36 	bl	80037e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003374:	4b05      	ldr	r3, [pc, #20]	; (800338c <MX_I2C1_Init+0x74>)
 8003376:	2100      	movs	r1, #0
 8003378:	0018      	movs	r0, r3
 800337a:	f001 fd95 	bl	8004ea8 <HAL_I2CEx_ConfigDigitalFilter>
 800337e:	1e03      	subs	r3, r0, #0
 8003380:	d001      	beq.n	8003386 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003382:	f000 fa2d 	bl	80037e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000054 	.word	0x20000054
 8003390:	40005400 	.word	0x40005400
 8003394:	2000090e 	.word	0x2000090e

08003398 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b096      	sub	sp, #88	; 0x58
 800339c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800339e:	2348      	movs	r3, #72	; 0x48
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	0018      	movs	r0, r3
 80033a4:	2310      	movs	r3, #16
 80033a6:	001a      	movs	r2, r3
 80033a8:	2100      	movs	r1, #0
 80033aa:	f003 fc82 	bl	8006cb2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033ae:	2340      	movs	r3, #64	; 0x40
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	0018      	movs	r0, r3
 80033b4:	2308      	movs	r3, #8
 80033b6:	001a      	movs	r2, r3
 80033b8:	2100      	movs	r1, #0
 80033ba:	f003 fc7a 	bl	8006cb2 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033be:	2324      	movs	r3, #36	; 0x24
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	0018      	movs	r0, r3
 80033c4:	231c      	movs	r3, #28
 80033c6:	001a      	movs	r2, r3
 80033c8:	2100      	movs	r1, #0
 80033ca:	f003 fc72 	bl	8006cb2 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80033ce:	1d3b      	adds	r3, r7, #4
 80033d0:	0018      	movs	r0, r3
 80033d2:	2320      	movs	r3, #32
 80033d4:	001a      	movs	r2, r3
 80033d6:	2100      	movs	r1, #0
 80033d8:	f003 fc6b 	bl	8006cb2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80033dc:	4b51      	ldr	r3, [pc, #324]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033de:	4a52      	ldr	r2, [pc, #328]	; (8003528 <MX_TIM1_Init+0x190>)
 80033e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80033e2:	4b50      	ldr	r3, [pc, #320]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80033e8:	4b4e      	ldr	r3, [pc, #312]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033ea:	2220      	movs	r2, #32
 80033ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 80033ee:	4b4d      	ldr	r3, [pc, #308]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033f0:	4a4e      	ldr	r2, [pc, #312]	; (800352c <MX_TIM1_Init+0x194>)
 80033f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033f4:	4b4b      	ldr	r3, [pc, #300]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80033fa:	4b4a      	ldr	r3, [pc, #296]	; (8003524 <MX_TIM1_Init+0x18c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003400:	4b48      	ldr	r3, [pc, #288]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003402:	2200      	movs	r2, #0
 8003404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003406:	4b47      	ldr	r3, [pc, #284]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003408:	0018      	movs	r0, r3
 800340a:	f002 fb8f 	bl	8005b2c <HAL_TIM_Base_Init>
 800340e:	1e03      	subs	r3, r0, #0
 8003410:	d001      	beq.n	8003416 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8003412:	f000 f9e5 	bl	80037e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003416:	2148      	movs	r1, #72	; 0x48
 8003418:	187b      	adds	r3, r7, r1
 800341a:	2280      	movs	r2, #128	; 0x80
 800341c:	0152      	lsls	r2, r2, #5
 800341e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003420:	187a      	adds	r2, r7, r1
 8003422:	4b40      	ldr	r3, [pc, #256]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f002 ff40 	bl	80062ac <HAL_TIM_ConfigClockSource>
 800342c:	1e03      	subs	r3, r0, #0
 800342e:	d001      	beq.n	8003434 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8003430:	f000 f9d6 	bl	80037e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003434:	4b3b      	ldr	r3, [pc, #236]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003436:	0018      	movs	r0, r3
 8003438:	f002 fc58 	bl	8005cec <HAL_TIM_PWM_Init>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d001      	beq.n	8003444 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8003440:	f000 f9ce 	bl	80037e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003444:	2140      	movs	r1, #64	; 0x40
 8003446:	187b      	adds	r3, r7, r1
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800344c:	187b      	adds	r3, r7, r1
 800344e:	2200      	movs	r2, #0
 8003450:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003452:	187a      	adds	r2, r7, r1
 8003454:	4b33      	ldr	r3, [pc, #204]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003456:	0011      	movs	r1, r2
 8003458:	0018      	movs	r0, r3
 800345a:	f003 fb37 	bl	8006acc <HAL_TIMEx_MasterConfigSynchronization>
 800345e:	1e03      	subs	r3, r0, #0
 8003460:	d001      	beq.n	8003466 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8003462:	f000 f9bd 	bl	80037e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003466:	2124      	movs	r1, #36	; 0x24
 8003468:	187b      	adds	r3, r7, r1
 800346a:	2260      	movs	r2, #96	; 0x60
 800346c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800346e:	187b      	adds	r3, r7, r1
 8003470:	2200      	movs	r2, #0
 8003472:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003474:	187b      	adds	r3, r7, r1
 8003476:	2200      	movs	r2, #0
 8003478:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800347a:	187b      	adds	r3, r7, r1
 800347c:	2200      	movs	r2, #0
 800347e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003480:	187b      	adds	r3, r7, r1
 8003482:	2200      	movs	r2, #0
 8003484:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003486:	187b      	adds	r3, r7, r1
 8003488:	2200      	movs	r2, #0
 800348a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800348c:	187b      	adds	r3, r7, r1
 800348e:	2200      	movs	r2, #0
 8003490:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003492:	1879      	adds	r1, r7, r1
 8003494:	4b23      	ldr	r3, [pc, #140]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003496:	2200      	movs	r2, #0
 8003498:	0018      	movs	r0, r3
 800349a:	f002 fe41 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 800349e:	1e03      	subs	r3, r0, #0
 80034a0:	d001      	beq.n	80034a6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80034a2:	f000 f99d 	bl	80037e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034a6:	2324      	movs	r3, #36	; 0x24
 80034a8:	18f9      	adds	r1, r7, r3
 80034aa:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <MX_TIM1_Init+0x18c>)
 80034ac:	2204      	movs	r2, #4
 80034ae:	0018      	movs	r0, r3
 80034b0:	f002 fe36 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 80034b4:	1e03      	subs	r3, r0, #0
 80034b6:	d001      	beq.n	80034bc <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 80034b8:	f000 f992 	bl	80037e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034bc:	2324      	movs	r3, #36	; 0x24
 80034be:	18f9      	adds	r1, r7, r3
 80034c0:	4b18      	ldr	r3, [pc, #96]	; (8003524 <MX_TIM1_Init+0x18c>)
 80034c2:	2208      	movs	r2, #8
 80034c4:	0018      	movs	r0, r3
 80034c6:	f002 fe2b 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 80034ca:	1e03      	subs	r3, r0, #0
 80034cc:	d001      	beq.n	80034d2 <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80034ce:	f000 f987 	bl	80037e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80034d2:	1d3b      	adds	r3, r7, #4
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80034d8:	1d3b      	adds	r3, r7, #4
 80034da:	2200      	movs	r2, #0
 80034dc:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80034de:	1d3b      	adds	r3, r7, #4
 80034e0:	2200      	movs	r2, #0
 80034e2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80034e4:	1d3b      	adds	r3, r7, #4
 80034e6:	2200      	movs	r2, #0
 80034e8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80034ea:	1d3b      	adds	r3, r7, #4
 80034ec:	2200      	movs	r2, #0
 80034ee:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80034f0:	1d3b      	adds	r3, r7, #4
 80034f2:	2280      	movs	r2, #128	; 0x80
 80034f4:	0192      	lsls	r2, r2, #6
 80034f6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034f8:	1d3b      	adds	r3, r7, #4
 80034fa:	2200      	movs	r2, #0
 80034fc:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80034fe:	1d3a      	adds	r2, r7, #4
 8003500:	4b08      	ldr	r3, [pc, #32]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003502:	0011      	movs	r1, r2
 8003504:	0018      	movs	r0, r3
 8003506:	f003 fb39 	bl	8006b7c <HAL_TIMEx_ConfigBreakDeadTime>
 800350a:	1e03      	subs	r3, r0, #0
 800350c:	d001      	beq.n	8003512 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800350e:	f000 f967 	bl	80037e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003512:	4b04      	ldr	r3, [pc, #16]	; (8003524 <MX_TIM1_Init+0x18c>)
 8003514:	0018      	movs	r0, r3
 8003516:	f000 fc4f 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	46bd      	mov	sp, r7
 800351e:	b016      	add	sp, #88	; 0x58
 8003520:	bd80      	pop	{r7, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	200000a0 	.word	0x200000a0
 8003528:	40012c00 	.word	0x40012c00
 800352c:	0000095f 	.word	0x0000095f

08003530 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <MX_TIM14_Init+0x40>)
 8003536:	4a0f      	ldr	r2, [pc, #60]	; (8003574 <MX_TIM14_Init+0x44>)
 8003538:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 47;
 800353a:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <MX_TIM14_Init+0x40>)
 800353c:	222f      	movs	r2, #47	; 0x2f
 800353e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003540:	4b0b      	ldr	r3, [pc, #44]	; (8003570 <MX_TIM14_Init+0x40>)
 8003542:	2200      	movs	r2, #0
 8003544:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 99;
 8003546:	4b0a      	ldr	r3, [pc, #40]	; (8003570 <MX_TIM14_Init+0x40>)
 8003548:	2263      	movs	r2, #99	; 0x63
 800354a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800354c:	4b08      	ldr	r3, [pc, #32]	; (8003570 <MX_TIM14_Init+0x40>)
 800354e:	2200      	movs	r2, #0
 8003550:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003552:	4b07      	ldr	r3, [pc, #28]	; (8003570 <MX_TIM14_Init+0x40>)
 8003554:	2200      	movs	r2, #0
 8003556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003558:	4b05      	ldr	r3, [pc, #20]	; (8003570 <MX_TIM14_Init+0x40>)
 800355a:	0018      	movs	r0, r3
 800355c:	f002 fae6 	bl	8005b2c <HAL_TIM_Base_Init>
 8003560:	1e03      	subs	r3, r0, #0
 8003562:	d001      	beq.n	8003568 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003564:	f000 f93c 	bl	80037e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003568:	46c0      	nop			; (mov r8, r8)
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	200000e8 	.word	0x200000e8
 8003574:	40002000 	.word	0x40002000

08003578 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b090      	sub	sp, #64	; 0x40
 800357c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800357e:	2324      	movs	r3, #36	; 0x24
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	0018      	movs	r0, r3
 8003584:	231c      	movs	r3, #28
 8003586:	001a      	movs	r2, r3
 8003588:	2100      	movs	r1, #0
 800358a:	f003 fb92 	bl	8006cb2 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800358e:	1d3b      	adds	r3, r7, #4
 8003590:	0018      	movs	r0, r3
 8003592:	2320      	movs	r3, #32
 8003594:	001a      	movs	r2, r3
 8003596:	2100      	movs	r1, #0
 8003598:	f003 fb8b 	bl	8006cb2 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800359c:	4b36      	ldr	r3, [pc, #216]	; (8003678 <MX_TIM16_Init+0x100>)
 800359e:	4a37      	ldr	r2, [pc, #220]	; (800367c <MX_TIM16_Init+0x104>)
 80035a0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80035a2:	4b35      	ldr	r3, [pc, #212]	; (8003678 <MX_TIM16_Init+0x100>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035a8:	4b33      	ldr	r3, [pc, #204]	; (8003678 <MX_TIM16_Init+0x100>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80035ae:	4b32      	ldr	r3, [pc, #200]	; (8003678 <MX_TIM16_Init+0x100>)
 80035b0:	4a33      	ldr	r2, [pc, #204]	; (8003680 <MX_TIM16_Init+0x108>)
 80035b2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035b4:	4b30      	ldr	r3, [pc, #192]	; (8003678 <MX_TIM16_Init+0x100>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80035ba:	4b2f      	ldr	r3, [pc, #188]	; (8003678 <MX_TIM16_Init+0x100>)
 80035bc:	2200      	movs	r2, #0
 80035be:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c0:	4b2d      	ldr	r3, [pc, #180]	; (8003678 <MX_TIM16_Init+0x100>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80035c6:	4b2c      	ldr	r3, [pc, #176]	; (8003678 <MX_TIM16_Init+0x100>)
 80035c8:	0018      	movs	r0, r3
 80035ca:	f002 faaf 	bl	8005b2c <HAL_TIM_Base_Init>
 80035ce:	1e03      	subs	r3, r0, #0
 80035d0:	d001      	beq.n	80035d6 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 80035d2:	f000 f905 	bl	80037e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80035d6:	4b28      	ldr	r3, [pc, #160]	; (8003678 <MX_TIM16_Init+0x100>)
 80035d8:	0018      	movs	r0, r3
 80035da:	f002 fb87 	bl	8005cec <HAL_TIM_PWM_Init>
 80035de:	1e03      	subs	r3, r0, #0
 80035e0:	d001      	beq.n	80035e6 <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 80035e2:	f000 f8fd 	bl	80037e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035e6:	2124      	movs	r1, #36	; 0x24
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	2260      	movs	r2, #96	; 0x60
 80035ec:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80035ee:	187b      	adds	r3, r7, r1
 80035f0:	2200      	movs	r2, #0
 80035f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2200      	movs	r2, #0
 80035fe:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	2200      	movs	r2, #0
 8003604:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003606:	187b      	adds	r3, r7, r1
 8003608:	2200      	movs	r2, #0
 800360a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800360c:	187b      	adds	r3, r7, r1
 800360e:	2200      	movs	r2, #0
 8003610:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003612:	1879      	adds	r1, r7, r1
 8003614:	4b18      	ldr	r3, [pc, #96]	; (8003678 <MX_TIM16_Init+0x100>)
 8003616:	2200      	movs	r2, #0
 8003618:	0018      	movs	r0, r3
 800361a:	f002 fd81 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 800361e:	1e03      	subs	r3, r0, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 8003622:	f000 f8dd 	bl	80037e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800362c:	1d3b      	adds	r3, r7, #4
 800362e:	2200      	movs	r2, #0
 8003630:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003632:	1d3b      	adds	r3, r7, #4
 8003634:	2200      	movs	r2, #0
 8003636:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003638:	1d3b      	adds	r3, r7, #4
 800363a:	2200      	movs	r2, #0
 800363c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800363e:	1d3b      	adds	r3, r7, #4
 8003640:	2200      	movs	r2, #0
 8003642:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003644:	1d3b      	adds	r3, r7, #4
 8003646:	2280      	movs	r2, #128	; 0x80
 8003648:	0192      	lsls	r2, r2, #6
 800364a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800364c:	1d3b      	adds	r3, r7, #4
 800364e:	2200      	movs	r2, #0
 8003650:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8003652:	1d3a      	adds	r2, r7, #4
 8003654:	4b08      	ldr	r3, [pc, #32]	; (8003678 <MX_TIM16_Init+0x100>)
 8003656:	0011      	movs	r1, r2
 8003658:	0018      	movs	r0, r3
 800365a:	f003 fa8f 	bl	8006b7c <HAL_TIMEx_ConfigBreakDeadTime>
 800365e:	1e03      	subs	r3, r0, #0
 8003660:	d001      	beq.n	8003666 <MX_TIM16_Init+0xee>
  {
    Error_Handler();
 8003662:	f000 f8bd 	bl	80037e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8003666:	4b04      	ldr	r3, [pc, #16]	; (8003678 <MX_TIM16_Init+0x100>)
 8003668:	0018      	movs	r0, r3
 800366a:	f000 fba5 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	46bd      	mov	sp, r7
 8003672:	b010      	add	sp, #64	; 0x40
 8003674:	bd80      	pop	{r7, pc}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	200001b4 	.word	0x200001b4
 800367c:	40014400 	.word	0x40014400
 8003680:	0000ffff 	.word	0x0000ffff

08003684 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800368a:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <MX_DMA_Init+0x38>)
 800368c:	695a      	ldr	r2, [r3, #20]
 800368e:	4b0b      	ldr	r3, [pc, #44]	; (80036bc <MX_DMA_Init+0x38>)
 8003690:	2101      	movs	r1, #1
 8003692:	430a      	orrs	r2, r1
 8003694:	615a      	str	r2, [r3, #20]
 8003696:	4b09      	ldr	r3, [pc, #36]	; (80036bc <MX_DMA_Init+0x38>)
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	2201      	movs	r2, #1
 800369c:	4013      	ands	r3, r2
 800369e:	607b      	str	r3, [r7, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036a2:	2200      	movs	r2, #0
 80036a4:	2100      	movs	r1, #0
 80036a6:	2009      	movs	r0, #9
 80036a8:	f001 f842 	bl	8004730 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80036ac:	2009      	movs	r0, #9
 80036ae:	f001 f854 	bl	800475a <HAL_NVIC_EnableIRQ>

}
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	46bd      	mov	sp, r7
 80036b6:	b002      	add	sp, #8
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	40021000 	.word	0x40021000

080036c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036c0:	b590      	push	{r4, r7, lr}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c6:	240c      	movs	r4, #12
 80036c8:	193b      	adds	r3, r7, r4
 80036ca:	0018      	movs	r0, r3
 80036cc:	2314      	movs	r3, #20
 80036ce:	001a      	movs	r2, r3
 80036d0:	2100      	movs	r1, #0
 80036d2:	f003 faee 	bl	8006cb2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d6:	4b40      	ldr	r3, [pc, #256]	; (80037d8 <MX_GPIO_Init+0x118>)
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	4b3f      	ldr	r3, [pc, #252]	; (80037d8 <MX_GPIO_Init+0x118>)
 80036dc:	2180      	movs	r1, #128	; 0x80
 80036de:	03c9      	lsls	r1, r1, #15
 80036e0:	430a      	orrs	r2, r1
 80036e2:	615a      	str	r2, [r3, #20]
 80036e4:	4b3c      	ldr	r3, [pc, #240]	; (80037d8 <MX_GPIO_Init+0x118>)
 80036e6:	695a      	ldr	r2, [r3, #20]
 80036e8:	2380      	movs	r3, #128	; 0x80
 80036ea:	03db      	lsls	r3, r3, #15
 80036ec:	4013      	ands	r3, r2
 80036ee:	60bb      	str	r3, [r7, #8]
 80036f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f2:	4b39      	ldr	r3, [pc, #228]	; (80037d8 <MX_GPIO_Init+0x118>)
 80036f4:	695a      	ldr	r2, [r3, #20]
 80036f6:	4b38      	ldr	r3, [pc, #224]	; (80037d8 <MX_GPIO_Init+0x118>)
 80036f8:	2180      	movs	r1, #128	; 0x80
 80036fa:	0289      	lsls	r1, r1, #10
 80036fc:	430a      	orrs	r2, r1
 80036fe:	615a      	str	r2, [r3, #20]
 8003700:	4b35      	ldr	r3, [pc, #212]	; (80037d8 <MX_GPIO_Init+0x118>)
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	2380      	movs	r3, #128	; 0x80
 8003706:	029b      	lsls	r3, r3, #10
 8003708:	4013      	ands	r3, r2
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800370e:	4b32      	ldr	r3, [pc, #200]	; (80037d8 <MX_GPIO_Init+0x118>)
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	4b31      	ldr	r3, [pc, #196]	; (80037d8 <MX_GPIO_Init+0x118>)
 8003714:	2180      	movs	r1, #128	; 0x80
 8003716:	02c9      	lsls	r1, r1, #11
 8003718:	430a      	orrs	r2, r1
 800371a:	615a      	str	r2, [r3, #20]
 800371c:	4b2e      	ldr	r3, [pc, #184]	; (80037d8 <MX_GPIO_Init+0x118>)
 800371e:	695a      	ldr	r2, [r3, #20]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	02db      	lsls	r3, r3, #11
 8003724:	4013      	ands	r3, r2
 8003726:	603b      	str	r3, [r7, #0]
 8003728:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MD_EN_GPIO_Port, MD_EN_Pin, GPIO_PIN_RESET);
 800372a:	2390      	movs	r3, #144	; 0x90
 800372c:	05db      	lsls	r3, r3, #23
 800372e:	2200      	movs	r2, #0
 8003730:	2120      	movs	r1, #32
 8003732:	0018      	movs	r0, r3
 8003734:	f001 fab9 	bl	8004caa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MD_EN_Pin */
  GPIO_InitStruct.Pin = MD_EN_Pin;
 8003738:	193b      	adds	r3, r7, r4
 800373a:	2220      	movs	r2, #32
 800373c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800373e:	193b      	adds	r3, r7, r4
 8003740:	2201      	movs	r2, #1
 8003742:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003744:	193b      	adds	r3, r7, r4
 8003746:	2202      	movs	r2, #2
 8003748:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374a:	193b      	adds	r3, r7, r4
 800374c:	2200      	movs	r2, #0
 800374e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MD_EN_GPIO_Port, &GPIO_InitStruct);
 8003750:	193a      	adds	r2, r7, r4
 8003752:	2390      	movs	r3, #144	; 0x90
 8003754:	05db      	lsls	r3, r3, #23
 8003756:	0011      	movs	r1, r2
 8003758:	0018      	movs	r0, r3
 800375a:	f001 f921 	bl	80049a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800375e:	0021      	movs	r1, r4
 8003760:	187b      	adds	r3, r7, r1
 8003762:	22c0      	movs	r2, #192	; 0xc0
 8003764:	0152      	lsls	r2, r2, #5
 8003766:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003768:	000c      	movs	r4, r1
 800376a:	193b      	adds	r3, r7, r4
 800376c:	2202      	movs	r2, #2
 800376e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003770:	193b      	adds	r3, r7, r4
 8003772:	2200      	movs	r2, #0
 8003774:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003776:	193b      	adds	r3, r7, r4
 8003778:	2203      	movs	r2, #3
 800377a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800377c:	193b      	adds	r3, r7, r4
 800377e:	2204      	movs	r2, #4
 8003780:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003782:	193a      	adds	r2, r7, r4
 8003784:	2390      	movs	r3, #144	; 0x90
 8003786:	05db      	lsls	r3, r3, #23
 8003788:	0011      	movs	r1, r2
 800378a:	0018      	movs	r0, r3
 800378c:	f001 f908 	bl	80049a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : dSW4_Pin */
  GPIO_InitStruct.Pin = dSW4_Pin;
 8003790:	193b      	adds	r3, r7, r4
 8003792:	2280      	movs	r2, #128	; 0x80
 8003794:	0212      	lsls	r2, r2, #8
 8003796:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003798:	193b      	adds	r3, r7, r4
 800379a:	2200      	movs	r2, #0
 800379c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800379e:	193b      	adds	r3, r7, r4
 80037a0:	2201      	movs	r2, #1
 80037a2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(dSW4_GPIO_Port, &GPIO_InitStruct);
 80037a4:	193a      	adds	r2, r7, r4
 80037a6:	2390      	movs	r3, #144	; 0x90
 80037a8:	05db      	lsls	r3, r3, #23
 80037aa:	0011      	movs	r1, r2
 80037ac:	0018      	movs	r0, r3
 80037ae:	f001 f8f7 	bl	80049a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : dSW3_Pin dSW2_Pin dSW1_Pin */
  GPIO_InitStruct.Pin = dSW3_Pin|dSW2_Pin|dSW1_Pin;
 80037b2:	193b      	adds	r3, r7, r4
 80037b4:	2238      	movs	r2, #56	; 0x38
 80037b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037b8:	193b      	adds	r3, r7, r4
 80037ba:	2200      	movs	r2, #0
 80037bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037be:	193b      	adds	r3, r7, r4
 80037c0:	2201      	movs	r2, #1
 80037c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c4:	193b      	adds	r3, r7, r4
 80037c6:	4a05      	ldr	r2, [pc, #20]	; (80037dc <MX_GPIO_Init+0x11c>)
 80037c8:	0019      	movs	r1, r3
 80037ca:	0010      	movs	r0, r2
 80037cc:	f001 f8e8 	bl	80049a0 <HAL_GPIO_Init>

}
 80037d0:	46c0      	nop			; (mov r8, r8)
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b009      	add	sp, #36	; 0x24
 80037d6:	bd90      	pop	{r4, r7, pc}
 80037d8:	40021000 	.word	0x40021000
 80037dc:	48000400 	.word	0x48000400

080037e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80037e4:	46c0      	nop			; (mov r8, r8)
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <my_sin>:
 */

#include "mylib.h"
#include "stdint.h"

float my_sin(float x){
 80037ec:	b5b0      	push	{r4, r5, r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	float result = x, t = x;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	617b      	str	r3, [r7, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	613b      	str	r3, [r7, #16]
	int8_t i = 0;
 80037fc:	210f      	movs	r1, #15
 80037fe:	187b      	adds	r3, r7, r1
 8003800:	2200      	movs	r2, #0
 8003802:	701a      	strb	r2, [r3, #0]

	for(i=1;i<11;i++){
 8003804:	187b      	adds	r3, r7, r1
 8003806:	2201      	movs	r2, #1
 8003808:	701a      	strb	r2, [r3, #0]
 800380a:	e031      	b.n	8003870 <my_sin+0x84>
		t *= -(x*x)/((i*2)*(i*2 + 1));
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7fd f8fc 	bl	8000a0c <__aeabi_fmul>
 8003814:	1c03      	adds	r3, r0, #0
 8003816:	1c1a      	adds	r2, r3, #0
 8003818:	2380      	movs	r3, #128	; 0x80
 800381a:	061b      	lsls	r3, r3, #24
 800381c:	4053      	eors	r3, r2
 800381e:	001c      	movs	r4, r3
 8003820:	250f      	movs	r5, #15
 8003822:	197b      	adds	r3, r7, r5
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	b25b      	sxtb	r3, r3
 8003828:	197a      	adds	r2, r7, r5
 800382a:	7812      	ldrb	r2, [r2, #0]
 800382c:	b252      	sxtb	r2, r2
 800382e:	0052      	lsls	r2, r2, #1
 8003830:	3201      	adds	r2, #1
 8003832:	4353      	muls	r3, r2
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	0018      	movs	r0, r3
 8003838:	f7fd fbea 	bl	8001010 <__aeabi_i2f>
 800383c:	1c03      	adds	r3, r0, #0
 800383e:	1c19      	adds	r1, r3, #0
 8003840:	1c20      	adds	r0, r4, #0
 8003842:	f7fc ff19 	bl	8000678 <__aeabi_fdiv>
 8003846:	1c03      	adds	r3, r0, #0
 8003848:	1c19      	adds	r1, r3, #0
 800384a:	6938      	ldr	r0, [r7, #16]
 800384c:	f7fd f8de 	bl	8000a0c <__aeabi_fmul>
 8003850:	1c03      	adds	r3, r0, #0
 8003852:	613b      	str	r3, [r7, #16]
		result += t;
 8003854:	6939      	ldr	r1, [r7, #16]
 8003856:	6978      	ldr	r0, [r7, #20]
 8003858:	f7fc fd72 	bl	8000340 <__aeabi_fadd>
 800385c:	1c03      	adds	r3, r0, #0
 800385e:	617b      	str	r3, [r7, #20]
	for(i=1;i<11;i++){
 8003860:	197b      	adds	r3, r7, r5
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b25b      	sxtb	r3, r3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	3301      	adds	r3, #1
 800386a:	b2da      	uxtb	r2, r3
 800386c:	197b      	adds	r3, r7, r5
 800386e:	701a      	strb	r2, [r3, #0]
 8003870:	230f      	movs	r3, #15
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	b25b      	sxtb	r3, r3
 8003878:	2b0a      	cmp	r3, #10
 800387a:	ddc7      	ble.n	800380c <my_sin+0x20>
	}
	if(result>1) result = 1;
 800387c:	21fe      	movs	r1, #254	; 0xfe
 800387e:	0589      	lsls	r1, r1, #22
 8003880:	6978      	ldr	r0, [r7, #20]
 8003882:	f7fc fd31 	bl	80002e8 <__aeabi_fcmpgt>
 8003886:	1e03      	subs	r3, r0, #0
 8003888:	d003      	beq.n	8003892 <my_sin+0xa6>
 800388a:	23fe      	movs	r3, #254	; 0xfe
 800388c:	059b      	lsls	r3, r3, #22
 800388e:	617b      	str	r3, [r7, #20]
 8003890:	e007      	b.n	80038a2 <my_sin+0xb6>
	else if(result<-1) result = -1;
 8003892:	4906      	ldr	r1, [pc, #24]	; (80038ac <my_sin+0xc0>)
 8003894:	6978      	ldr	r0, [r7, #20]
 8003896:	f7fc fd13 	bl	80002c0 <__aeabi_fcmplt>
 800389a:	1e03      	subs	r3, r0, #0
 800389c:	d001      	beq.n	80038a2 <my_sin+0xb6>
 800389e:	4b03      	ldr	r3, [pc, #12]	; (80038ac <my_sin+0xc0>)
 80038a0:	617b      	str	r3, [r7, #20]
	else;
	return result;
 80038a2:	697b      	ldr	r3, [r7, #20]
}
 80038a4:	1c18      	adds	r0, r3, #0
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b006      	add	sp, #24
 80038aa:	bdb0      	pop	{r4, r5, r7, pc}
 80038ac:	bf800000 	.word	0xbf800000

080038b0 <my_cos>:

float my_cos(float x){		// -PI =< x =< PI
 80038b0:	b590      	push	{r4, r7, lr}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
	float result = 1, t = 1;
 80038b8:	23fe      	movs	r3, #254	; 0xfe
 80038ba:	059b      	lsls	r3, r3, #22
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	23fe      	movs	r3, #254	; 0xfe
 80038c0:	059b      	lsls	r3, r3, #22
 80038c2:	613b      	str	r3, [r7, #16]
	int i = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]

	if(x >= PI){
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7ff f991 	bl	8002bf0 <__aeabi_f2d>
 80038ce:	4a2d      	ldr	r2, [pc, #180]	; (8003984 <my_cos+0xd4>)
 80038d0:	4b2d      	ldr	r3, [pc, #180]	; (8003988 <my_cos+0xd8>)
 80038d2:	f7fc fcd9 	bl	8000288 <__aeabi_dcmpge>
 80038d6:	1e03      	subs	r3, r0, #0
 80038d8:	d00e      	beq.n	80038f8 <my_cos+0x48>
		x -= TWOPI;
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff f988 	bl	8002bf0 <__aeabi_f2d>
 80038e0:	4a28      	ldr	r2, [pc, #160]	; (8003984 <my_cos+0xd4>)
 80038e2:	4b2a      	ldr	r3, [pc, #168]	; (800398c <my_cos+0xdc>)
 80038e4:	f7fe fdf2 	bl	80024cc <__aeabi_dsub>
 80038e8:	0002      	movs	r2, r0
 80038ea:	000b      	movs	r3, r1
 80038ec:	0010      	movs	r0, r2
 80038ee:	0019      	movs	r1, r3
 80038f0:	f7ff f9c6 	bl	8002c80 <__aeabi_d2f>
 80038f4:	1c03      	adds	r3, r0, #0
 80038f6:	607b      	str	r3, [r7, #4]
	}

	for(i=1;i<11;i++){
 80038f8:	2301      	movs	r3, #1
 80038fa:	60fb      	str	r3, [r7, #12]
 80038fc:	e027      	b.n	800394e <my_cos+0x9e>
		t *= -(x*x)/((i*2)*(i*2 - 1));
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7fd f883 	bl	8000a0c <__aeabi_fmul>
 8003906:	1c03      	adds	r3, r0, #0
 8003908:	1c1a      	adds	r2, r3, #0
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	061b      	lsls	r3, r3, #24
 800390e:	4053      	eors	r3, r2
 8003910:	001c      	movs	r4, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	3b01      	subs	r3, #1
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4353      	muls	r3, r2
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	0018      	movs	r0, r3
 8003920:	f7fd fb76 	bl	8001010 <__aeabi_i2f>
 8003924:	1c03      	adds	r3, r0, #0
 8003926:	1c19      	adds	r1, r3, #0
 8003928:	1c20      	adds	r0, r4, #0
 800392a:	f7fc fea5 	bl	8000678 <__aeabi_fdiv>
 800392e:	1c03      	adds	r3, r0, #0
 8003930:	1c19      	adds	r1, r3, #0
 8003932:	6938      	ldr	r0, [r7, #16]
 8003934:	f7fd f86a 	bl	8000a0c <__aeabi_fmul>
 8003938:	1c03      	adds	r3, r0, #0
 800393a:	613b      	str	r3, [r7, #16]
		result += t;
 800393c:	6939      	ldr	r1, [r7, #16]
 800393e:	6978      	ldr	r0, [r7, #20]
 8003940:	f7fc fcfe 	bl	8000340 <__aeabi_fadd>
 8003944:	1c03      	adds	r3, r0, #0
 8003946:	617b      	str	r3, [r7, #20]
	for(i=1;i<11;i++){
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	3301      	adds	r3, #1
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2b0a      	cmp	r3, #10
 8003952:	ddd4      	ble.n	80038fe <my_cos+0x4e>
	}

	if(result>1) result = 1;
 8003954:	21fe      	movs	r1, #254	; 0xfe
 8003956:	0589      	lsls	r1, r1, #22
 8003958:	6978      	ldr	r0, [r7, #20]
 800395a:	f7fc fcc5 	bl	80002e8 <__aeabi_fcmpgt>
 800395e:	1e03      	subs	r3, r0, #0
 8003960:	d003      	beq.n	800396a <my_cos+0xba>
 8003962:	23fe      	movs	r3, #254	; 0xfe
 8003964:	059b      	lsls	r3, r3, #22
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	e007      	b.n	800397a <my_cos+0xca>
	else if(result<-1) result = -1;
 800396a:	4909      	ldr	r1, [pc, #36]	; (8003990 <my_cos+0xe0>)
 800396c:	6978      	ldr	r0, [r7, #20]
 800396e:	f7fc fca7 	bl	80002c0 <__aeabi_fcmplt>
 8003972:	1e03      	subs	r3, r0, #0
 8003974:	d001      	beq.n	800397a <my_cos+0xca>
 8003976:	4b06      	ldr	r3, [pc, #24]	; (8003990 <my_cos+0xe0>)
 8003978:	617b      	str	r3, [r7, #20]
	else;
	return result;
 800397a:	697b      	ldr	r3, [r7, #20]
}
 800397c:	1c18      	adds	r0, r3, #0
 800397e:	46bd      	mov	sp, r7
 8003980:	b007      	add	sp, #28
 8003982:	bd90      	pop	{r4, r7, pc}
 8003984:	54411744 	.word	0x54411744
 8003988:	400921fb 	.word	0x400921fb
 800398c:	401921fb 	.word	0x401921fb
 8003990:	bf800000 	.word	0xbf800000

08003994 <dq2uvw>:
//HIP
void HIP(m_carrier_t *a, float *Vmax, float *Vmin){
}

//ts [s], vm [mV], Fe1 PWM[Hz]
void dq2uvw(m_carrier_t *a, int16_t angle){
 8003994:	b5b0      	push	{r4, r5, r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	000a      	movs	r2, r1
 800399e:	1cbb      	adds	r3, r7, #2
 80039a0:	801a      	strh	r2, [r3, #0]
	float rad, Va, Vb, sin0, cos0;

	rad = (float)angle*TWOPI/3600;
 80039a2:	1cbb      	adds	r3, r7, #2
 80039a4:	2200      	movs	r2, #0
 80039a6:	5e9b      	ldrsh	r3, [r3, r2]
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fd fb31 	bl	8001010 <__aeabi_i2f>
 80039ae:	1c03      	adds	r3, r0, #0
 80039b0:	1c18      	adds	r0, r3, #0
 80039b2:	f7ff f91d 	bl	8002bf0 <__aeabi_f2d>
 80039b6:	4a57      	ldr	r2, [pc, #348]	; (8003b14 <dq2uvw+0x180>)
 80039b8:	4b57      	ldr	r3, [pc, #348]	; (8003b18 <dq2uvw+0x184>)
 80039ba:	f7fe fb1b 	bl	8001ff4 <__aeabi_dmul>
 80039be:	0002      	movs	r2, r0
 80039c0:	000b      	movs	r3, r1
 80039c2:	0010      	movs	r0, r2
 80039c4:	0019      	movs	r1, r3
 80039c6:	2200      	movs	r2, #0
 80039c8:	4b54      	ldr	r3, [pc, #336]	; (8003b1c <dq2uvw+0x188>)
 80039ca:	f7fd ff0d 	bl	80017e8 <__aeabi_ddiv>
 80039ce:	0002      	movs	r2, r0
 80039d0:	000b      	movs	r3, r1
 80039d2:	0010      	movs	r0, r2
 80039d4:	0019      	movs	r1, r3
 80039d6:	f7ff f953 	bl	8002c80 <__aeabi_d2f>
 80039da:	1c03      	adds	r3, r0, #0
 80039dc:	61fb      	str	r3, [r7, #28]

	sin0 = my_sin(rad);
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	1c18      	adds	r0, r3, #0
 80039e2:	f7ff ff03 	bl	80037ec <my_sin>
 80039e6:	1c03      	adds	r3, r0, #0
 80039e8:	61bb      	str	r3, [r7, #24]
	cos0 = my_cos(rad);
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	1c18      	adds	r0, r3, #0
 80039ee:	f7ff ff5f 	bl	80038b0 <my_cos>
 80039f2:	1c03      	adds	r3, r0, #0
 80039f4:	617b      	str	r3, [r7, #20]

	Va = cos0*a->Vd - sin0*a->Vq;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	6979      	ldr	r1, [r7, #20]
 80039fc:	1c18      	adds	r0, r3, #0
 80039fe:	f7fd f805 	bl	8000a0c <__aeabi_fmul>
 8003a02:	1c03      	adds	r3, r0, #0
 8003a04:	1c1c      	adds	r4, r3, #0
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	69b9      	ldr	r1, [r7, #24]
 8003a0c:	1c18      	adds	r0, r3, #0
 8003a0e:	f7fc fffd 	bl	8000a0c <__aeabi_fmul>
 8003a12:	1c03      	adds	r3, r0, #0
 8003a14:	1c19      	adds	r1, r3, #0
 8003a16:	1c20      	adds	r0, r4, #0
 8003a18:	f7fd f912 	bl	8000c40 <__aeabi_fsub>
 8003a1c:	1c03      	adds	r3, r0, #0
 8003a1e:	613b      	str	r3, [r7, #16]
	Vb = sin0*a->Vd + cos0*a->Vq;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	69b9      	ldr	r1, [r7, #24]
 8003a26:	1c18      	adds	r0, r3, #0
 8003a28:	f7fc fff0 	bl	8000a0c <__aeabi_fmul>
 8003a2c:	1c03      	adds	r3, r0, #0
 8003a2e:	1c1c      	adds	r4, r3, #0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	6979      	ldr	r1, [r7, #20]
 8003a36:	1c18      	adds	r0, r3, #0
 8003a38:	f7fc ffe8 	bl	8000a0c <__aeabi_fmul>
 8003a3c:	1c03      	adds	r3, r0, #0
 8003a3e:	1c19      	adds	r1, r3, #0
 8003a40:	1c20      	adds	r0, r4, #0
 8003a42:	f7fc fc7d 	bl	8000340 <__aeabi_fadd>
 8003a46:	1c03      	adds	r3, r0, #0
 8003a48:	60fb      	str	r3, [r7, #12]

	a->Vu = SQRT_2p3*Va;
 8003a4a:	6938      	ldr	r0, [r7, #16]
 8003a4c:	f7ff f8d0 	bl	8002bf0 <__aeabi_f2d>
 8003a50:	4a33      	ldr	r2, [pc, #204]	; (8003b20 <dq2uvw+0x18c>)
 8003a52:	4b34      	ldr	r3, [pc, #208]	; (8003b24 <dq2uvw+0x190>)
 8003a54:	f7fe face 	bl	8001ff4 <__aeabi_dmul>
 8003a58:	0002      	movs	r2, r0
 8003a5a:	000b      	movs	r3, r1
 8003a5c:	0010      	movs	r0, r2
 8003a5e:	0019      	movs	r1, r3
 8003a60:	f7ff f90e 	bl	8002c80 <__aeabi_d2f>
 8003a64:	1c02      	adds	r2, r0, #0
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	601a      	str	r2, [r3, #0]
	a->Vv = SQRT_2p3*((-1/2)*Va + (SQRT_3/2)*Vb);
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	6938      	ldr	r0, [r7, #16]
 8003a6e:	f7fc ffcd 	bl	8000a0c <__aeabi_fmul>
 8003a72:	1c03      	adds	r3, r0, #0
 8003a74:	1c18      	adds	r0, r3, #0
 8003a76:	f7ff f8bb 	bl	8002bf0 <__aeabi_f2d>
 8003a7a:	0004      	movs	r4, r0
 8003a7c:	000d      	movs	r5, r1
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f7ff f8b6 	bl	8002bf0 <__aeabi_f2d>
 8003a84:	4a28      	ldr	r2, [pc, #160]	; (8003b28 <dq2uvw+0x194>)
 8003a86:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <dq2uvw+0x198>)
 8003a88:	f7fe fab4 	bl	8001ff4 <__aeabi_dmul>
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	000b      	movs	r3, r1
 8003a90:	0020      	movs	r0, r4
 8003a92:	0029      	movs	r1, r5
 8003a94:	f7fd fb3e 	bl	8001114 <__aeabi_dadd>
 8003a98:	0002      	movs	r2, r0
 8003a9a:	000b      	movs	r3, r1
 8003a9c:	0010      	movs	r0, r2
 8003a9e:	0019      	movs	r1, r3
 8003aa0:	4a1f      	ldr	r2, [pc, #124]	; (8003b20 <dq2uvw+0x18c>)
 8003aa2:	4b20      	ldr	r3, [pc, #128]	; (8003b24 <dq2uvw+0x190>)
 8003aa4:	f7fe faa6 	bl	8001ff4 <__aeabi_dmul>
 8003aa8:	0002      	movs	r2, r0
 8003aaa:	000b      	movs	r3, r1
 8003aac:	0010      	movs	r0, r2
 8003aae:	0019      	movs	r1, r3
 8003ab0:	f7ff f8e6 	bl	8002c80 <__aeabi_d2f>
 8003ab4:	1c02      	adds	r2, r0, #0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	605a      	str	r2, [r3, #4]
	a->Vw = SQRT_2p3*((-1/2)*Va + (-1)*(SQRT_3/2)*Vb);
 8003aba:	2100      	movs	r1, #0
 8003abc:	6938      	ldr	r0, [r7, #16]
 8003abe:	f7fc ffa5 	bl	8000a0c <__aeabi_fmul>
 8003ac2:	1c03      	adds	r3, r0, #0
 8003ac4:	1c18      	adds	r0, r3, #0
 8003ac6:	f7ff f893 	bl	8002bf0 <__aeabi_f2d>
 8003aca:	0004      	movs	r4, r0
 8003acc:	000d      	movs	r5, r1
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f7ff f88e 	bl	8002bf0 <__aeabi_f2d>
 8003ad4:	4a14      	ldr	r2, [pc, #80]	; (8003b28 <dq2uvw+0x194>)
 8003ad6:	4b16      	ldr	r3, [pc, #88]	; (8003b30 <dq2uvw+0x19c>)
 8003ad8:	f7fe fa8c 	bl	8001ff4 <__aeabi_dmul>
 8003adc:	0002      	movs	r2, r0
 8003ade:	000b      	movs	r3, r1
 8003ae0:	0020      	movs	r0, r4
 8003ae2:	0029      	movs	r1, r5
 8003ae4:	f7fd fb16 	bl	8001114 <__aeabi_dadd>
 8003ae8:	0002      	movs	r2, r0
 8003aea:	000b      	movs	r3, r1
 8003aec:	0010      	movs	r0, r2
 8003aee:	0019      	movs	r1, r3
 8003af0:	4a0b      	ldr	r2, [pc, #44]	; (8003b20 <dq2uvw+0x18c>)
 8003af2:	4b0c      	ldr	r3, [pc, #48]	; (8003b24 <dq2uvw+0x190>)
 8003af4:	f7fe fa7e 	bl	8001ff4 <__aeabi_dmul>
 8003af8:	0002      	movs	r2, r0
 8003afa:	000b      	movs	r3, r1
 8003afc:	0010      	movs	r0, r2
 8003afe:	0019      	movs	r1, r3
 8003b00:	f7ff f8be 	bl	8002c80 <__aeabi_d2f>
 8003b04:	1c02      	adds	r2, r0, #0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	609a      	str	r2, [r3, #8]
}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b008      	add	sp, #32
 8003b10:	bdb0      	pop	{r4, r5, r7, pc}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	54411744 	.word	0x54411744
 8003b18:	401921fb 	.word	0x401921fb
 8003b1c:	40ac2000 	.word	0x40ac2000
 8003b20:	700b1c68 	.word	0x700b1c68
 8003b24:	3fea20bd 	.word	0x3fea20bd
 8003b28:	e858606b 	.word	0xe858606b
 8003b2c:	3febb67a 	.word	0x3febb67a
 8003b30:	bfebb67a 	.word	0xbfebb67a

08003b34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b3a:	4b0f      	ldr	r3, [pc, #60]	; (8003b78 <HAL_MspInit+0x44>)
 8003b3c:	699a      	ldr	r2, [r3, #24]
 8003b3e:	4b0e      	ldr	r3, [pc, #56]	; (8003b78 <HAL_MspInit+0x44>)
 8003b40:	2101      	movs	r1, #1
 8003b42:	430a      	orrs	r2, r1
 8003b44:	619a      	str	r2, [r3, #24]
 8003b46:	4b0c      	ldr	r3, [pc, #48]	; (8003b78 <HAL_MspInit+0x44>)
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	607b      	str	r3, [r7, #4]
 8003b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b52:	4b09      	ldr	r3, [pc, #36]	; (8003b78 <HAL_MspInit+0x44>)
 8003b54:	69da      	ldr	r2, [r3, #28]
 8003b56:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <HAL_MspInit+0x44>)
 8003b58:	2180      	movs	r1, #128	; 0x80
 8003b5a:	0549      	lsls	r1, r1, #21
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	61da      	str	r2, [r3, #28]
 8003b60:	4b05      	ldr	r3, [pc, #20]	; (8003b78 <HAL_MspInit+0x44>)
 8003b62:	69da      	ldr	r2, [r3, #28]
 8003b64:	2380      	movs	r3, #128	; 0x80
 8003b66:	055b      	lsls	r3, r3, #21
 8003b68:	4013      	ands	r3, r2
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	b002      	add	sp, #8
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	40021000 	.word	0x40021000

08003b7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b7c:	b590      	push	{r4, r7, lr}
 8003b7e:	b08b      	sub	sp, #44	; 0x2c
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b84:	2414      	movs	r4, #20
 8003b86:	193b      	adds	r3, r7, r4
 8003b88:	0018      	movs	r0, r3
 8003b8a:	2314      	movs	r3, #20
 8003b8c:	001a      	movs	r2, r3
 8003b8e:	2100      	movs	r1, #0
 8003b90:	f003 f88f 	bl	8006cb2 <memset>
  if(hadc->Instance==ADC1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a2d      	ldr	r2, [pc, #180]	; (8003c50 <HAL_ADC_MspInit+0xd4>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d153      	bne.n	8003c46 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b9e:	4b2d      	ldr	r3, [pc, #180]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	4b2c      	ldr	r3, [pc, #176]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003ba4:	2180      	movs	r1, #128	; 0x80
 8003ba6:	0089      	lsls	r1, r1, #2
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	619a      	str	r2, [r3, #24]
 8003bac:	4b29      	ldr	r3, [pc, #164]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003bae:	699a      	ldr	r2, [r3, #24]
 8003bb0:	2380      	movs	r3, #128	; 0x80
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
 8003bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bba:	4b26      	ldr	r3, [pc, #152]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003bbc:	695a      	ldr	r2, [r3, #20]
 8003bbe:	4b25      	ldr	r3, [pc, #148]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003bc0:	2180      	movs	r1, #128	; 0x80
 8003bc2:	02c9      	lsls	r1, r1, #11
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	615a      	str	r2, [r3, #20]
 8003bc8:	4b22      	ldr	r3, [pc, #136]	; (8003c54 <HAL_ADC_MspInit+0xd8>)
 8003bca:	695a      	ldr	r2, [r3, #20]
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	02db      	lsls	r3, r3, #11
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = ADC_VM_Pin;
 8003bd6:	193b      	adds	r3, r7, r4
 8003bd8:	2201      	movs	r2, #1
 8003bda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bdc:	193b      	adds	r3, r7, r4
 8003bde:	2203      	movs	r2, #3
 8003be0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	193b      	adds	r3, r7, r4
 8003be4:	2200      	movs	r2, #0
 8003be6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_VM_GPIO_Port, &GPIO_InitStruct);
 8003be8:	193b      	adds	r3, r7, r4
 8003bea:	4a1b      	ldr	r2, [pc, #108]	; (8003c58 <HAL_ADC_MspInit+0xdc>)
 8003bec:	0019      	movs	r1, r3
 8003bee:	0010      	movs	r0, r2
 8003bf0:	f000 fed6 	bl	80049a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003bf4:	4b19      	ldr	r3, [pc, #100]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003bf6:	4a1a      	ldr	r2, [pc, #104]	; (8003c60 <HAL_ADC_MspInit+0xe4>)
 8003bf8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bfa:	4b18      	ldr	r3, [pc, #96]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c00:	4b16      	ldr	r3, [pc, #88]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c0c:	4b13      	ldr	r3, [pc, #76]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c0e:	2280      	movs	r2, #128	; 0x80
 8003c10:	0052      	lsls	r2, r2, #1
 8003c12:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c14:	4b11      	ldr	r3, [pc, #68]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c16:	2280      	movs	r2, #128	; 0x80
 8003c18:	00d2      	lsls	r2, r2, #3
 8003c1a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8003c1c:	4b0f      	ldr	r3, [pc, #60]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8003c22:	4b0e      	ldr	r3, [pc, #56]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c24:	2280      	movs	r2, #128	; 0x80
 8003c26:	0192      	lsls	r2, r2, #6
 8003c28:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003c2a:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f000 fdb1 	bl	8004794 <HAL_DMA_Init>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8003c36:	f7ff fdd3 	bl	80037e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a07      	ldr	r2, [pc, #28]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c3e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c40:	4b06      	ldr	r3, [pc, #24]	; (8003c5c <HAL_ADC_MspInit+0xe0>)
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b00b      	add	sp, #44	; 0x2c
 8003c4c:	bd90      	pop	{r4, r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40012400 	.word	0x40012400
 8003c54:	40021000 	.word	0x40021000
 8003c58:	48000400 	.word	0x48000400
 8003c5c:	20000130 	.word	0x20000130
 8003c60:	40020008 	.word	0x40020008

08003c64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b08b      	sub	sp, #44	; 0x2c
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c6c:	2414      	movs	r4, #20
 8003c6e:	193b      	adds	r3, r7, r4
 8003c70:	0018      	movs	r0, r3
 8003c72:	2314      	movs	r3, #20
 8003c74:	001a      	movs	r2, r3
 8003c76:	2100      	movs	r1, #0
 8003c78:	f003 f81b 	bl	8006cb2 <memset>
  if(hi2c->Instance==I2C1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1c      	ldr	r2, [pc, #112]	; (8003cf4 <HAL_I2C_MspInit+0x90>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d131      	bne.n	8003cea <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c86:	4b1c      	ldr	r3, [pc, #112]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	4b1b      	ldr	r3, [pc, #108]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	02c9      	lsls	r1, r1, #11
 8003c90:	430a      	orrs	r2, r1
 8003c92:	615a      	str	r2, [r3, #20]
 8003c94:	4b18      	ldr	r3, [pc, #96]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	02db      	lsls	r3, r3, #11
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ca2:	0021      	movs	r1, r4
 8003ca4:	187b      	adds	r3, r7, r1
 8003ca6:	22c0      	movs	r2, #192	; 0xc0
 8003ca8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	2212      	movs	r2, #18
 8003cae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cb0:	187b      	adds	r3, r7, r1
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cb6:	187b      	adds	r3, r7, r1
 8003cb8:	2203      	movs	r2, #3
 8003cba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cc2:	187b      	adds	r3, r7, r1
 8003cc4:	4a0d      	ldr	r2, [pc, #52]	; (8003cfc <HAL_I2C_MspInit+0x98>)
 8003cc6:	0019      	movs	r1, r3
 8003cc8:	0010      	movs	r0, r2
 8003cca:	f000 fe69 	bl	80049a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003cce:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003cd0:	69da      	ldr	r2, [r3, #28]
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003cd4:	2180      	movs	r1, #128	; 0x80
 8003cd6:	0389      	lsls	r1, r1, #14
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	61da      	str	r2, [r3, #28]
 8003cdc:	4b06      	ldr	r3, [pc, #24]	; (8003cf8 <HAL_I2C_MspInit+0x94>)
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	2380      	movs	r3, #128	; 0x80
 8003ce2:	039b      	lsls	r3, r3, #14
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	46bd      	mov	sp, r7
 8003cee:	b00b      	add	sp, #44	; 0x2c
 8003cf0:	bd90      	pop	{r4, r7, pc}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	40005400 	.word	0x40005400
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	48000400 	.word	0x48000400

08003d00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a26      	ldr	r2, [pc, #152]	; (8003da8 <HAL_TIM_Base_MspInit+0xa8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d116      	bne.n	8003d40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d12:	4b26      	ldr	r3, [pc, #152]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	4b25      	ldr	r3, [pc, #148]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d18:	2180      	movs	r1, #128	; 0x80
 8003d1a:	0109      	lsls	r1, r1, #4
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	619a      	str	r2, [r3, #24]
 8003d20:	4b22      	ldr	r3, [pc, #136]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d22:	699a      	ldr	r2, [r3, #24]
 8003d24:	2380      	movs	r3, #128	; 0x80
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	4013      	ands	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2100      	movs	r1, #0
 8003d32:	200d      	movs	r0, #13
 8003d34:	f000 fcfc 	bl	8004730 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8003d38:	200d      	movs	r0, #13
 8003d3a:	f000 fd0e 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003d3e:	e02e      	b.n	8003d9e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM14)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a1a      	ldr	r2, [pc, #104]	; (8003db0 <HAL_TIM_Base_MspInit+0xb0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d116      	bne.n	8003d78 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003d4a:	4b18      	ldr	r3, [pc, #96]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d4c:	69da      	ldr	r2, [r3, #28]
 8003d4e:	4b17      	ldr	r3, [pc, #92]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d50:	2180      	movs	r1, #128	; 0x80
 8003d52:	0049      	lsls	r1, r1, #1
 8003d54:	430a      	orrs	r2, r1
 8003d56:	61da      	str	r2, [r3, #28]
 8003d58:	4b14      	ldr	r3, [pc, #80]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d5a:	69da      	ldr	r2, [r3, #28]
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	4013      	ands	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
 8003d64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 8003d66:	2200      	movs	r2, #0
 8003d68:	2103      	movs	r1, #3
 8003d6a:	2013      	movs	r0, #19
 8003d6c:	f000 fce0 	bl	8004730 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003d70:	2013      	movs	r0, #19
 8003d72:	f000 fcf2 	bl	800475a <HAL_NVIC_EnableIRQ>
}
 8003d76:	e012      	b.n	8003d9e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM16)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a0d      	ldr	r2, [pc, #52]	; (8003db4 <HAL_TIM_Base_MspInit+0xb4>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d10d      	bne.n	8003d9e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d82:	4b0a      	ldr	r3, [pc, #40]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d84:	699a      	ldr	r2, [r3, #24]
 8003d86:	4b09      	ldr	r3, [pc, #36]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d88:	2180      	movs	r1, #128	; 0x80
 8003d8a:	0289      	lsls	r1, r1, #10
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	619a      	str	r2, [r3, #24]
 8003d90:	4b06      	ldr	r3, [pc, #24]	; (8003dac <HAL_TIM_Base_MspInit+0xac>)
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	029b      	lsls	r3, r3, #10
 8003d98:	4013      	ands	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b006      	add	sp, #24
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	40012c00 	.word	0x40012c00
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40002000 	.word	0x40002000
 8003db4:	40014400 	.word	0x40014400

08003db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003db8:	b590      	push	{r4, r7, lr}
 8003dba:	b08b      	sub	sp, #44	; 0x2c
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc0:	2414      	movs	r4, #20
 8003dc2:	193b      	adds	r3, r7, r4
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	2314      	movs	r3, #20
 8003dc8:	001a      	movs	r2, r3
 8003dca:	2100      	movs	r1, #0
 8003dcc:	f002 ff71 	bl	8006cb2 <memset>
  if(htim->Instance==TIM1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a2b      	ldr	r2, [pc, #172]	; (8003e84 <HAL_TIM_MspPostInit+0xcc>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d126      	bne.n	8003e28 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dda:	4b2b      	ldr	r3, [pc, #172]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	4b2a      	ldr	r3, [pc, #168]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003de0:	2180      	movs	r1, #128	; 0x80
 8003de2:	0289      	lsls	r1, r1, #10
 8003de4:	430a      	orrs	r2, r1
 8003de6:	615a      	str	r2, [r3, #20]
 8003de8:	4b27      	ldr	r3, [pc, #156]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003dea:	695a      	ldr	r2, [r3, #20]
 8003dec:	2380      	movs	r3, #128	; 0x80
 8003dee:	029b      	lsls	r3, r3, #10
 8003df0:	4013      	ands	r3, r2
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003df6:	193b      	adds	r3, r7, r4
 8003df8:	22e0      	movs	r2, #224	; 0xe0
 8003dfa:	00d2      	lsls	r2, r2, #3
 8003dfc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfe:	0021      	movs	r1, r4
 8003e00:	187b      	adds	r3, r7, r1
 8003e02:	2202      	movs	r2, #2
 8003e04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e06:	187b      	adds	r3, r7, r1
 8003e08:	2200      	movs	r2, #0
 8003e0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	2202      	movs	r2, #2
 8003e16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e18:	187a      	adds	r2, r7, r1
 8003e1a:	2390      	movs	r3, #144	; 0x90
 8003e1c:	05db      	lsls	r3, r3, #23
 8003e1e:	0011      	movs	r1, r2
 8003e20:	0018      	movs	r0, r3
 8003e22:	f000 fdbd 	bl	80049a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8003e26:	e029      	b.n	8003e7c <HAL_TIM_MspPostInit+0xc4>
  else if(htim->Instance==TIM16)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a17      	ldr	r2, [pc, #92]	; (8003e8c <HAL_TIM_MspPostInit+0xd4>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d124      	bne.n	8003e7c <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e32:	4b15      	ldr	r3, [pc, #84]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003e34:	695a      	ldr	r2, [r3, #20]
 8003e36:	4b14      	ldr	r3, [pc, #80]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003e38:	2180      	movs	r1, #128	; 0x80
 8003e3a:	02c9      	lsls	r1, r1, #11
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	615a      	str	r2, [r3, #20]
 8003e40:	4b11      	ldr	r3, [pc, #68]	; (8003e88 <HAL_TIM_MspPostInit+0xd0>)
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	2380      	movs	r3, #128	; 0x80
 8003e46:	02db      	lsls	r3, r3, #11
 8003e48:	4013      	ands	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e4e:	2114      	movs	r1, #20
 8003e50:	187b      	adds	r3, r7, r1
 8003e52:	2280      	movs	r2, #128	; 0x80
 8003e54:	0052      	lsls	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e58:	187b      	adds	r3, r7, r1
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5e:	187b      	adds	r3, r7, r1
 8003e60:	2200      	movs	r2, #0
 8003e62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e64:	187b      	adds	r3, r7, r1
 8003e66:	2200      	movs	r2, #0
 8003e68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 8003e6a:	187b      	adds	r3, r7, r1
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e70:	187b      	adds	r3, r7, r1
 8003e72:	4a07      	ldr	r2, [pc, #28]	; (8003e90 <HAL_TIM_MspPostInit+0xd8>)
 8003e74:	0019      	movs	r1, r3
 8003e76:	0010      	movs	r0, r2
 8003e78:	f000 fd92 	bl	80049a0 <HAL_GPIO_Init>
}
 8003e7c:	46c0      	nop			; (mov r8, r8)
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	b00b      	add	sp, #44	; 0x2c
 8003e82:	bd90      	pop	{r4, r7, pc}
 8003e84:	40012c00 	.word	0x40012c00
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	40014400 	.word	0x40014400
 8003e90:	48000400 	.word	0x48000400

08003e94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003e98:	f001 fd40 	bl	800591c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e9c:	46c0      	nop			; (mov r8, r8)
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ea6:	e7fe      	b.n	8003ea6 <HardFault_Handler+0x4>

08003ea8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003eac:	46c0      	nop			; (mov r8, r8)
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ec0:	f000 f8fc 	bl	80040bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ec4:	46c0      	nop			; (mov r8, r8)
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <DMA1_Channel1_IRQHandler+0x14>)
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f000 fca6 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	20000130 	.word	0x20000130

08003ee4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
	g_posi_arr[0] += 1;
 8003eea:	4b1b      	ldr	r3, [pc, #108]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003eec:	881b      	ldrh	r3, [r3, #0]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	4b19      	ldr	r3, [pc, #100]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003ef4:	801a      	strh	r2, [r3, #0]
	g_posi_arr[1] = g_posi_arr[0];
 8003ef6:	4b18      	ldr	r3, [pc, #96]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003ef8:	881a      	ldrh	r2, [r3, #0]
 8003efa:	4b17      	ldr	r3, [pc, #92]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003efc:	805a      	strh	r2, [r3, #2]
	if(g_posi_arr[0]>=3600){
 8003efe:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003f00:	881a      	ldrh	r2, [r3, #0]
 8003f02:	23e1      	movs	r3, #225	; 0xe1
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d302      	bcc.n	8003f10 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x2c>
		g_posi_arr[0] = 0;
 8003f0a:	4b13      	ldr	r3, [pc, #76]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	801a      	strh	r2, [r3, #0]
	}
	//g_posi_arr[0] = def_AS5600_Read_Raw;
	//g_posi_arr[0] *= 360/4096;
	g_value.Vq = 1;//pi_control(&g_pi_val, g_posi_arr[0]);
 8003f10:	4b12      	ldr	r3, [pc, #72]	; (8003f5c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x78>)
 8003f12:	22fe      	movs	r2, #254	; 0xfe
 8003f14:	0592      	lsls	r2, r2, #22
 8003f16:	611a      	str	r2, [r3, #16]
	g_value.Vd = 0;
 8003f18:	4b10      	ldr	r3, [pc, #64]	; (8003f5c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x78>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	60da      	str	r2, [r3, #12]
	dq2uvw(&g_value, g_posi_arr[0]);
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>)
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	b21a      	sxth	r2, r3
 8003f24:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x78>)
 8003f26:	0011      	movs	r1, r2
 8003f28:	0018      	movs	r0, r3
 8003f2a:	f7ff fd33 	bl	8003994 <dq2uvw>
	Set_inverter(g_value, htim1.Init.Period);
 8003f2e:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x7c>)
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x78>)
 8003f34:	9201      	str	r2, [sp, #4]
 8003f36:	466a      	mov	r2, sp
 8003f38:	6919      	ldr	r1, [r3, #16]
 8003f3a:	6011      	str	r1, [r2, #0]
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	6859      	ldr	r1, [r3, #4]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f7fe ff9c 	bl	8002e80 <Set_inverter>
  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x7c>)
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f001 ffd2 	bl	8005ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	20000030 	.word	0x20000030
 8003f5c:	20000034 	.word	0x20000034
 8003f60:	200000a0 	.word	0x200000a0

08003f64 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	g_tim14_cnt++;
 8003f68:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <TIM14_IRQHandler+0x2c>)
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	4b07      	ldr	r3, [pc, #28]	; (8003f90 <TIM14_IRQHandler+0x2c>)
 8003f72:	801a      	strh	r2, [r3, #0]
	g_dSW_cnt++;
 8003f74:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <TIM14_IRQHandler+0x30>)
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <TIM14_IRQHandler+0x30>)
 8003f7e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <TIM14_IRQHandler+0x34>)
 8003f82:	0018      	movs	r0, r3
 8003f84:	f001 ffb6 	bl	8005ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003f88:	46c0      	nop			; (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	2000002c 	.word	0x2000002c
 8003f94:	20000052 	.word	0x20000052
 8003f98:	200000e8 	.word	0x200000e8

08003f9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003fa0:	46c0      	nop			; (mov r8, r8)
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003fa8:	4813      	ldr	r0, [pc, #76]	; (8003ff8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003faa:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8003fac:	4813      	ldr	r0, [pc, #76]	; (8003ffc <LoopForever+0x6>)
    LDR R1, [R0]
 8003fae:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8003fb0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8003fb2:	4a13      	ldr	r2, [pc, #76]	; (8004000 <LoopForever+0xa>)
    CMP R1, R2
 8003fb4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8003fb6:	d105      	bne.n	8003fc4 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8003fb8:	4812      	ldr	r0, [pc, #72]	; (8004004 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8003fba:	4913      	ldr	r1, [pc, #76]	; (8004008 <LoopForever+0x12>)
    STR R1, [R0]
 8003fbc:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8003fbe:	4813      	ldr	r0, [pc, #76]	; (800400c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8003fc0:	4913      	ldr	r1, [pc, #76]	; (8004010 <LoopForever+0x1a>)
    STR R1, [R0]
 8003fc2:	6001      	str	r1, [r0, #0]

08003fc4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fc4:	4813      	ldr	r0, [pc, #76]	; (8004014 <LoopForever+0x1e>)
  ldr r1, =_edata
 8003fc6:	4914      	ldr	r1, [pc, #80]	; (8004018 <LoopForever+0x22>)
  ldr r2, =_sidata
 8003fc8:	4a14      	ldr	r2, [pc, #80]	; (800401c <LoopForever+0x26>)
  movs r3, #0
 8003fca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fcc:	e002      	b.n	8003fd4 <LoopCopyDataInit>

08003fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fd2:	3304      	adds	r3, #4

08003fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fd8:	d3f9      	bcc.n	8003fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fda:	4a11      	ldr	r2, [pc, #68]	; (8004020 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8003fdc:	4c11      	ldr	r4, [pc, #68]	; (8004024 <LoopForever+0x2e>)
  movs r3, #0
 8003fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fe0:	e001      	b.n	8003fe6 <LoopFillZerobss>

08003fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fe4:	3204      	adds	r2, #4

08003fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fe8:	d3fb      	bcc.n	8003fe2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003fea:	f7ff ffd7 	bl	8003f9c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003fee:	f002 fe33 	bl	8006c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ff2:	f7ff f857 	bl	80030a4 <main>

08003ff6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ff6:	e7fe      	b.n	8003ff6 <LoopForever>
  ldr   r0, =_estack
 8003ff8:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8003ffc:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8004000:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8004004:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8004008:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800400c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8004010:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8004014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004018:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800401c:	08006e54 	.word	0x08006e54
  ldr r2, =_sbss
 8004020:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8004024:	20000200 	.word	0x20000200

08004028 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004028:	e7fe      	b.n	8004028 <ADC1_IRQHandler>
	...

0800402c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004030:	4b07      	ldr	r3, [pc, #28]	; (8004050 <HAL_Init+0x24>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b06      	ldr	r3, [pc, #24]	; (8004050 <HAL_Init+0x24>)
 8004036:	2110      	movs	r1, #16
 8004038:	430a      	orrs	r2, r1
 800403a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800403c:	2000      	movs	r0, #0
 800403e:	f000 f809 	bl	8004054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004042:	f7ff fd77 	bl	8003b34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	0018      	movs	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	40022000 	.word	0x40022000

08004054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004054:	b590      	push	{r4, r7, lr}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800405c:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <HAL_InitTick+0x5c>)
 800405e:	681c      	ldr	r4, [r3, #0]
 8004060:	4b14      	ldr	r3, [pc, #80]	; (80040b4 <HAL_InitTick+0x60>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	0019      	movs	r1, r3
 8004066:	23fa      	movs	r3, #250	; 0xfa
 8004068:	0098      	lsls	r0, r3, #2
 800406a:	f7fc f84d 	bl	8000108 <__udivsi3>
 800406e:	0003      	movs	r3, r0
 8004070:	0019      	movs	r1, r3
 8004072:	0020      	movs	r0, r4
 8004074:	f7fc f848 	bl	8000108 <__udivsi3>
 8004078:	0003      	movs	r3, r0
 800407a:	0018      	movs	r0, r3
 800407c:	f000 fb7d 	bl	800477a <HAL_SYSTICK_Config>
 8004080:	1e03      	subs	r3, r0, #0
 8004082:	d001      	beq.n	8004088 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e00f      	b.n	80040a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b03      	cmp	r3, #3
 800408c:	d80b      	bhi.n	80040a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	2301      	movs	r3, #1
 8004092:	425b      	negs	r3, r3
 8004094:	2200      	movs	r2, #0
 8004096:	0018      	movs	r0, r3
 8004098:	f000 fb4a 	bl	8004730 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800409c:	4b06      	ldr	r3, [pc, #24]	; (80040b8 <HAL_InitTick+0x64>)
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	e000      	b.n	80040a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
}
 80040a8:	0018      	movs	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	b003      	add	sp, #12
 80040ae:	bd90      	pop	{r4, r7, pc}
 80040b0:	20000004 	.word	0x20000004
 80040b4:	2000000c 	.word	0x2000000c
 80040b8:	20000008 	.word	0x20000008

080040bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040c0:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <HAL_IncTick+0x1c>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	001a      	movs	r2, r3
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <HAL_IncTick+0x20>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	18d2      	adds	r2, r2, r3
 80040cc:	4b03      	ldr	r3, [pc, #12]	; (80040dc <HAL_IncTick+0x20>)
 80040ce:	601a      	str	r2, [r3, #0]
}
 80040d0:	46c0      	nop			; (mov r8, r8)
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	2000000c 	.word	0x2000000c
 80040dc:	200001fc 	.word	0x200001fc

080040e0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  return uwTick;
 80040e4:	4b02      	ldr	r3, [pc, #8]	; (80040f0 <HAL_GetTick+0x10>)
 80040e6:	681b      	ldr	r3, [r3, #0]
}
 80040e8:	0018      	movs	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	200001fc 	.word	0x200001fc

080040f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040fc:	f7ff fff0 	bl	80040e0 <HAL_GetTick>
 8004100:	0003      	movs	r3, r0
 8004102:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	3301      	adds	r3, #1
 800410c:	d005      	beq.n	800411a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800410e:	4b0a      	ldr	r3, [pc, #40]	; (8004138 <HAL_Delay+0x44>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	001a      	movs	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	189b      	adds	r3, r3, r2
 8004118:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800411a:	46c0      	nop			; (mov r8, r8)
 800411c:	f7ff ffe0 	bl	80040e0 <HAL_GetTick>
 8004120:	0002      	movs	r2, r0
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	429a      	cmp	r2, r3
 800412a:	d8f7      	bhi.n	800411c <HAL_Delay+0x28>
  {
  }
}
 800412c:	46c0      	nop			; (mov r8, r8)
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	46bd      	mov	sp, r7
 8004132:	b004      	add	sp, #16
 8004134:	bd80      	pop	{r7, pc}
 8004136:	46c0      	nop			; (mov r8, r8)
 8004138:	2000000c 	.word	0x2000000c

0800413c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004144:	230f      	movs	r3, #15
 8004146:	18fb      	adds	r3, r7, r3
 8004148:	2200      	movs	r2, #0
 800414a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e125      	b.n	80043a6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10a      	bne.n	8004178 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2234      	movs	r2, #52	; 0x34
 800416c:	2100      	movs	r1, #0
 800416e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	0018      	movs	r0, r3
 8004174:	f7ff fd02 	bl	8003b7c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417c:	2210      	movs	r2, #16
 800417e:	4013      	ands	r3, r2
 8004180:	d000      	beq.n	8004184 <HAL_ADC_Init+0x48>
 8004182:	e103      	b.n	800438c <HAL_ADC_Init+0x250>
 8004184:	230f      	movs	r3, #15
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d000      	beq.n	8004190 <HAL_ADC_Init+0x54>
 800418e:	e0fd      	b.n	800438c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2204      	movs	r2, #4
 8004198:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800419a:	d000      	beq.n	800419e <HAL_ADC_Init+0x62>
 800419c:	e0f6      	b.n	800438c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a2:	4a83      	ldr	r2, [pc, #524]	; (80043b0 <HAL_ADC_Init+0x274>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	2202      	movs	r2, #2
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2203      	movs	r2, #3
 80041b6:	4013      	ands	r3, r2
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d112      	bne.n	80041e2 <HAL_ADC_Init+0xa6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2201      	movs	r2, #1
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d009      	beq.n	80041de <HAL_ADC_Init+0xa2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68da      	ldr	r2, [r3, #12]
 80041d0:	2380      	movs	r3, #128	; 0x80
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	401a      	ands	r2, r3
 80041d6:	2380      	movs	r3, #128	; 0x80
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	429a      	cmp	r2, r3
 80041dc:	d101      	bne.n	80041e2 <HAL_ADC_Init+0xa6>
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <HAL_ADC_Init+0xa8>
 80041e2:	2300      	movs	r3, #0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d116      	bne.n	8004216 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2218      	movs	r2, #24
 80041f0:	4393      	bics	r3, r2
 80041f2:	0019      	movs	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	0899      	lsrs	r1, r3, #2
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4964      	ldr	r1, [pc, #400]	; (80043b4 <HAL_ADC_Init+0x278>)
 8004222:	400a      	ands	r2, r1
 8004224:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	7e1b      	ldrb	r3, [r3, #24]
 800422a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	7e5b      	ldrb	r3, [r3, #25]
 8004230:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004232:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	7e9b      	ldrb	r3, [r3, #26]
 8004238:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800423a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004240:	2b01      	cmp	r3, #1
 8004242:	d002      	beq.n	800424a <HAL_ADC_Init+0x10e>
 8004244:	2380      	movs	r3, #128	; 0x80
 8004246:	015b      	lsls	r3, r3, #5
 8004248:	e000      	b.n	800424c <HAL_ADC_Init+0x110>
 800424a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800424c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004252:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	2b02      	cmp	r3, #2
 800425a:	d101      	bne.n	8004260 <HAL_ADC_Init+0x124>
 800425c:	2304      	movs	r3, #4
 800425e:	e000      	b.n	8004262 <HAL_ADC_Init+0x126>
 8004260:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8004262:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2124      	movs	r1, #36	; 0x24
 8004268:	5c5b      	ldrb	r3, [r3, r1]
 800426a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800426c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	4313      	orrs	r3, r2
 8004272:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	7edb      	ldrb	r3, [r3, #27]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d115      	bne.n	80042a8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	7e9b      	ldrb	r3, [r3, #26]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d105      	bne.n	8004290 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2280      	movs	r2, #128	; 0x80
 8004288:	0252      	lsls	r2, r2, #9
 800428a:	4313      	orrs	r3, r2
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	e00b      	b.n	80042a8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004294:	2220      	movs	r2, #32
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a0:	2201      	movs	r2, #1
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69da      	ldr	r2, [r3, #28]
 80042ac:	23c2      	movs	r3, #194	; 0xc2
 80042ae:	33ff      	adds	r3, #255	; 0xff
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d007      	beq.n	80042c4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80042bc:	4313      	orrs	r3, r2
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68d9      	ldr	r1, [r3, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d8:	2380      	movs	r3, #128	; 0x80
 80042da:	055b      	lsls	r3, r3, #21
 80042dc:	429a      	cmp	r2, r3
 80042de:	d01b      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d017      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d013      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d00f      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	2b04      	cmp	r3, #4
 80042fe:	d00b      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004304:	2b05      	cmp	r3, #5
 8004306:	d007      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430c:	2b06      	cmp	r3, #6
 800430e:	d003      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	2b07      	cmp	r3, #7
 8004316:	d112      	bne.n	800433e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695a      	ldr	r2, [r3, #20]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2107      	movs	r1, #7
 8004324:	438a      	bics	r2, r1
 8004326:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6959      	ldr	r1, [r3, #20]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	2207      	movs	r2, #7
 8004334:	401a      	ands	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4a1c      	ldr	r2, [pc, #112]	; (80043b8 <HAL_ADC_Init+0x27c>)
 8004346:	4013      	ands	r3, r2
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	429a      	cmp	r2, r3
 800434c:	d10b      	bne.n	8004366 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	2203      	movs	r2, #3
 800435a:	4393      	bics	r3, r2
 800435c:	2201      	movs	r2, #1
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004364:	e01c      	b.n	80043a0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436a:	2212      	movs	r2, #18
 800436c:	4393      	bics	r3, r2
 800436e:	2210      	movs	r2, #16
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437a:	2201      	movs	r2, #1
 800437c:	431a      	orrs	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004382:	230f      	movs	r3, #15
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	2201      	movs	r2, #1
 8004388:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800438a:	e009      	b.n	80043a0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004390:	2210      	movs	r2, #16
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004398:	230f      	movs	r3, #15
 800439a:	18fb      	adds	r3, r7, r3
 800439c:	2201      	movs	r2, #1
 800439e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80043a0:	230f      	movs	r3, #15
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	781b      	ldrb	r3, [r3, #0]
}
 80043a6:	0018      	movs	r0, r3
 80043a8:	46bd      	mov	sp, r7
 80043aa:	b004      	add	sp, #16
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	fffffefd 	.word	0xfffffefd
 80043b4:	fffe0219 	.word	0xfffe0219
 80043b8:	833fffe7 	.word	0x833fffe7

080043bc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043c6:	230f      	movs	r3, #15
 80043c8:	18fb      	adds	r3, r7, r3
 80043ca:	2200      	movs	r2, #0
 80043cc:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d6:	2380      	movs	r3, #128	; 0x80
 80043d8:	055b      	lsls	r3, r3, #21
 80043da:	429a      	cmp	r2, r3
 80043dc:	d011      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x46>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d00d      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x46>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d009      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x46>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	2b03      	cmp	r3, #3
 80043f4:	d005      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x46>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d001      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x46>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2234      	movs	r2, #52	; 0x34
 8004406:	5c9b      	ldrb	r3, [r3, r2]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x54>
 800440c:	2302      	movs	r3, #2
 800440e:	e0d0      	b.n	80045b2 <HAL_ADC_ConfigChannel+0x1f6>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2234      	movs	r2, #52	; 0x34
 8004414:	2101      	movs	r1, #1
 8004416:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2204      	movs	r2, #4
 8004420:	4013      	ands	r3, r2
 8004422:	d000      	beq.n	8004426 <HAL_ADC_ConfigChannel+0x6a>
 8004424:	e0b4      	b.n	8004590 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4a64      	ldr	r2, [pc, #400]	; (80045bc <HAL_ADC_ConfigChannel+0x200>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d100      	bne.n	8004432 <HAL_ADC_ConfigChannel+0x76>
 8004430:	e082      	b.n	8004538 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2201      	movs	r2, #1
 800443e:	409a      	lsls	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800444c:	2380      	movs	r3, #128	; 0x80
 800444e:	055b      	lsls	r3, r3, #21
 8004450:	429a      	cmp	r2, r3
 8004452:	d037      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004458:	2b01      	cmp	r3, #1
 800445a:	d033      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	2b02      	cmp	r3, #2
 8004462:	d02f      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004468:	2b03      	cmp	r3, #3
 800446a:	d02b      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004470:	2b04      	cmp	r3, #4
 8004472:	d027      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004478:	2b05      	cmp	r3, #5
 800447a:	d023      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004480:	2b06      	cmp	r3, #6
 8004482:	d01f      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	2b07      	cmp	r3, #7
 800448a:	d01b      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	2107      	movs	r1, #7
 8004498:	400b      	ands	r3, r1
 800449a:	429a      	cmp	r2, r3
 800449c:	d012      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	695a      	ldr	r2, [r3, #20]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2107      	movs	r1, #7
 80044aa:	438a      	bics	r2, r1
 80044ac:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6959      	ldr	r1, [r3, #20]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	2207      	movs	r2, #7
 80044ba:	401a      	ands	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b10      	cmp	r3, #16
 80044ca:	d007      	beq.n	80044dc <HAL_ADC_ConfigChannel+0x120>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2b11      	cmp	r3, #17
 80044d2:	d003      	beq.n	80044dc <HAL_ADC_ConfigChannel+0x120>
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b12      	cmp	r3, #18
 80044da:	d163      	bne.n	80045a4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80044dc:	4b38      	ldr	r3, [pc, #224]	; (80045c0 <HAL_ADC_ConfigChannel+0x204>)
 80044de:	6819      	ldr	r1, [r3, #0]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d009      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x140>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b11      	cmp	r3, #17
 80044ee:	d102      	bne.n	80044f6 <HAL_ADC_ConfigChannel+0x13a>
 80044f0:	2380      	movs	r3, #128	; 0x80
 80044f2:	03db      	lsls	r3, r3, #15
 80044f4:	e004      	b.n	8004500 <HAL_ADC_ConfigChannel+0x144>
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	045b      	lsls	r3, r3, #17
 80044fa:	e001      	b.n	8004500 <HAL_ADC_ConfigChannel+0x144>
 80044fc:	2380      	movs	r3, #128	; 0x80
 80044fe:	041b      	lsls	r3, r3, #16
 8004500:	4a2f      	ldr	r2, [pc, #188]	; (80045c0 <HAL_ADC_ConfigChannel+0x204>)
 8004502:	430b      	orrs	r3, r1
 8004504:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b10      	cmp	r3, #16
 800450c:	d14a      	bne.n	80045a4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800450e:	4b2d      	ldr	r3, [pc, #180]	; (80045c4 <HAL_ADC_ConfigChannel+0x208>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	492d      	ldr	r1, [pc, #180]	; (80045c8 <HAL_ADC_ConfigChannel+0x20c>)
 8004514:	0018      	movs	r0, r3
 8004516:	f7fb fdf7 	bl	8000108 <__udivsi3>
 800451a:	0003      	movs	r3, r0
 800451c:	001a      	movs	r2, r3
 800451e:	0013      	movs	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	189b      	adds	r3, r3, r2
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004528:	e002      	b.n	8004530 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	3b01      	subs	r3, #1
 800452e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f9      	bne.n	800452a <HAL_ADC_ConfigChannel+0x16e>
 8004536:	e035      	b.n	80045a4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2101      	movs	r1, #1
 8004544:	4099      	lsls	r1, r3
 8004546:	000b      	movs	r3, r1
 8004548:	43d9      	mvns	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	400a      	ands	r2, r1
 8004550:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2b10      	cmp	r3, #16
 8004558:	d007      	beq.n	800456a <HAL_ADC_ConfigChannel+0x1ae>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2b11      	cmp	r3, #17
 8004560:	d003      	beq.n	800456a <HAL_ADC_ConfigChannel+0x1ae>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2b12      	cmp	r3, #18
 8004568:	d11c      	bne.n	80045a4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800456a:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <HAL_ADC_ConfigChannel+0x204>)
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b10      	cmp	r3, #16
 8004574:	d007      	beq.n	8004586 <HAL_ADC_ConfigChannel+0x1ca>
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2b11      	cmp	r3, #17
 800457c:	d101      	bne.n	8004582 <HAL_ADC_ConfigChannel+0x1c6>
 800457e:	4b13      	ldr	r3, [pc, #76]	; (80045cc <HAL_ADC_ConfigChannel+0x210>)
 8004580:	e002      	b.n	8004588 <HAL_ADC_ConfigChannel+0x1cc>
 8004582:	4b13      	ldr	r3, [pc, #76]	; (80045d0 <HAL_ADC_ConfigChannel+0x214>)
 8004584:	e000      	b.n	8004588 <HAL_ADC_ConfigChannel+0x1cc>
 8004586:	4b13      	ldr	r3, [pc, #76]	; (80045d4 <HAL_ADC_ConfigChannel+0x218>)
 8004588:	4a0d      	ldr	r2, [pc, #52]	; (80045c0 <HAL_ADC_ConfigChannel+0x204>)
 800458a:	400b      	ands	r3, r1
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	e009      	b.n	80045a4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004594:	2220      	movs	r2, #32
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800459c:	230f      	movs	r3, #15
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	2201      	movs	r2, #1
 80045a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2234      	movs	r2, #52	; 0x34
 80045a8:	2100      	movs	r1, #0
 80045aa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80045ac:	230f      	movs	r3, #15
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	781b      	ldrb	r3, [r3, #0]
}
 80045b2:	0018      	movs	r0, r3
 80045b4:	46bd      	mov	sp, r7
 80045b6:	b004      	add	sp, #16
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	46c0      	nop			; (mov r8, r8)
 80045bc:	00001001 	.word	0x00001001
 80045c0:	40012708 	.word	0x40012708
 80045c4:	20000004 	.word	0x20000004
 80045c8:	000f4240 	.word	0x000f4240
 80045cc:	ffbfffff 	.word	0xffbfffff
 80045d0:	feffffff 	.word	0xfeffffff
 80045d4:	ff7fffff 	.word	0xff7fffff

080045d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	0002      	movs	r2, r0
 80045e0:	1dfb      	adds	r3, r7, #7
 80045e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80045e4:	1dfb      	adds	r3, r7, #7
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	2b7f      	cmp	r3, #127	; 0x7f
 80045ea:	d809      	bhi.n	8004600 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045ec:	1dfb      	adds	r3, r7, #7
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	001a      	movs	r2, r3
 80045f2:	231f      	movs	r3, #31
 80045f4:	401a      	ands	r2, r3
 80045f6:	4b04      	ldr	r3, [pc, #16]	; (8004608 <__NVIC_EnableIRQ+0x30>)
 80045f8:	2101      	movs	r1, #1
 80045fa:	4091      	lsls	r1, r2
 80045fc:	000a      	movs	r2, r1
 80045fe:	601a      	str	r2, [r3, #0]
  }
}
 8004600:	46c0      	nop			; (mov r8, r8)
 8004602:	46bd      	mov	sp, r7
 8004604:	b002      	add	sp, #8
 8004606:	bd80      	pop	{r7, pc}
 8004608:	e000e100 	.word	0xe000e100

0800460c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800460c:	b590      	push	{r4, r7, lr}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	0002      	movs	r2, r0
 8004614:	6039      	str	r1, [r7, #0]
 8004616:	1dfb      	adds	r3, r7, #7
 8004618:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800461a:	1dfb      	adds	r3, r7, #7
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	2b7f      	cmp	r3, #127	; 0x7f
 8004620:	d828      	bhi.n	8004674 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004622:	4a2f      	ldr	r2, [pc, #188]	; (80046e0 <__NVIC_SetPriority+0xd4>)
 8004624:	1dfb      	adds	r3, r7, #7
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	b25b      	sxtb	r3, r3
 800462a:	089b      	lsrs	r3, r3, #2
 800462c:	33c0      	adds	r3, #192	; 0xc0
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	589b      	ldr	r3, [r3, r2]
 8004632:	1dfa      	adds	r2, r7, #7
 8004634:	7812      	ldrb	r2, [r2, #0]
 8004636:	0011      	movs	r1, r2
 8004638:	2203      	movs	r2, #3
 800463a:	400a      	ands	r2, r1
 800463c:	00d2      	lsls	r2, r2, #3
 800463e:	21ff      	movs	r1, #255	; 0xff
 8004640:	4091      	lsls	r1, r2
 8004642:	000a      	movs	r2, r1
 8004644:	43d2      	mvns	r2, r2
 8004646:	401a      	ands	r2, r3
 8004648:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	019b      	lsls	r3, r3, #6
 800464e:	22ff      	movs	r2, #255	; 0xff
 8004650:	401a      	ands	r2, r3
 8004652:	1dfb      	adds	r3, r7, #7
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	0018      	movs	r0, r3
 8004658:	2303      	movs	r3, #3
 800465a:	4003      	ands	r3, r0
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004660:	481f      	ldr	r0, [pc, #124]	; (80046e0 <__NVIC_SetPriority+0xd4>)
 8004662:	1dfb      	adds	r3, r7, #7
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b25b      	sxtb	r3, r3
 8004668:	089b      	lsrs	r3, r3, #2
 800466a:	430a      	orrs	r2, r1
 800466c:	33c0      	adds	r3, #192	; 0xc0
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004672:	e031      	b.n	80046d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004674:	4a1b      	ldr	r2, [pc, #108]	; (80046e4 <__NVIC_SetPriority+0xd8>)
 8004676:	1dfb      	adds	r3, r7, #7
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	0019      	movs	r1, r3
 800467c:	230f      	movs	r3, #15
 800467e:	400b      	ands	r3, r1
 8004680:	3b08      	subs	r3, #8
 8004682:	089b      	lsrs	r3, r3, #2
 8004684:	3306      	adds	r3, #6
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	18d3      	adds	r3, r2, r3
 800468a:	3304      	adds	r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	1dfa      	adds	r2, r7, #7
 8004690:	7812      	ldrb	r2, [r2, #0]
 8004692:	0011      	movs	r1, r2
 8004694:	2203      	movs	r2, #3
 8004696:	400a      	ands	r2, r1
 8004698:	00d2      	lsls	r2, r2, #3
 800469a:	21ff      	movs	r1, #255	; 0xff
 800469c:	4091      	lsls	r1, r2
 800469e:	000a      	movs	r2, r1
 80046a0:	43d2      	mvns	r2, r2
 80046a2:	401a      	ands	r2, r3
 80046a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	019b      	lsls	r3, r3, #6
 80046aa:	22ff      	movs	r2, #255	; 0xff
 80046ac:	401a      	ands	r2, r3
 80046ae:	1dfb      	adds	r3, r7, #7
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	0018      	movs	r0, r3
 80046b4:	2303      	movs	r3, #3
 80046b6:	4003      	ands	r3, r0
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046bc:	4809      	ldr	r0, [pc, #36]	; (80046e4 <__NVIC_SetPriority+0xd8>)
 80046be:	1dfb      	adds	r3, r7, #7
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	001c      	movs	r4, r3
 80046c4:	230f      	movs	r3, #15
 80046c6:	4023      	ands	r3, r4
 80046c8:	3b08      	subs	r3, #8
 80046ca:	089b      	lsrs	r3, r3, #2
 80046cc:	430a      	orrs	r2, r1
 80046ce:	3306      	adds	r3, #6
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	18c3      	adds	r3, r0, r3
 80046d4:	3304      	adds	r3, #4
 80046d6:	601a      	str	r2, [r3, #0]
}
 80046d8:	46c0      	nop			; (mov r8, r8)
 80046da:	46bd      	mov	sp, r7
 80046dc:	b003      	add	sp, #12
 80046de:	bd90      	pop	{r4, r7, pc}
 80046e0:	e000e100 	.word	0xe000e100
 80046e4:	e000ed00 	.word	0xe000ed00

080046e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1e5a      	subs	r2, r3, #1
 80046f4:	2380      	movs	r3, #128	; 0x80
 80046f6:	045b      	lsls	r3, r3, #17
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d301      	bcc.n	8004700 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046fc:	2301      	movs	r3, #1
 80046fe:	e010      	b.n	8004722 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004700:	4b0a      	ldr	r3, [pc, #40]	; (800472c <SysTick_Config+0x44>)
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	3a01      	subs	r2, #1
 8004706:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004708:	2301      	movs	r3, #1
 800470a:	425b      	negs	r3, r3
 800470c:	2103      	movs	r1, #3
 800470e:	0018      	movs	r0, r3
 8004710:	f7ff ff7c 	bl	800460c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004714:	4b05      	ldr	r3, [pc, #20]	; (800472c <SysTick_Config+0x44>)
 8004716:	2200      	movs	r2, #0
 8004718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800471a:	4b04      	ldr	r3, [pc, #16]	; (800472c <SysTick_Config+0x44>)
 800471c:	2207      	movs	r2, #7
 800471e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004720:	2300      	movs	r3, #0
}
 8004722:	0018      	movs	r0, r3
 8004724:	46bd      	mov	sp, r7
 8004726:	b002      	add	sp, #8
 8004728:	bd80      	pop	{r7, pc}
 800472a:	46c0      	nop			; (mov r8, r8)
 800472c:	e000e010 	.word	0xe000e010

08004730 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	60b9      	str	r1, [r7, #8]
 8004738:	607a      	str	r2, [r7, #4]
 800473a:	210f      	movs	r1, #15
 800473c:	187b      	adds	r3, r7, r1
 800473e:	1c02      	adds	r2, r0, #0
 8004740:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	187b      	adds	r3, r7, r1
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	b25b      	sxtb	r3, r3
 800474a:	0011      	movs	r1, r2
 800474c:	0018      	movs	r0, r3
 800474e:	f7ff ff5d 	bl	800460c <__NVIC_SetPriority>
}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	46bd      	mov	sp, r7
 8004756:	b004      	add	sp, #16
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	0002      	movs	r2, r0
 8004762:	1dfb      	adds	r3, r7, #7
 8004764:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004766:	1dfb      	adds	r3, r7, #7
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	b25b      	sxtb	r3, r3
 800476c:	0018      	movs	r0, r3
 800476e:	f7ff ff33 	bl	80045d8 <__NVIC_EnableIRQ>
}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	46bd      	mov	sp, r7
 8004776:	b002      	add	sp, #8
 8004778:	bd80      	pop	{r7, pc}

0800477a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	0018      	movs	r0, r3
 8004786:	f7ff ffaf 	bl	80046e8 <SysTick_Config>
 800478a:	0003      	movs	r3, r0
}
 800478c:	0018      	movs	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	b002      	add	sp, #8
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e036      	b.n	8004818 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2221      	movs	r2, #33	; 0x21
 80047ae:	2102      	movs	r1, #2
 80047b0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4a18      	ldr	r2, [pc, #96]	; (8004820 <HAL_DMA_Init+0x8c>)
 80047be:	4013      	ands	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80047ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69db      	ldr	r3, [r3, #28]
 80047e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	0018      	movs	r0, r3
 80047fc:	f000 f8b4 	bl	8004968 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2221      	movs	r2, #33	; 0x21
 800480a:	2101      	movs	r1, #1
 800480c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2220      	movs	r2, #32
 8004812:	2100      	movs	r1, #0
 8004814:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}  
 8004818:	0018      	movs	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	b004      	add	sp, #16
 800481e:	bd80      	pop	{r7, pc}
 8004820:	ffffc00f 	.word	0xffffc00f

08004824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004840:	2204      	movs	r2, #4
 8004842:	409a      	lsls	r2, r3
 8004844:	0013      	movs	r3, r2
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4013      	ands	r3, r2
 800484a:	d024      	beq.n	8004896 <HAL_DMA_IRQHandler+0x72>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2204      	movs	r2, #4
 8004850:	4013      	ands	r3, r2
 8004852:	d020      	beq.n	8004896 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2220      	movs	r2, #32
 800485c:	4013      	ands	r3, r2
 800485e:	d107      	bne.n	8004870 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2104      	movs	r1, #4
 800486c:	438a      	bics	r2, r1
 800486e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004878:	2104      	movs	r1, #4
 800487a:	4091      	lsls	r1, r2
 800487c:	000a      	movs	r2, r1
 800487e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004884:	2b00      	cmp	r3, #0
 8004886:	d100      	bne.n	800488a <HAL_DMA_IRQHandler+0x66>
 8004888:	e06a      	b.n	8004960 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	0010      	movs	r0, r2
 8004892:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004894:	e064      	b.n	8004960 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489a:	2202      	movs	r2, #2
 800489c:	409a      	lsls	r2, r3
 800489e:	0013      	movs	r3, r2
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4013      	ands	r3, r2
 80048a4:	d02b      	beq.n	80048fe <HAL_DMA_IRQHandler+0xda>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2202      	movs	r2, #2
 80048aa:	4013      	ands	r3, r2
 80048ac:	d027      	beq.n	80048fe <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2220      	movs	r2, #32
 80048b6:	4013      	ands	r3, r2
 80048b8:	d10b      	bne.n	80048d2 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	210a      	movs	r1, #10
 80048c6:	438a      	bics	r2, r1
 80048c8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2221      	movs	r2, #33	; 0x21
 80048ce:	2101      	movs	r1, #1
 80048d0:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048da:	2102      	movs	r1, #2
 80048dc:	4091      	lsls	r1, r2
 80048de:	000a      	movs	r2, r1
 80048e0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2220      	movs	r2, #32
 80048e6:	2100      	movs	r1, #0
 80048e8:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d036      	beq.n	8004960 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	0010      	movs	r0, r2
 80048fa:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80048fc:	e030      	b.n	8004960 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	2208      	movs	r2, #8
 8004904:	409a      	lsls	r2, r3
 8004906:	0013      	movs	r3, r2
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4013      	ands	r3, r2
 800490c:	d028      	beq.n	8004960 <HAL_DMA_IRQHandler+0x13c>
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2208      	movs	r2, #8
 8004912:	4013      	ands	r3, r2
 8004914:	d024      	beq.n	8004960 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	210e      	movs	r1, #14
 8004922:	438a      	bics	r2, r1
 8004924:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492e:	2101      	movs	r1, #1
 8004930:	4091      	lsls	r1, r2
 8004932:	000a      	movs	r2, r1
 8004934:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2221      	movs	r2, #33	; 0x21
 8004940:	2101      	movs	r1, #1
 8004942:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	2100      	movs	r1, #0
 800494a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	2b00      	cmp	r3, #0
 8004952:	d005      	beq.n	8004960 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	0010      	movs	r0, r2
 800495c:	4798      	blx	r3
    }
   }
}  
 800495e:	e7ff      	b.n	8004960 <HAL_DMA_IRQHandler+0x13c>
 8004960:	46c0      	nop			; (mov r8, r8)
 8004962:	46bd      	mov	sp, r7
 8004964:	b004      	add	sp, #16
 8004966:	bd80      	pop	{r7, pc}

08004968 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a08      	ldr	r2, [pc, #32]	; (8004998 <DMA_CalcBaseAndBitshift+0x30>)
 8004976:	4694      	mov	ip, r2
 8004978:	4463      	add	r3, ip
 800497a:	2114      	movs	r1, #20
 800497c:	0018      	movs	r0, r3
 800497e:	f7fb fbc3 	bl	8000108 <__udivsi3>
 8004982:	0003      	movs	r3, r0
 8004984:	009a      	lsls	r2, r3, #2
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a03      	ldr	r2, [pc, #12]	; (800499c <DMA_CalcBaseAndBitshift+0x34>)
 800498e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004990:	46c0      	nop			; (mov r8, r8)
 8004992:	46bd      	mov	sp, r7
 8004994:	b002      	add	sp, #8
 8004996:	bd80      	pop	{r7, pc}
 8004998:	bffdfff8 	.word	0xbffdfff8
 800499c:	40020000 	.word	0x40020000

080049a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b086      	sub	sp, #24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049aa:	2300      	movs	r3, #0
 80049ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049ae:	e149      	b.n	8004c44 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2101      	movs	r1, #1
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	4091      	lsls	r1, r2
 80049ba:	000a      	movs	r2, r1
 80049bc:	4013      	ands	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d100      	bne.n	80049c8 <HAL_GPIO_Init+0x28>
 80049c6:	e13a      	b.n	8004c3e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	2203      	movs	r2, #3
 80049ce:	4013      	ands	r3, r2
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d005      	beq.n	80049e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2203      	movs	r2, #3
 80049da:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d130      	bne.n	8004a42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	2203      	movs	r2, #3
 80049ec:	409a      	lsls	r2, r3
 80049ee:	0013      	movs	r3, r2
 80049f0:	43da      	mvns	r2, r3
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4013      	ands	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	409a      	lsls	r2, r3
 8004a02:	0013      	movs	r3, r2
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a16:	2201      	movs	r2, #1
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	0013      	movs	r3, r2
 8004a1e:	43da      	mvns	r2, r3
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4013      	ands	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	091b      	lsrs	r3, r3, #4
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	401a      	ands	r2, r3
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	409a      	lsls	r2, r3
 8004a34:	0013      	movs	r3, r2
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2203      	movs	r2, #3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d017      	beq.n	8004a7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	2203      	movs	r2, #3
 8004a5a:	409a      	lsls	r2, r3
 8004a5c:	0013      	movs	r3, r2
 8004a5e:	43da      	mvns	r2, r3
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	4013      	ands	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	0013      	movs	r3, r2
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2203      	movs	r2, #3
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d123      	bne.n	8004ad2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	08da      	lsrs	r2, r3, #3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	3208      	adds	r2, #8
 8004a92:	0092      	lsls	r2, r2, #2
 8004a94:	58d3      	ldr	r3, [r2, r3]
 8004a96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2207      	movs	r2, #7
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	220f      	movs	r2, #15
 8004aa2:	409a      	lsls	r2, r3
 8004aa4:	0013      	movs	r3, r2
 8004aa6:	43da      	mvns	r2, r3
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	691a      	ldr	r2, [r3, #16]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2107      	movs	r1, #7
 8004ab6:	400b      	ands	r3, r1
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	409a      	lsls	r2, r3
 8004abc:	0013      	movs	r3, r2
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	08da      	lsrs	r2, r3, #3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3208      	adds	r2, #8
 8004acc:	0092      	lsls	r2, r2, #2
 8004ace:	6939      	ldr	r1, [r7, #16]
 8004ad0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	2203      	movs	r2, #3
 8004ade:	409a      	lsls	r2, r3
 8004ae0:	0013      	movs	r3, r2
 8004ae2:	43da      	mvns	r2, r3
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2203      	movs	r2, #3
 8004af0:	401a      	ands	r2, r3
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	409a      	lsls	r2, r3
 8004af8:	0013      	movs	r3, r2
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	23c0      	movs	r3, #192	; 0xc0
 8004b0c:	029b      	lsls	r3, r3, #10
 8004b0e:	4013      	ands	r3, r2
 8004b10:	d100      	bne.n	8004b14 <HAL_GPIO_Init+0x174>
 8004b12:	e094      	b.n	8004c3e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b14:	4b51      	ldr	r3, [pc, #324]	; (8004c5c <HAL_GPIO_Init+0x2bc>)
 8004b16:	699a      	ldr	r2, [r3, #24]
 8004b18:	4b50      	ldr	r3, [pc, #320]	; (8004c5c <HAL_GPIO_Init+0x2bc>)
 8004b1a:	2101      	movs	r1, #1
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	619a      	str	r2, [r3, #24]
 8004b20:	4b4e      	ldr	r3, [pc, #312]	; (8004c5c <HAL_GPIO_Init+0x2bc>)
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	2201      	movs	r2, #1
 8004b26:	4013      	ands	r3, r2
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004b2c:	4a4c      	ldr	r2, [pc, #304]	; (8004c60 <HAL_GPIO_Init+0x2c0>)
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	089b      	lsrs	r3, r3, #2
 8004b32:	3302      	adds	r3, #2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	589b      	ldr	r3, [r3, r2]
 8004b38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2203      	movs	r2, #3
 8004b3e:	4013      	ands	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	220f      	movs	r2, #15
 8004b44:	409a      	lsls	r2, r3
 8004b46:	0013      	movs	r3, r2
 8004b48:	43da      	mvns	r2, r3
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	2390      	movs	r3, #144	; 0x90
 8004b54:	05db      	lsls	r3, r3, #23
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d00d      	beq.n	8004b76 <HAL_GPIO_Init+0x1d6>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a41      	ldr	r2, [pc, #260]	; (8004c64 <HAL_GPIO_Init+0x2c4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d007      	beq.n	8004b72 <HAL_GPIO_Init+0x1d2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a40      	ldr	r2, [pc, #256]	; (8004c68 <HAL_GPIO_Init+0x2c8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d101      	bne.n	8004b6e <HAL_GPIO_Init+0x1ce>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e004      	b.n	8004b78 <HAL_GPIO_Init+0x1d8>
 8004b6e:	2305      	movs	r3, #5
 8004b70:	e002      	b.n	8004b78 <HAL_GPIO_Init+0x1d8>
 8004b72:	2301      	movs	r3, #1
 8004b74:	e000      	b.n	8004b78 <HAL_GPIO_Init+0x1d8>
 8004b76:	2300      	movs	r3, #0
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	2103      	movs	r1, #3
 8004b7c:	400a      	ands	r2, r1
 8004b7e:	0092      	lsls	r2, r2, #2
 8004b80:	4093      	lsls	r3, r2
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004b88:	4935      	ldr	r1, [pc, #212]	; (8004c60 <HAL_GPIO_Init+0x2c0>)
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	089b      	lsrs	r3, r3, #2
 8004b8e:	3302      	adds	r3, #2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b96:	4b35      	ldr	r3, [pc, #212]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	43da      	mvns	r2, r3
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	2380      	movs	r3, #128	; 0x80
 8004bac:	025b      	lsls	r3, r3, #9
 8004bae:	4013      	ands	r3, r2
 8004bb0:	d003      	beq.n	8004bba <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004bba:	4b2c      	ldr	r3, [pc, #176]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004bc0:	4b2a      	ldr	r3, [pc, #168]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	43da      	mvns	r2, r3
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	2380      	movs	r3, #128	; 0x80
 8004bd6:	029b      	lsls	r3, r3, #10
 8004bd8:	4013      	ands	r3, r2
 8004bda:	d003      	beq.n	8004be4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004be4:	4b21      	ldr	r3, [pc, #132]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	43da      	mvns	r2, r3
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	2380      	movs	r3, #128	; 0x80
 8004c00:	035b      	lsls	r3, r3, #13
 8004c02:	4013      	ands	r3, r2
 8004c04:	d003      	beq.n	8004c0e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004c0e:	4b17      	ldr	r3, [pc, #92]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004c14:	4b15      	ldr	r3, [pc, #84]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	43da      	mvns	r2, r3
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	4013      	ands	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	2380      	movs	r3, #128	; 0x80
 8004c2a:	039b      	lsls	r3, r3, #14
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d003      	beq.n	8004c38 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004c38:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <HAL_GPIO_Init+0x2cc>)
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	3301      	adds	r3, #1
 8004c42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	40da      	lsrs	r2, r3
 8004c4c:	1e13      	subs	r3, r2, #0
 8004c4e:	d000      	beq.n	8004c52 <HAL_GPIO_Init+0x2b2>
 8004c50:	e6ae      	b.n	80049b0 <HAL_GPIO_Init+0x10>
  } 
}
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	46c0      	nop			; (mov r8, r8)
 8004c56:	46bd      	mov	sp, r7
 8004c58:	b006      	add	sp, #24
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	40010000 	.word	0x40010000
 8004c64:	48000400 	.word	0x48000400
 8004c68:	48000800 	.word	0x48000800
 8004c6c:	40010400 	.word	0x40010400

08004c70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	000a      	movs	r2, r1
 8004c7a:	1cbb      	adds	r3, r7, #2
 8004c7c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	1cba      	adds	r2, r7, #2
 8004c84:	8812      	ldrh	r2, [r2, #0]
 8004c86:	4013      	ands	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004c8a:	230f      	movs	r3, #15
 8004c8c:	18fb      	adds	r3, r7, r3
 8004c8e:	2201      	movs	r2, #1
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	e003      	b.n	8004c9c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c94:	230f      	movs	r3, #15
 8004c96:	18fb      	adds	r3, r7, r3
 8004c98:	2200      	movs	r2, #0
 8004c9a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004c9c:	230f      	movs	r3, #15
 8004c9e:	18fb      	adds	r3, r7, r3
 8004ca0:	781b      	ldrb	r3, [r3, #0]
  }
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	b004      	add	sp, #16
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b082      	sub	sp, #8
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	0008      	movs	r0, r1
 8004cb4:	0011      	movs	r1, r2
 8004cb6:	1cbb      	adds	r3, r7, #2
 8004cb8:	1c02      	adds	r2, r0, #0
 8004cba:	801a      	strh	r2, [r3, #0]
 8004cbc:	1c7b      	adds	r3, r7, #1
 8004cbe:	1c0a      	adds	r2, r1, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cc2:	1c7b      	adds	r3, r7, #1
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d004      	beq.n	8004cd4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cca:	1cbb      	adds	r3, r7, #2
 8004ccc:	881a      	ldrh	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cd2:	e003      	b.n	8004cdc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cd4:	1cbb      	adds	r3, r7, #2
 8004cd6:	881a      	ldrh	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004cdc:	46c0      	nop			; (mov r8, r8)
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	b002      	add	sp, #8
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e082      	b.n	8004dfc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2241      	movs	r2, #65	; 0x41
 8004cfa:	5c9b      	ldrb	r3, [r3, r2]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d107      	bne.n	8004d12 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2240      	movs	r2, #64	; 0x40
 8004d06:	2100      	movs	r1, #0
 8004d08:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f7fe ffa9 	bl	8003c64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2241      	movs	r2, #65	; 0x41
 8004d16:	2124      	movs	r1, #36	; 0x24
 8004d18:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2101      	movs	r1, #1
 8004d26:	438a      	bics	r2, r1
 8004d28:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4934      	ldr	r1, [pc, #208]	; (8004e04 <HAL_I2C_Init+0x120>)
 8004d34:	400a      	ands	r2, r1
 8004d36:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4931      	ldr	r1, [pc, #196]	; (8004e08 <HAL_I2C_Init+0x124>)
 8004d44:	400a      	ands	r2, r1
 8004d46:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d108      	bne.n	8004d62 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2180      	movs	r1, #128	; 0x80
 8004d5a:	0209      	lsls	r1, r1, #8
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	609a      	str	r2, [r3, #8]
 8004d60:	e007      	b.n	8004d72 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2184      	movs	r1, #132	; 0x84
 8004d6c:	0209      	lsls	r1, r1, #8
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d104      	bne.n	8004d84 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2280      	movs	r2, #128	; 0x80
 8004d80:	0112      	lsls	r2, r2, #4
 8004d82:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	491f      	ldr	r1, [pc, #124]	; (8004e0c <HAL_I2C_Init+0x128>)
 8004d90:	430a      	orrs	r2, r1
 8004d92:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	491a      	ldr	r1, [pc, #104]	; (8004e08 <HAL_I2C_Init+0x124>)
 8004da0:	400a      	ands	r2, r1
 8004da2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691a      	ldr	r2, [r3, #16]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	695b      	ldr	r3, [r3, #20]
 8004dac:	431a      	orrs	r2, r3
 8004dae:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69d9      	ldr	r1, [r3, #28]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a1a      	ldr	r2, [r3, #32]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2101      	movs	r1, #1
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2241      	movs	r2, #65	; 0x41
 8004de8:	2120      	movs	r1, #32
 8004dea:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2242      	movs	r2, #66	; 0x42
 8004df6:	2100      	movs	r1, #0
 8004df8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b002      	add	sp, #8
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	f0ffffff 	.word	0xf0ffffff
 8004e08:	ffff7fff 	.word	0xffff7fff
 8004e0c:	02008000 	.word	0x02008000

08004e10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2241      	movs	r2, #65	; 0x41
 8004e1e:	5c9b      	ldrb	r3, [r3, r2]
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d138      	bne.n	8004e98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2240      	movs	r2, #64	; 0x40
 8004e2a:	5c9b      	ldrb	r3, [r3, r2]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e032      	b.n	8004e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2240      	movs	r2, #64	; 0x40
 8004e38:	2101      	movs	r1, #1
 8004e3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2241      	movs	r2, #65	; 0x41
 8004e40:	2124      	movs	r1, #36	; 0x24
 8004e42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2101      	movs	r1, #1
 8004e50:	438a      	bics	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4911      	ldr	r1, [pc, #68]	; (8004ea4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004e60:	400a      	ands	r2, r1
 8004e62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6819      	ldr	r1, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2101      	movs	r1, #1
 8004e80:	430a      	orrs	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2241      	movs	r2, #65	; 0x41
 8004e88:	2120      	movs	r1, #32
 8004e8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2240      	movs	r2, #64	; 0x40
 8004e90:	2100      	movs	r1, #0
 8004e92:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	e000      	b.n	8004e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e98:	2302      	movs	r3, #2
  }
}
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b002      	add	sp, #8
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	ffffefff 	.word	0xffffefff

08004ea8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2241      	movs	r2, #65	; 0x41
 8004eb6:	5c9b      	ldrb	r3, [r3, r2]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b20      	cmp	r3, #32
 8004ebc:	d139      	bne.n	8004f32 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2240      	movs	r2, #64	; 0x40
 8004ec2:	5c9b      	ldrb	r3, [r3, r2]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e033      	b.n	8004f34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2240      	movs	r2, #64	; 0x40
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2241      	movs	r2, #65	; 0x41
 8004ed8:	2124      	movs	r1, #36	; 0x24
 8004eda:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	438a      	bics	r2, r1
 8004eea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4a11      	ldr	r2, [pc, #68]	; (8004f3c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	021b      	lsls	r3, r3, #8
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2101      	movs	r1, #1
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2241      	movs	r2, #65	; 0x41
 8004f22:	2120      	movs	r1, #32
 8004f24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2240      	movs	r2, #64	; 0x40
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e000      	b.n	8004f34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f32:	2302      	movs	r3, #2
  }
}
 8004f34:	0018      	movs	r0, r3
 8004f36:	46bd      	mov	sp, r7
 8004f38:	b004      	add	sp, #16
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	fffff0ff 	.word	0xfffff0ff

08004f40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b088      	sub	sp, #32
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f000 fb76 	bl	8005640 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	d100      	bne.n	8004f60 <HAL_RCC_OscConfig+0x20>
 8004f5e:	e08e      	b.n	800507e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f60:	4bc5      	ldr	r3, [pc, #788]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	220c      	movs	r2, #12
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b04      	cmp	r3, #4
 8004f6a:	d00e      	beq.n	8004f8a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f6c:	4bc2      	ldr	r3, [pc, #776]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	220c      	movs	r2, #12
 8004f72:	4013      	ands	r3, r2
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d117      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x68>
 8004f78:	4bbf      	ldr	r3, [pc, #764]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	23c0      	movs	r3, #192	; 0xc0
 8004f7e:	025b      	lsls	r3, r3, #9
 8004f80:	401a      	ands	r2, r3
 8004f82:	2380      	movs	r3, #128	; 0x80
 8004f84:	025b      	lsls	r3, r3, #9
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d10e      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f8a:	4bbb      	ldr	r3, [pc, #748]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	2380      	movs	r3, #128	; 0x80
 8004f90:	029b      	lsls	r3, r3, #10
 8004f92:	4013      	ands	r3, r2
 8004f94:	d100      	bne.n	8004f98 <HAL_RCC_OscConfig+0x58>
 8004f96:	e071      	b.n	800507c <HAL_RCC_OscConfig+0x13c>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d000      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x62>
 8004fa0:	e06c      	b.n	800507c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f000 fb4c 	bl	8005640 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x80>
 8004fb0:	4bb1      	ldr	r3, [pc, #708]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	4bb0      	ldr	r3, [pc, #704]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fb6:	2180      	movs	r1, #128	; 0x80
 8004fb8:	0249      	lsls	r1, r1, #9
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	e02f      	b.n	8005020 <HAL_RCC_OscConfig+0xe0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10c      	bne.n	8004fe2 <HAL_RCC_OscConfig+0xa2>
 8004fc8:	4bab      	ldr	r3, [pc, #684]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	4baa      	ldr	r3, [pc, #680]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fce:	49ab      	ldr	r1, [pc, #684]	; (800527c <HAL_RCC_OscConfig+0x33c>)
 8004fd0:	400a      	ands	r2, r1
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	4ba8      	ldr	r3, [pc, #672]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	4ba7      	ldr	r3, [pc, #668]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fda:	49a9      	ldr	r1, [pc, #676]	; (8005280 <HAL_RCC_OscConfig+0x340>)
 8004fdc:	400a      	ands	r2, r1
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	e01e      	b.n	8005020 <HAL_RCC_OscConfig+0xe0>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	2b05      	cmp	r3, #5
 8004fe8:	d10e      	bne.n	8005008 <HAL_RCC_OscConfig+0xc8>
 8004fea:	4ba3      	ldr	r3, [pc, #652]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	4ba2      	ldr	r3, [pc, #648]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004ff0:	2180      	movs	r1, #128	; 0x80
 8004ff2:	02c9      	lsls	r1, r1, #11
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	4b9f      	ldr	r3, [pc, #636]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	4b9e      	ldr	r3, [pc, #632]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8004ffe:	2180      	movs	r1, #128	; 0x80
 8005000:	0249      	lsls	r1, r1, #9
 8005002:	430a      	orrs	r2, r1
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e00b      	b.n	8005020 <HAL_RCC_OscConfig+0xe0>
 8005008:	4b9b      	ldr	r3, [pc, #620]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4b9a      	ldr	r3, [pc, #616]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800500e:	499b      	ldr	r1, [pc, #620]	; (800527c <HAL_RCC_OscConfig+0x33c>)
 8005010:	400a      	ands	r2, r1
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	4b98      	ldr	r3, [pc, #608]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	4b97      	ldr	r3, [pc, #604]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800501a:	4999      	ldr	r1, [pc, #612]	; (8005280 <HAL_RCC_OscConfig+0x340>)
 800501c:	400a      	ands	r2, r1
 800501e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d014      	beq.n	8005052 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005028:	f7ff f85a 	bl	80040e0 <HAL_GetTick>
 800502c:	0003      	movs	r3, r0
 800502e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005030:	e008      	b.n	8005044 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005032:	f7ff f855 	bl	80040e0 <HAL_GetTick>
 8005036:	0002      	movs	r2, r0
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b64      	cmp	r3, #100	; 0x64
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e2fd      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005044:	4b8c      	ldr	r3, [pc, #560]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	2380      	movs	r3, #128	; 0x80
 800504a:	029b      	lsls	r3, r3, #10
 800504c:	4013      	ands	r3, r2
 800504e:	d0f0      	beq.n	8005032 <HAL_RCC_OscConfig+0xf2>
 8005050:	e015      	b.n	800507e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005052:	f7ff f845 	bl	80040e0 <HAL_GetTick>
 8005056:	0003      	movs	r3, r0
 8005058:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800505c:	f7ff f840 	bl	80040e0 <HAL_GetTick>
 8005060:	0002      	movs	r2, r0
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b64      	cmp	r3, #100	; 0x64
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e2e8      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800506e:	4b82      	ldr	r3, [pc, #520]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	2380      	movs	r3, #128	; 0x80
 8005074:	029b      	lsls	r3, r3, #10
 8005076:	4013      	ands	r3, r2
 8005078:	d1f0      	bne.n	800505c <HAL_RCC_OscConfig+0x11c>
 800507a:	e000      	b.n	800507e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800507c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2202      	movs	r2, #2
 8005084:	4013      	ands	r3, r2
 8005086:	d100      	bne.n	800508a <HAL_RCC_OscConfig+0x14a>
 8005088:	e06c      	b.n	8005164 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800508a:	4b7b      	ldr	r3, [pc, #492]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	220c      	movs	r2, #12
 8005090:	4013      	ands	r3, r2
 8005092:	d00e      	beq.n	80050b2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005094:	4b78      	ldr	r3, [pc, #480]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	220c      	movs	r2, #12
 800509a:	4013      	ands	r3, r2
 800509c:	2b08      	cmp	r3, #8
 800509e:	d11f      	bne.n	80050e0 <HAL_RCC_OscConfig+0x1a0>
 80050a0:	4b75      	ldr	r3, [pc, #468]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	23c0      	movs	r3, #192	; 0xc0
 80050a6:	025b      	lsls	r3, r3, #9
 80050a8:	401a      	ands	r2, r3
 80050aa:	2380      	movs	r3, #128	; 0x80
 80050ac:	021b      	lsls	r3, r3, #8
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d116      	bne.n	80050e0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b2:	4b71      	ldr	r3, [pc, #452]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2202      	movs	r2, #2
 80050b8:	4013      	ands	r3, r2
 80050ba:	d005      	beq.n	80050c8 <HAL_RCC_OscConfig+0x188>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d001      	beq.n	80050c8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e2bb      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c8:	4b6b      	ldr	r3, [pc, #428]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	22f8      	movs	r2, #248	; 0xf8
 80050ce:	4393      	bics	r3, r2
 80050d0:	0019      	movs	r1, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	00da      	lsls	r2, r3, #3
 80050d8:	4b67      	ldr	r3, [pc, #412]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050da:	430a      	orrs	r2, r1
 80050dc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050de:	e041      	b.n	8005164 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d024      	beq.n	8005132 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050e8:	4b63      	ldr	r3, [pc, #396]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b62      	ldr	r3, [pc, #392]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80050ee:	2101      	movs	r1, #1
 80050f0:	430a      	orrs	r2, r1
 80050f2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f4:	f7fe fff4 	bl	80040e0 <HAL_GetTick>
 80050f8:	0003      	movs	r3, r0
 80050fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050fe:	f7fe ffef 	bl	80040e0 <HAL_GetTick>
 8005102:	0002      	movs	r2, r0
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e297      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005110:	4b59      	ldr	r3, [pc, #356]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2202      	movs	r2, #2
 8005116:	4013      	ands	r3, r2
 8005118:	d0f1      	beq.n	80050fe <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800511a:	4b57      	ldr	r3, [pc, #348]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	22f8      	movs	r2, #248	; 0xf8
 8005120:	4393      	bics	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	00da      	lsls	r2, r3, #3
 800512a:	4b53      	ldr	r3, [pc, #332]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800512c:	430a      	orrs	r2, r1
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	e018      	b.n	8005164 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005132:	4b51      	ldr	r3, [pc, #324]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	4b50      	ldr	r3, [pc, #320]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005138:	2101      	movs	r1, #1
 800513a:	438a      	bics	r2, r1
 800513c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800513e:	f7fe ffcf 	bl	80040e0 <HAL_GetTick>
 8005142:	0003      	movs	r3, r0
 8005144:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005148:	f7fe ffca 	bl	80040e0 <HAL_GetTick>
 800514c:	0002      	movs	r2, r0
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e272      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800515a:	4b47      	ldr	r3, [pc, #284]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2202      	movs	r2, #2
 8005160:	4013      	ands	r3, r2
 8005162:	d1f1      	bne.n	8005148 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2208      	movs	r2, #8
 800516a:	4013      	ands	r3, r2
 800516c:	d036      	beq.n	80051dc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d019      	beq.n	80051aa <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005176:	4b40      	ldr	r3, [pc, #256]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800517a:	4b3f      	ldr	r3, [pc, #252]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800517c:	2101      	movs	r1, #1
 800517e:	430a      	orrs	r2, r1
 8005180:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005182:	f7fe ffad 	bl	80040e0 <HAL_GetTick>
 8005186:	0003      	movs	r3, r0
 8005188:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800518c:	f7fe ffa8 	bl	80040e0 <HAL_GetTick>
 8005190:	0002      	movs	r2, r0
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e250      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800519e:	4b36      	ldr	r3, [pc, #216]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a2:	2202      	movs	r2, #2
 80051a4:	4013      	ands	r3, r2
 80051a6:	d0f1      	beq.n	800518c <HAL_RCC_OscConfig+0x24c>
 80051a8:	e018      	b.n	80051dc <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051aa:	4b33      	ldr	r3, [pc, #204]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ae:	4b32      	ldr	r3, [pc, #200]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051b0:	2101      	movs	r1, #1
 80051b2:	438a      	bics	r2, r1
 80051b4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b6:	f7fe ff93 	bl	80040e0 <HAL_GetTick>
 80051ba:	0003      	movs	r3, r0
 80051bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051c0:	f7fe ff8e 	bl	80040e0 <HAL_GetTick>
 80051c4:	0002      	movs	r2, r0
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e236      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051d2:	4b29      	ldr	r3, [pc, #164]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	2202      	movs	r2, #2
 80051d8:	4013      	ands	r3, r2
 80051da:	d1f1      	bne.n	80051c0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2204      	movs	r2, #4
 80051e2:	4013      	ands	r3, r2
 80051e4:	d100      	bne.n	80051e8 <HAL_RCC_OscConfig+0x2a8>
 80051e6:	e0b5      	b.n	8005354 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051e8:	201f      	movs	r0, #31
 80051ea:	183b      	adds	r3, r7, r0
 80051ec:	2200      	movs	r2, #0
 80051ee:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051f0:	4b21      	ldr	r3, [pc, #132]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051f2:	69da      	ldr	r2, [r3, #28]
 80051f4:	2380      	movs	r3, #128	; 0x80
 80051f6:	055b      	lsls	r3, r3, #21
 80051f8:	4013      	ands	r3, r2
 80051fa:	d110      	bne.n	800521e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051fc:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 80051fe:	69da      	ldr	r2, [r3, #28]
 8005200:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 8005202:	2180      	movs	r1, #128	; 0x80
 8005204:	0549      	lsls	r1, r1, #21
 8005206:	430a      	orrs	r2, r1
 8005208:	61da      	str	r2, [r3, #28]
 800520a:	4b1b      	ldr	r3, [pc, #108]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800520c:	69da      	ldr	r2, [r3, #28]
 800520e:	2380      	movs	r3, #128	; 0x80
 8005210:	055b      	lsls	r3, r3, #21
 8005212:	4013      	ands	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005218:	183b      	adds	r3, r7, r0
 800521a:	2201      	movs	r2, #1
 800521c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521e:	4b19      	ldr	r3, [pc, #100]	; (8005284 <HAL_RCC_OscConfig+0x344>)
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	2380      	movs	r3, #128	; 0x80
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	4013      	ands	r3, r2
 8005228:	d11a      	bne.n	8005260 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800522a:	4b16      	ldr	r3, [pc, #88]	; (8005284 <HAL_RCC_OscConfig+0x344>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	4b15      	ldr	r3, [pc, #84]	; (8005284 <HAL_RCC_OscConfig+0x344>)
 8005230:	2180      	movs	r1, #128	; 0x80
 8005232:	0049      	lsls	r1, r1, #1
 8005234:	430a      	orrs	r2, r1
 8005236:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005238:	f7fe ff52 	bl	80040e0 <HAL_GetTick>
 800523c:	0003      	movs	r3, r0
 800523e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005242:	f7fe ff4d 	bl	80040e0 <HAL_GetTick>
 8005246:	0002      	movs	r2, r0
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b64      	cmp	r3, #100	; 0x64
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e1f5      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005254:	4b0b      	ldr	r3, [pc, #44]	; (8005284 <HAL_RCC_OscConfig+0x344>)
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	2380      	movs	r3, #128	; 0x80
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	4013      	ands	r3, r2
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d10f      	bne.n	8005288 <HAL_RCC_OscConfig+0x348>
 8005268:	4b03      	ldr	r3, [pc, #12]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800526a:	6a1a      	ldr	r2, [r3, #32]
 800526c:	4b02      	ldr	r3, [pc, #8]	; (8005278 <HAL_RCC_OscConfig+0x338>)
 800526e:	2101      	movs	r1, #1
 8005270:	430a      	orrs	r2, r1
 8005272:	621a      	str	r2, [r3, #32]
 8005274:	e036      	b.n	80052e4 <HAL_RCC_OscConfig+0x3a4>
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	40021000 	.word	0x40021000
 800527c:	fffeffff 	.word	0xfffeffff
 8005280:	fffbffff 	.word	0xfffbffff
 8005284:	40007000 	.word	0x40007000
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10c      	bne.n	80052aa <HAL_RCC_OscConfig+0x36a>
 8005290:	4bca      	ldr	r3, [pc, #808]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005292:	6a1a      	ldr	r2, [r3, #32]
 8005294:	4bc9      	ldr	r3, [pc, #804]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005296:	2101      	movs	r1, #1
 8005298:	438a      	bics	r2, r1
 800529a:	621a      	str	r2, [r3, #32]
 800529c:	4bc7      	ldr	r3, [pc, #796]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800529e:	6a1a      	ldr	r2, [r3, #32]
 80052a0:	4bc6      	ldr	r3, [pc, #792]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052a2:	2104      	movs	r1, #4
 80052a4:	438a      	bics	r2, r1
 80052a6:	621a      	str	r2, [r3, #32]
 80052a8:	e01c      	b.n	80052e4 <HAL_RCC_OscConfig+0x3a4>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	2b05      	cmp	r3, #5
 80052b0:	d10c      	bne.n	80052cc <HAL_RCC_OscConfig+0x38c>
 80052b2:	4bc2      	ldr	r3, [pc, #776]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052b4:	6a1a      	ldr	r2, [r3, #32]
 80052b6:	4bc1      	ldr	r3, [pc, #772]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052b8:	2104      	movs	r1, #4
 80052ba:	430a      	orrs	r2, r1
 80052bc:	621a      	str	r2, [r3, #32]
 80052be:	4bbf      	ldr	r3, [pc, #764]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052c0:	6a1a      	ldr	r2, [r3, #32]
 80052c2:	4bbe      	ldr	r3, [pc, #760]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052c4:	2101      	movs	r1, #1
 80052c6:	430a      	orrs	r2, r1
 80052c8:	621a      	str	r2, [r3, #32]
 80052ca:	e00b      	b.n	80052e4 <HAL_RCC_OscConfig+0x3a4>
 80052cc:	4bbb      	ldr	r3, [pc, #748]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052ce:	6a1a      	ldr	r2, [r3, #32]
 80052d0:	4bba      	ldr	r3, [pc, #744]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052d2:	2101      	movs	r1, #1
 80052d4:	438a      	bics	r2, r1
 80052d6:	621a      	str	r2, [r3, #32]
 80052d8:	4bb8      	ldr	r3, [pc, #736]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052da:	6a1a      	ldr	r2, [r3, #32]
 80052dc:	4bb7      	ldr	r3, [pc, #732]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80052de:	2104      	movs	r1, #4
 80052e0:	438a      	bics	r2, r1
 80052e2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d014      	beq.n	8005316 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ec:	f7fe fef8 	bl	80040e0 <HAL_GetTick>
 80052f0:	0003      	movs	r3, r0
 80052f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f4:	e009      	b.n	800530a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052f6:	f7fe fef3 	bl	80040e0 <HAL_GetTick>
 80052fa:	0002      	movs	r2, r0
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	4aaf      	ldr	r2, [pc, #700]	; (80055c0 <HAL_RCC_OscConfig+0x680>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e19a      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800530a:	4bac      	ldr	r3, [pc, #688]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	2202      	movs	r2, #2
 8005310:	4013      	ands	r3, r2
 8005312:	d0f0      	beq.n	80052f6 <HAL_RCC_OscConfig+0x3b6>
 8005314:	e013      	b.n	800533e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005316:	f7fe fee3 	bl	80040e0 <HAL_GetTick>
 800531a:	0003      	movs	r3, r0
 800531c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800531e:	e009      	b.n	8005334 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005320:	f7fe fede 	bl	80040e0 <HAL_GetTick>
 8005324:	0002      	movs	r2, r0
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	4aa5      	ldr	r2, [pc, #660]	; (80055c0 <HAL_RCC_OscConfig+0x680>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e185      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005334:	4ba1      	ldr	r3, [pc, #644]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	2202      	movs	r2, #2
 800533a:	4013      	ands	r3, r2
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800533e:	231f      	movs	r3, #31
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d105      	bne.n	8005354 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005348:	4b9c      	ldr	r3, [pc, #624]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800534a:	69da      	ldr	r2, [r3, #28]
 800534c:	4b9b      	ldr	r3, [pc, #620]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800534e:	499d      	ldr	r1, [pc, #628]	; (80055c4 <HAL_RCC_OscConfig+0x684>)
 8005350:	400a      	ands	r2, r1
 8005352:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2210      	movs	r2, #16
 800535a:	4013      	ands	r3, r2
 800535c:	d063      	beq.n	8005426 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d12a      	bne.n	80053bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005366:	4b95      	ldr	r3, [pc, #596]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800536a:	4b94      	ldr	r3, [pc, #592]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800536c:	2104      	movs	r1, #4
 800536e:	430a      	orrs	r2, r1
 8005370:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005372:	4b92      	ldr	r3, [pc, #584]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005374:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005376:	4b91      	ldr	r3, [pc, #580]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005378:	2101      	movs	r1, #1
 800537a:	430a      	orrs	r2, r1
 800537c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800537e:	f7fe feaf 	bl	80040e0 <HAL_GetTick>
 8005382:	0003      	movs	r3, r0
 8005384:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005388:	f7fe feaa 	bl	80040e0 <HAL_GetTick>
 800538c:	0002      	movs	r2, r0
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e152      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800539a:	4b88      	ldr	r3, [pc, #544]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800539c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800539e:	2202      	movs	r2, #2
 80053a0:	4013      	ands	r3, r2
 80053a2:	d0f1      	beq.n	8005388 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053a4:	4b85      	ldr	r3, [pc, #532]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a8:	22f8      	movs	r2, #248	; 0xf8
 80053aa:	4393      	bics	r3, r2
 80053ac:	0019      	movs	r1, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	00da      	lsls	r2, r3, #3
 80053b4:	4b81      	ldr	r3, [pc, #516]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053b6:	430a      	orrs	r2, r1
 80053b8:	635a      	str	r2, [r3, #52]	; 0x34
 80053ba:	e034      	b.n	8005426 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	3305      	adds	r3, #5
 80053c2:	d111      	bne.n	80053e8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80053c4:	4b7d      	ldr	r3, [pc, #500]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053c8:	4b7c      	ldr	r3, [pc, #496]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053ca:	2104      	movs	r1, #4
 80053cc:	438a      	bics	r2, r1
 80053ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053d0:	4b7a      	ldr	r3, [pc, #488]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d4:	22f8      	movs	r2, #248	; 0xf8
 80053d6:	4393      	bics	r3, r2
 80053d8:	0019      	movs	r1, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	00da      	lsls	r2, r3, #3
 80053e0:	4b76      	ldr	r3, [pc, #472]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053e2:	430a      	orrs	r2, r1
 80053e4:	635a      	str	r2, [r3, #52]	; 0x34
 80053e6:	e01e      	b.n	8005426 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80053e8:	4b74      	ldr	r3, [pc, #464]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ec:	4b73      	ldr	r3, [pc, #460]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053ee:	2104      	movs	r1, #4
 80053f0:	430a      	orrs	r2, r1
 80053f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80053f4:	4b71      	ldr	r3, [pc, #452]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053f8:	4b70      	ldr	r3, [pc, #448]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80053fa:	2101      	movs	r1, #1
 80053fc:	438a      	bics	r2, r1
 80053fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005400:	f7fe fe6e 	bl	80040e0 <HAL_GetTick>
 8005404:	0003      	movs	r3, r0
 8005406:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005408:	e008      	b.n	800541c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800540a:	f7fe fe69 	bl	80040e0 <HAL_GetTick>
 800540e:	0002      	movs	r2, r0
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e111      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800541c:	4b67      	ldr	r3, [pc, #412]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800541e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005420:	2202      	movs	r2, #2
 8005422:	4013      	ands	r3, r2
 8005424:	d1f1      	bne.n	800540a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2220      	movs	r2, #32
 800542c:	4013      	ands	r3, r2
 800542e:	d05c      	beq.n	80054ea <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005430:	4b62      	ldr	r3, [pc, #392]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	220c      	movs	r2, #12
 8005436:	4013      	ands	r3, r2
 8005438:	2b0c      	cmp	r3, #12
 800543a:	d00e      	beq.n	800545a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800543c:	4b5f      	ldr	r3, [pc, #380]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	220c      	movs	r2, #12
 8005442:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005444:	2b08      	cmp	r3, #8
 8005446:	d114      	bne.n	8005472 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005448:	4b5c      	ldr	r3, [pc, #368]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	23c0      	movs	r3, #192	; 0xc0
 800544e:	025b      	lsls	r3, r3, #9
 8005450:	401a      	ands	r2, r3
 8005452:	23c0      	movs	r3, #192	; 0xc0
 8005454:	025b      	lsls	r3, r3, #9
 8005456:	429a      	cmp	r2, r3
 8005458:	d10b      	bne.n	8005472 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800545a:	4b58      	ldr	r3, [pc, #352]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800545c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800545e:	2380      	movs	r3, #128	; 0x80
 8005460:	025b      	lsls	r3, r3, #9
 8005462:	4013      	ands	r3, r2
 8005464:	d040      	beq.n	80054e8 <HAL_RCC_OscConfig+0x5a8>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d03c      	beq.n	80054e8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e0e6      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01b      	beq.n	80054b2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800547a:	4b50      	ldr	r3, [pc, #320]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800547c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800547e:	4b4f      	ldr	r3, [pc, #316]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005480:	2180      	movs	r1, #128	; 0x80
 8005482:	0249      	lsls	r1, r1, #9
 8005484:	430a      	orrs	r2, r1
 8005486:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005488:	f7fe fe2a 	bl	80040e0 <HAL_GetTick>
 800548c:	0003      	movs	r3, r0
 800548e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005492:	f7fe fe25 	bl	80040e0 <HAL_GetTick>
 8005496:	0002      	movs	r2, r0
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e0cd      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80054a4:	4b45      	ldr	r3, [pc, #276]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80054a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054a8:	2380      	movs	r3, #128	; 0x80
 80054aa:	025b      	lsls	r3, r3, #9
 80054ac:	4013      	ands	r3, r2
 80054ae:	d0f0      	beq.n	8005492 <HAL_RCC_OscConfig+0x552>
 80054b0:	e01b      	b.n	80054ea <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80054b2:	4b42      	ldr	r3, [pc, #264]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80054b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054b6:	4b41      	ldr	r3, [pc, #260]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80054b8:	4943      	ldr	r1, [pc, #268]	; (80055c8 <HAL_RCC_OscConfig+0x688>)
 80054ba:	400a      	ands	r2, r1
 80054bc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054be:	f7fe fe0f 	bl	80040e0 <HAL_GetTick>
 80054c2:	0003      	movs	r3, r0
 80054c4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80054c6:	e008      	b.n	80054da <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054c8:	f7fe fe0a 	bl	80040e0 <HAL_GetTick>
 80054cc:	0002      	movs	r2, r0
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d901      	bls.n	80054da <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e0b2      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80054da:	4b38      	ldr	r3, [pc, #224]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80054dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	025b      	lsls	r3, r3, #9
 80054e2:	4013      	ands	r3, r2
 80054e4:	d1f0      	bne.n	80054c8 <HAL_RCC_OscConfig+0x588>
 80054e6:	e000      	b.n	80054ea <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80054e8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d100      	bne.n	80054f4 <HAL_RCC_OscConfig+0x5b4>
 80054f2:	e0a4      	b.n	800563e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054f4:	4b31      	ldr	r3, [pc, #196]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	220c      	movs	r2, #12
 80054fa:	4013      	ands	r3, r2
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d100      	bne.n	8005502 <HAL_RCC_OscConfig+0x5c2>
 8005500:	e078      	b.n	80055f4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	2b02      	cmp	r3, #2
 8005508:	d14c      	bne.n	80055a4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550a:	4b2c      	ldr	r3, [pc, #176]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4b2b      	ldr	r3, [pc, #172]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005510:	492e      	ldr	r1, [pc, #184]	; (80055cc <HAL_RCC_OscConfig+0x68c>)
 8005512:	400a      	ands	r2, r1
 8005514:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005516:	f7fe fde3 	bl	80040e0 <HAL_GetTick>
 800551a:	0003      	movs	r3, r0
 800551c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005520:	f7fe fdde 	bl	80040e0 <HAL_GetTick>
 8005524:	0002      	movs	r2, r0
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e086      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005532:	4b22      	ldr	r3, [pc, #136]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	2380      	movs	r3, #128	; 0x80
 8005538:	049b      	lsls	r3, r3, #18
 800553a:	4013      	ands	r3, r2
 800553c:	d1f0      	bne.n	8005520 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800553e:	4b1f      	ldr	r3, [pc, #124]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005542:	220f      	movs	r2, #15
 8005544:	4393      	bics	r3, r2
 8005546:	0019      	movs	r1, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800554c:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800554e:	430a      	orrs	r2, r1
 8005550:	62da      	str	r2, [r3, #44]	; 0x2c
 8005552:	4b1a      	ldr	r3, [pc, #104]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	4a1e      	ldr	r2, [pc, #120]	; (80055d0 <HAL_RCC_OscConfig+0x690>)
 8005558:	4013      	ands	r3, r2
 800555a:	0019      	movs	r1, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005564:	431a      	orrs	r2, r3
 8005566:	4b15      	ldr	r3, [pc, #84]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005568:	430a      	orrs	r2, r1
 800556a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800556c:	4b13      	ldr	r3, [pc, #76]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	4b12      	ldr	r3, [pc, #72]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005572:	2180      	movs	r1, #128	; 0x80
 8005574:	0449      	lsls	r1, r1, #17
 8005576:	430a      	orrs	r2, r1
 8005578:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800557a:	f7fe fdb1 	bl	80040e0 <HAL_GetTick>
 800557e:	0003      	movs	r3, r0
 8005580:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005584:	f7fe fdac 	bl	80040e0 <HAL_GetTick>
 8005588:	0002      	movs	r2, r0
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b02      	cmp	r3, #2
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e054      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005596:	4b09      	ldr	r3, [pc, #36]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	2380      	movs	r3, #128	; 0x80
 800559c:	049b      	lsls	r3, r3, #18
 800559e:	4013      	ands	r3, r2
 80055a0:	d0f0      	beq.n	8005584 <HAL_RCC_OscConfig+0x644>
 80055a2:	e04c      	b.n	800563e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a4:	4b05      	ldr	r3, [pc, #20]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	4b04      	ldr	r3, [pc, #16]	; (80055bc <HAL_RCC_OscConfig+0x67c>)
 80055aa:	4908      	ldr	r1, [pc, #32]	; (80055cc <HAL_RCC_OscConfig+0x68c>)
 80055ac:	400a      	ands	r2, r1
 80055ae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b0:	f7fe fd96 	bl	80040e0 <HAL_GetTick>
 80055b4:	0003      	movs	r3, r0
 80055b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055b8:	e015      	b.n	80055e6 <HAL_RCC_OscConfig+0x6a6>
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	40021000 	.word	0x40021000
 80055c0:	00001388 	.word	0x00001388
 80055c4:	efffffff 	.word	0xefffffff
 80055c8:	fffeffff 	.word	0xfffeffff
 80055cc:	feffffff 	.word	0xfeffffff
 80055d0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055d4:	f7fe fd84 	bl	80040e0 <HAL_GetTick>
 80055d8:	0002      	movs	r2, r0
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d901      	bls.n	80055e6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e02c      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055e6:	4b18      	ldr	r3, [pc, #96]	; (8005648 <HAL_RCC_OscConfig+0x708>)
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	2380      	movs	r3, #128	; 0x80
 80055ec:	049b      	lsls	r3, r3, #18
 80055ee:	4013      	ands	r3, r2
 80055f0:	d1f0      	bne.n	80055d4 <HAL_RCC_OscConfig+0x694>
 80055f2:	e024      	b.n	800563e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e01f      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005600:	4b11      	ldr	r3, [pc, #68]	; (8005648 <HAL_RCC_OscConfig+0x708>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005606:	4b10      	ldr	r3, [pc, #64]	; (8005648 <HAL_RCC_OscConfig+0x708>)
 8005608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800560a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	23c0      	movs	r3, #192	; 0xc0
 8005610:	025b      	lsls	r3, r3, #9
 8005612:	401a      	ands	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005618:	429a      	cmp	r2, r3
 800561a:	d10e      	bne.n	800563a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	220f      	movs	r2, #15
 8005620:	401a      	ands	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005626:	429a      	cmp	r2, r3
 8005628:	d107      	bne.n	800563a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	23f0      	movs	r3, #240	; 0xf0
 800562e:	039b      	lsls	r3, r3, #14
 8005630:	401a      	ands	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005636:	429a      	cmp	r2, r3
 8005638:	d001      	beq.n	800563e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e000      	b.n	8005640 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	0018      	movs	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	b008      	add	sp, #32
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40021000 	.word	0x40021000

0800564c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e0bf      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005660:	4b61      	ldr	r3, [pc, #388]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2201      	movs	r2, #1
 8005666:	4013      	ands	r3, r2
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d911      	bls.n	8005692 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800566e:	4b5e      	ldr	r3, [pc, #376]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2201      	movs	r2, #1
 8005674:	4393      	bics	r3, r2
 8005676:	0019      	movs	r1, r3
 8005678:	4b5b      	ldr	r3, [pc, #364]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005680:	4b59      	ldr	r3, [pc, #356]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2201      	movs	r2, #1
 8005686:	4013      	ands	r3, r2
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d001      	beq.n	8005692 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e0a6      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2202      	movs	r2, #2
 8005698:	4013      	ands	r3, r2
 800569a:	d015      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2204      	movs	r2, #4
 80056a2:	4013      	ands	r3, r2
 80056a4:	d006      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80056a6:	4b51      	ldr	r3, [pc, #324]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	4b50      	ldr	r3, [pc, #320]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056ac:	21e0      	movs	r1, #224	; 0xe0
 80056ae:	00c9      	lsls	r1, r1, #3
 80056b0:	430a      	orrs	r2, r1
 80056b2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056b4:	4b4d      	ldr	r3, [pc, #308]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	22f0      	movs	r2, #240	; 0xf0
 80056ba:	4393      	bics	r3, r2
 80056bc:	0019      	movs	r1, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	689a      	ldr	r2, [r3, #8]
 80056c2:	4b4a      	ldr	r3, [pc, #296]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056c4:	430a      	orrs	r2, r1
 80056c6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2201      	movs	r2, #1
 80056ce:	4013      	ands	r3, r2
 80056d0:	d04c      	beq.n	800576c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d107      	bne.n	80056ea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056da:	4b44      	ldr	r3, [pc, #272]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	2380      	movs	r3, #128	; 0x80
 80056e0:	029b      	lsls	r3, r3, #10
 80056e2:	4013      	ands	r3, r2
 80056e4:	d120      	bne.n	8005728 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e07a      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f2:	4b3e      	ldr	r3, [pc, #248]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	2380      	movs	r3, #128	; 0x80
 80056f8:	049b      	lsls	r3, r3, #18
 80056fa:	4013      	ands	r3, r2
 80056fc:	d114      	bne.n	8005728 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e06e      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	2b03      	cmp	r3, #3
 8005708:	d107      	bne.n	800571a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800570a:	4b38      	ldr	r3, [pc, #224]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 800570c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800570e:	2380      	movs	r3, #128	; 0x80
 8005710:	025b      	lsls	r3, r3, #9
 8005712:	4013      	ands	r3, r2
 8005714:	d108      	bne.n	8005728 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e062      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800571a:	4b34      	ldr	r3, [pc, #208]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2202      	movs	r2, #2
 8005720:	4013      	ands	r3, r2
 8005722:	d101      	bne.n	8005728 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e05b      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005728:	4b30      	ldr	r3, [pc, #192]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2203      	movs	r2, #3
 800572e:	4393      	bics	r3, r2
 8005730:	0019      	movs	r1, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	4b2d      	ldr	r3, [pc, #180]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 8005738:	430a      	orrs	r2, r1
 800573a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800573c:	f7fe fcd0 	bl	80040e0 <HAL_GetTick>
 8005740:	0003      	movs	r3, r0
 8005742:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005744:	e009      	b.n	800575a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005746:	f7fe fccb 	bl	80040e0 <HAL_GetTick>
 800574a:	0002      	movs	r2, r0
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	4a27      	ldr	r2, [pc, #156]	; (80057f0 <HAL_RCC_ClockConfig+0x1a4>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d901      	bls.n	800575a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e042      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575a:	4b24      	ldr	r3, [pc, #144]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	220c      	movs	r2, #12
 8005760:	401a      	ands	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	429a      	cmp	r2, r3
 800576a:	d1ec      	bne.n	8005746 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800576c:	4b1e      	ldr	r3, [pc, #120]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2201      	movs	r2, #1
 8005772:	4013      	ands	r3, r2
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d211      	bcs.n	800579e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800577a:	4b1b      	ldr	r3, [pc, #108]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2201      	movs	r2, #1
 8005780:	4393      	bics	r3, r2
 8005782:	0019      	movs	r1, r3
 8005784:	4b18      	ldr	r3, [pc, #96]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	430a      	orrs	r2, r1
 800578a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800578c:	4b16      	ldr	r3, [pc, #88]	; (80057e8 <HAL_RCC_ClockConfig+0x19c>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2201      	movs	r2, #1
 8005792:	4013      	ands	r3, r2
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	429a      	cmp	r2, r3
 8005798:	d001      	beq.n	800579e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e020      	b.n	80057e0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2204      	movs	r2, #4
 80057a4:	4013      	ands	r3, r2
 80057a6:	d009      	beq.n	80057bc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80057a8:	4b10      	ldr	r3, [pc, #64]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	4a11      	ldr	r2, [pc, #68]	; (80057f4 <HAL_RCC_ClockConfig+0x1a8>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	0019      	movs	r1, r3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	4b0d      	ldr	r3, [pc, #52]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80057b8:	430a      	orrs	r2, r1
 80057ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80057bc:	f000 f82e 	bl	800581c <HAL_RCC_GetSysClockFreq>
 80057c0:	0001      	movs	r1, r0
 80057c2:	4b0a      	ldr	r3, [pc, #40]	; (80057ec <HAL_RCC_ClockConfig+0x1a0>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	091b      	lsrs	r3, r3, #4
 80057c8:	220f      	movs	r2, #15
 80057ca:	4013      	ands	r3, r2
 80057cc:	4a0a      	ldr	r2, [pc, #40]	; (80057f8 <HAL_RCC_ClockConfig+0x1ac>)
 80057ce:	5cd3      	ldrb	r3, [r2, r3]
 80057d0:	000a      	movs	r2, r1
 80057d2:	40da      	lsrs	r2, r3
 80057d4:	4b09      	ldr	r3, [pc, #36]	; (80057fc <HAL_RCC_ClockConfig+0x1b0>)
 80057d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80057d8:	2000      	movs	r0, #0
 80057da:	f7fe fc3b 	bl	8004054 <HAL_InitTick>
  
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	0018      	movs	r0, r3
 80057e2:	46bd      	mov	sp, r7
 80057e4:	b004      	add	sp, #16
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40022000 	.word	0x40022000
 80057ec:	40021000 	.word	0x40021000
 80057f0:	00001388 	.word	0x00001388
 80057f4:	fffff8ff 	.word	0xfffff8ff
 80057f8:	08006e3c 	.word	0x08006e3c
 80057fc:	20000004 	.word	0x20000004

08005800 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005804:	4b04      	ldr	r3, [pc, #16]	; (8005818 <HAL_RCC_EnableCSS+0x18>)
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4b03      	ldr	r3, [pc, #12]	; (8005818 <HAL_RCC_EnableCSS+0x18>)
 800580a:	2180      	movs	r1, #128	; 0x80
 800580c:	0309      	lsls	r1, r1, #12
 800580e:	430a      	orrs	r2, r1
 8005810:	601a      	str	r2, [r3, #0]
}
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40021000 	.word	0x40021000

0800581c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800581c:	b590      	push	{r4, r7, lr}
 800581e:	b08f      	sub	sp, #60	; 0x3c
 8005820:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8005822:	2314      	movs	r3, #20
 8005824:	18fb      	adds	r3, r7, r3
 8005826:	4a38      	ldr	r2, [pc, #224]	; (8005908 <HAL_RCC_GetSysClockFreq+0xec>)
 8005828:	ca13      	ldmia	r2!, {r0, r1, r4}
 800582a:	c313      	stmia	r3!, {r0, r1, r4}
 800582c:	6812      	ldr	r2, [r2, #0]
 800582e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8005830:	1d3b      	adds	r3, r7, #4
 8005832:	4a36      	ldr	r2, [pc, #216]	; (800590c <HAL_RCC_GetSysClockFreq+0xf0>)
 8005834:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005836:	c313      	stmia	r3!, {r0, r1, r4}
 8005838:	6812      	ldr	r2, [r2, #0]
 800583a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005840:	2300      	movs	r3, #0
 8005842:	62bb      	str	r3, [r7, #40]	; 0x28
 8005844:	2300      	movs	r3, #0
 8005846:	637b      	str	r3, [r7, #52]	; 0x34
 8005848:	2300      	movs	r3, #0
 800584a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8005850:	4b2f      	ldr	r3, [pc, #188]	; (8005910 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005858:	220c      	movs	r2, #12
 800585a:	4013      	ands	r3, r2
 800585c:	2b0c      	cmp	r3, #12
 800585e:	d047      	beq.n	80058f0 <HAL_RCC_GetSysClockFreq+0xd4>
 8005860:	d849      	bhi.n	80058f6 <HAL_RCC_GetSysClockFreq+0xda>
 8005862:	2b04      	cmp	r3, #4
 8005864:	d002      	beq.n	800586c <HAL_RCC_GetSysClockFreq+0x50>
 8005866:	2b08      	cmp	r3, #8
 8005868:	d003      	beq.n	8005872 <HAL_RCC_GetSysClockFreq+0x56>
 800586a:	e044      	b.n	80058f6 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800586c:	4b29      	ldr	r3, [pc, #164]	; (8005914 <HAL_RCC_GetSysClockFreq+0xf8>)
 800586e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005870:	e044      	b.n	80058fc <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	0c9b      	lsrs	r3, r3, #18
 8005876:	220f      	movs	r2, #15
 8005878:	4013      	ands	r3, r2
 800587a:	2214      	movs	r2, #20
 800587c:	18ba      	adds	r2, r7, r2
 800587e:	5cd3      	ldrb	r3, [r2, r3]
 8005880:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005882:	4b23      	ldr	r3, [pc, #140]	; (8005910 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005886:	220f      	movs	r2, #15
 8005888:	4013      	ands	r3, r2
 800588a:	1d3a      	adds	r2, r7, #4
 800588c:	5cd3      	ldrb	r3, [r2, r3]
 800588e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005890:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005892:	23c0      	movs	r3, #192	; 0xc0
 8005894:	025b      	lsls	r3, r3, #9
 8005896:	401a      	ands	r2, r3
 8005898:	2380      	movs	r3, #128	; 0x80
 800589a:	025b      	lsls	r3, r3, #9
 800589c:	429a      	cmp	r2, r3
 800589e:	d109      	bne.n	80058b4 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80058a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058a2:	481c      	ldr	r0, [pc, #112]	; (8005914 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058a4:	f7fa fc30 	bl	8000108 <__udivsi3>
 80058a8:	0003      	movs	r3, r0
 80058aa:	001a      	movs	r2, r3
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	4353      	muls	r3, r2
 80058b0:	637b      	str	r3, [r7, #52]	; 0x34
 80058b2:	e01a      	b.n	80058ea <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80058b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058b6:	23c0      	movs	r3, #192	; 0xc0
 80058b8:	025b      	lsls	r3, r3, #9
 80058ba:	401a      	ands	r2, r3
 80058bc:	23c0      	movs	r3, #192	; 0xc0
 80058be:	025b      	lsls	r3, r3, #9
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d109      	bne.n	80058d8 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80058c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c6:	4814      	ldr	r0, [pc, #80]	; (8005918 <HAL_RCC_GetSysClockFreq+0xfc>)
 80058c8:	f7fa fc1e 	bl	8000108 <__udivsi3>
 80058cc:	0003      	movs	r3, r0
 80058ce:	001a      	movs	r2, r3
 80058d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d2:	4353      	muls	r3, r2
 80058d4:	637b      	str	r3, [r7, #52]	; 0x34
 80058d6:	e008      	b.n	80058ea <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80058d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058da:	480e      	ldr	r0, [pc, #56]	; (8005914 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058dc:	f7fa fc14 	bl	8000108 <__udivsi3>
 80058e0:	0003      	movs	r3, r0
 80058e2:	001a      	movs	r2, r3
 80058e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e6:	4353      	muls	r3, r2
 80058e8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80058ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80058ee:	e005      	b.n	80058fc <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80058f0:	4b09      	ldr	r3, [pc, #36]	; (8005918 <HAL_RCC_GetSysClockFreq+0xfc>)
 80058f2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80058f4:	e002      	b.n	80058fc <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80058f6:	4b07      	ldr	r3, [pc, #28]	; (8005914 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058f8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80058fa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80058fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80058fe:	0018      	movs	r0, r3
 8005900:	46bd      	mov	sp, r7
 8005902:	b00f      	add	sp, #60	; 0x3c
 8005904:	bd90      	pop	{r4, r7, pc}
 8005906:	46c0      	nop			; (mov r8, r8)
 8005908:	08006cdc 	.word	0x08006cdc
 800590c:	08006cec 	.word	0x08006cec
 8005910:	40021000 	.word	0x40021000
 8005914:	007a1200 	.word	0x007a1200
 8005918:	02dc6c00 	.word	0x02dc6c00

0800591c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005920:	4b06      	ldr	r3, [pc, #24]	; (800593c <HAL_RCC_NMI_IRQHandler+0x20>)
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2280      	movs	r2, #128	; 0x80
 8005926:	4013      	ands	r3, r2
 8005928:	2b80      	cmp	r3, #128	; 0x80
 800592a:	d104      	bne.n	8005936 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800592c:	f000 f80a 	bl	8005944 <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005930:	4b03      	ldr	r3, [pc, #12]	; (8005940 <HAL_RCC_NMI_IRQHandler+0x24>)
 8005932:	2280      	movs	r2, #128	; 0x80
 8005934:	701a      	strb	r2, [r3, #0]
  }
}
 8005936:	46c0      	nop			; (mov r8, r8)
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	40021000 	.word	0x40021000
 8005940:	4002100a 	.word	0x4002100a

08005944 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */ 
}
 8005948:	46c0      	nop			; (mov r8, r8)
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	2380      	movs	r3, #128	; 0x80
 8005966:	025b      	lsls	r3, r3, #9
 8005968:	4013      	ands	r3, r2
 800596a:	d100      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800596c:	e08e      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800596e:	2017      	movs	r0, #23
 8005970:	183b      	adds	r3, r7, r0
 8005972:	2200      	movs	r2, #0
 8005974:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005976:	4b67      	ldr	r3, [pc, #412]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	2380      	movs	r3, #128	; 0x80
 800597c:	055b      	lsls	r3, r3, #21
 800597e:	4013      	ands	r3, r2
 8005980:	d110      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005982:	4b64      	ldr	r3, [pc, #400]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005984:	69da      	ldr	r2, [r3, #28]
 8005986:	4b63      	ldr	r3, [pc, #396]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005988:	2180      	movs	r1, #128	; 0x80
 800598a:	0549      	lsls	r1, r1, #21
 800598c:	430a      	orrs	r2, r1
 800598e:	61da      	str	r2, [r3, #28]
 8005990:	4b60      	ldr	r3, [pc, #384]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005992:	69da      	ldr	r2, [r3, #28]
 8005994:	2380      	movs	r3, #128	; 0x80
 8005996:	055b      	lsls	r3, r3, #21
 8005998:	4013      	ands	r3, r2
 800599a:	60bb      	str	r3, [r7, #8]
 800599c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800599e:	183b      	adds	r3, r7, r0
 80059a0:	2201      	movs	r2, #1
 80059a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a4:	4b5c      	ldr	r3, [pc, #368]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	2380      	movs	r3, #128	; 0x80
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	4013      	ands	r3, r2
 80059ae:	d11a      	bne.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059b0:	4b59      	ldr	r3, [pc, #356]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	4b58      	ldr	r3, [pc, #352]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80059b6:	2180      	movs	r1, #128	; 0x80
 80059b8:	0049      	lsls	r1, r1, #1
 80059ba:	430a      	orrs	r2, r1
 80059bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059be:	f7fe fb8f 	bl	80040e0 <HAL_GetTick>
 80059c2:	0003      	movs	r3, r0
 80059c4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059c6:	e008      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059c8:	f7fe fb8a 	bl	80040e0 <HAL_GetTick>
 80059cc:	0002      	movs	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b64      	cmp	r3, #100	; 0x64
 80059d4:	d901      	bls.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e097      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059da:	4b4f      	ldr	r3, [pc, #316]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	2380      	movs	r3, #128	; 0x80
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	4013      	ands	r3, r2
 80059e4:	d0f0      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059e6:	4b4b      	ldr	r3, [pc, #300]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80059e8:	6a1a      	ldr	r2, [r3, #32]
 80059ea:	23c0      	movs	r3, #192	; 0xc0
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4013      	ands	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d034      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	23c0      	movs	r3, #192	; 0xc0
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4013      	ands	r3, r2
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d02c      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a08:	4b42      	ldr	r3, [pc, #264]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	4a43      	ldr	r2, [pc, #268]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a12:	4b40      	ldr	r3, [pc, #256]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a14:	6a1a      	ldr	r2, [r3, #32]
 8005a16:	4b3f      	ldr	r3, [pc, #252]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a18:	2180      	movs	r1, #128	; 0x80
 8005a1a:	0249      	lsls	r1, r1, #9
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a20:	4b3c      	ldr	r3, [pc, #240]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a22:	6a1a      	ldr	r2, [r3, #32]
 8005a24:	4b3b      	ldr	r3, [pc, #236]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a26:	493e      	ldr	r1, [pc, #248]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a28:	400a      	ands	r2, r1
 8005a2a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a2c:	4b39      	ldr	r3, [pc, #228]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2201      	movs	r2, #1
 8005a36:	4013      	ands	r3, r2
 8005a38:	d013      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a3a:	f7fe fb51 	bl	80040e0 <HAL_GetTick>
 8005a3e:	0003      	movs	r3, r0
 8005a40:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a42:	e009      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a44:	f7fe fb4c 	bl	80040e0 <HAL_GetTick>
 8005a48:	0002      	movs	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	4a35      	ldr	r2, [pc, #212]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d901      	bls.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e058      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a58:	4b2e      	ldr	r3, [pc, #184]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	4013      	ands	r3, r2
 8005a60:	d0f0      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a62:	4b2c      	ldr	r3, [pc, #176]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	4a2d      	ldr	r2, [pc, #180]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	0019      	movs	r1, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	4b28      	ldr	r3, [pc, #160]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a72:	430a      	orrs	r2, r1
 8005a74:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a76:	2317      	movs	r3, #23
 8005a78:	18fb      	adds	r3, r7, r3
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d105      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a80:	4b24      	ldr	r3, [pc, #144]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	4b23      	ldr	r3, [pc, #140]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a86:	4928      	ldr	r1, [pc, #160]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005a88:	400a      	ands	r2, r1
 8005a8a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2201      	movs	r2, #1
 8005a92:	4013      	ands	r3, r2
 8005a94:	d009      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a96:	4b1f      	ldr	r3, [pc, #124]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9a:	2203      	movs	r2, #3
 8005a9c:	4393      	bics	r3, r2
 8005a9e:	0019      	movs	r1, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	4b1b      	ldr	r3, [pc, #108]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	d009      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ab4:	4b17      	ldr	r3, [pc, #92]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab8:	2210      	movs	r2, #16
 8005aba:	4393      	bics	r3, r2
 8005abc:	0019      	movs	r1, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	4b14      	ldr	r3, [pc, #80]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	2380      	movs	r3, #128	; 0x80
 8005ace:	029b      	lsls	r3, r3, #10
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d009      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ad4:	4b0f      	ldr	r3, [pc, #60]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad8:	2280      	movs	r2, #128	; 0x80
 8005ada:	4393      	bics	r3, r2
 8005adc:	0019      	movs	r1, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	695a      	ldr	r2, [r3, #20]
 8005ae2:	4b0c      	ldr	r3, [pc, #48]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	4013      	ands	r3, r2
 8005af2:	d009      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005af4:	4b07      	ldr	r3, [pc, #28]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af8:	2240      	movs	r2, #64	; 0x40
 8005afa:	4393      	bics	r3, r2
 8005afc:	0019      	movs	r1, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691a      	ldr	r2, [r3, #16]
 8005b02:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005b04:	430a      	orrs	r2, r1
 8005b06:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	0018      	movs	r0, r3
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	b006      	add	sp, #24
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	46c0      	nop			; (mov r8, r8)
 8005b14:	40021000 	.word	0x40021000
 8005b18:	40007000 	.word	0x40007000
 8005b1c:	fffffcff 	.word	0xfffffcff
 8005b20:	fffeffff 	.word	0xfffeffff
 8005b24:	00001388 	.word	0x00001388
 8005b28:	efffffff 	.word	0xefffffff

08005b2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e042      	b.n	8005bc4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	223d      	movs	r2, #61	; 0x3d
 8005b42:	5c9b      	ldrb	r3, [r3, r2]
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d107      	bne.n	8005b5a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	223c      	movs	r2, #60	; 0x3c
 8005b4e:	2100      	movs	r1, #0
 8005b50:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	0018      	movs	r0, r3
 8005b56:	f7fe f8d3 	bl	8003d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	223d      	movs	r2, #61	; 0x3d
 8005b5e:	2102      	movs	r1, #2
 8005b60:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	3304      	adds	r3, #4
 8005b6a:	0019      	movs	r1, r3
 8005b6c:	0010      	movs	r0, r2
 8005b6e:	f000 fc99 	bl	80064a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2246      	movs	r2, #70	; 0x46
 8005b76:	2101      	movs	r1, #1
 8005b78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	223e      	movs	r2, #62	; 0x3e
 8005b7e:	2101      	movs	r1, #1
 8005b80:	5499      	strb	r1, [r3, r2]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	223f      	movs	r2, #63	; 0x3f
 8005b86:	2101      	movs	r1, #1
 8005b88:	5499      	strb	r1, [r3, r2]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2240      	movs	r2, #64	; 0x40
 8005b8e:	2101      	movs	r1, #1
 8005b90:	5499      	strb	r1, [r3, r2]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2241      	movs	r2, #65	; 0x41
 8005b96:	2101      	movs	r1, #1
 8005b98:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2242      	movs	r2, #66	; 0x42
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	5499      	strb	r1, [r3, r2]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2243      	movs	r2, #67	; 0x43
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	5499      	strb	r1, [r3, r2]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2244      	movs	r2, #68	; 0x44
 8005bae:	2101      	movs	r1, #1
 8005bb0:	5499      	strb	r1, [r3, r2]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2245      	movs	r2, #69	; 0x45
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	223d      	movs	r2, #61	; 0x3d
 8005bbe:	2101      	movs	r1, #1
 8005bc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b002      	add	sp, #8
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	223d      	movs	r2, #61	; 0x3d
 8005bd8:	5c9b      	ldrb	r3, [r3, r2]
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d001      	beq.n	8005be4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e02e      	b.n	8005c42 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	223d      	movs	r2, #61	; 0x3d
 8005be8:	2102      	movs	r1, #2
 8005bea:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a16      	ldr	r2, [pc, #88]	; (8005c4c <HAL_TIM_Base_Start+0x80>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00a      	beq.n	8005c0c <HAL_TIM_Base_Start+0x40>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	2380      	movs	r3, #128	; 0x80
 8005bfc:	05db      	lsls	r3, r3, #23
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d004      	beq.n	8005c0c <HAL_TIM_Base_Start+0x40>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a12      	ldr	r2, [pc, #72]	; (8005c50 <HAL_TIM_Base_Start+0x84>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d111      	bne.n	8005c30 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	2207      	movs	r2, #7
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2b06      	cmp	r3, #6
 8005c1c:	d010      	beq.n	8005c40 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2101      	movs	r1, #1
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c2e:	e007      	b.n	8005c40 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	0018      	movs	r0, r3
 8005c44:	46bd      	mov	sp, r7
 8005c46:	b004      	add	sp, #16
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	46c0      	nop			; (mov r8, r8)
 8005c4c:	40012c00 	.word	0x40012c00
 8005c50:	40000400 	.word	0x40000400

08005c54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	223d      	movs	r2, #61	; 0x3d
 8005c60:	5c9b      	ldrb	r3, [r3, r2]
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d001      	beq.n	8005c6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e036      	b.n	8005cda <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	223d      	movs	r2, #61	; 0x3d
 8005c70:	2102      	movs	r1, #2
 8005c72:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2101      	movs	r1, #1
 8005c80:	430a      	orrs	r2, r1
 8005c82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a16      	ldr	r2, [pc, #88]	; (8005ce4 <HAL_TIM_Base_Start_IT+0x90>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00a      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x50>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	2380      	movs	r3, #128	; 0x80
 8005c94:	05db      	lsls	r3, r3, #23
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d004      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x50>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a12      	ldr	r2, [pc, #72]	; (8005ce8 <HAL_TIM_Base_Start_IT+0x94>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d111      	bne.n	8005cc8 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	2207      	movs	r2, #7
 8005cac:	4013      	ands	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2b06      	cmp	r3, #6
 8005cb4:	d010      	beq.n	8005cd8 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc6:	e007      	b.n	8005cd8 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	0018      	movs	r0, r3
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	b004      	add	sp, #16
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	46c0      	nop			; (mov r8, r8)
 8005ce4:	40012c00 	.word	0x40012c00
 8005ce8:	40000400 	.word	0x40000400

08005cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e042      	b.n	8005d84 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	223d      	movs	r2, #61	; 0x3d
 8005d02:	5c9b      	ldrb	r3, [r3, r2]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d107      	bne.n	8005d1a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	223c      	movs	r2, #60	; 0x3c
 8005d0e:	2100      	movs	r1, #0
 8005d10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	0018      	movs	r0, r3
 8005d16:	f000 f839 	bl	8005d8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	223d      	movs	r2, #61	; 0x3d
 8005d1e:	2102      	movs	r1, #2
 8005d20:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	0019      	movs	r1, r3
 8005d2c:	0010      	movs	r0, r2
 8005d2e:	f000 fbb9 	bl	80064a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2246      	movs	r2, #70	; 0x46
 8005d36:	2101      	movs	r1, #1
 8005d38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	223e      	movs	r2, #62	; 0x3e
 8005d3e:	2101      	movs	r1, #1
 8005d40:	5499      	strb	r1, [r3, r2]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	223f      	movs	r2, #63	; 0x3f
 8005d46:	2101      	movs	r1, #1
 8005d48:	5499      	strb	r1, [r3, r2]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2240      	movs	r2, #64	; 0x40
 8005d4e:	2101      	movs	r1, #1
 8005d50:	5499      	strb	r1, [r3, r2]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2241      	movs	r2, #65	; 0x41
 8005d56:	2101      	movs	r1, #1
 8005d58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2242      	movs	r2, #66	; 0x42
 8005d5e:	2101      	movs	r1, #1
 8005d60:	5499      	strb	r1, [r3, r2]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2243      	movs	r2, #67	; 0x43
 8005d66:	2101      	movs	r1, #1
 8005d68:	5499      	strb	r1, [r3, r2]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2244      	movs	r2, #68	; 0x44
 8005d6e:	2101      	movs	r1, #1
 8005d70:	5499      	strb	r1, [r3, r2]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2245      	movs	r2, #69	; 0x45
 8005d76:	2101      	movs	r1, #1
 8005d78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	223d      	movs	r2, #61	; 0x3d
 8005d7e:	2101      	movs	r1, #1
 8005d80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	0018      	movs	r0, r3
 8005d86:	46bd      	mov	sp, r7
 8005d88:	b002      	add	sp, #8
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d94:	46c0      	nop			; (mov r8, r8)
 8005d96:	46bd      	mov	sp, r7
 8005d98:	b002      	add	sp, #8
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d108      	bne.n	8005dbe <HAL_TIM_PWM_Start+0x22>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	223e      	movs	r2, #62	; 0x3e
 8005db0:	5c9b      	ldrb	r3, [r3, r2]
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	1e5a      	subs	r2, r3, #1
 8005db8:	4193      	sbcs	r3, r2
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	e01f      	b.n	8005dfe <HAL_TIM_PWM_Start+0x62>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	d108      	bne.n	8005dd6 <HAL_TIM_PWM_Start+0x3a>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	223f      	movs	r2, #63	; 0x3f
 8005dc8:	5c9b      	ldrb	r3, [r3, r2]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	1e5a      	subs	r2, r3, #1
 8005dd0:	4193      	sbcs	r3, r2
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	e013      	b.n	8005dfe <HAL_TIM_PWM_Start+0x62>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d108      	bne.n	8005dee <HAL_TIM_PWM_Start+0x52>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2240      	movs	r2, #64	; 0x40
 8005de0:	5c9b      	ldrb	r3, [r3, r2]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	3b01      	subs	r3, #1
 8005de6:	1e5a      	subs	r2, r3, #1
 8005de8:	4193      	sbcs	r3, r2
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	e007      	b.n	8005dfe <HAL_TIM_PWM_Start+0x62>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2241      	movs	r2, #65	; 0x41
 8005df2:	5c9b      	ldrb	r3, [r3, r2]
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	1e5a      	subs	r2, r3, #1
 8005dfa:	4193      	sbcs	r3, r2
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e06a      	b.n	8005edc <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_TIM_PWM_Start+0x7a>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	223e      	movs	r2, #62	; 0x3e
 8005e10:	2102      	movs	r1, #2
 8005e12:	5499      	strb	r1, [r3, r2]
 8005e14:	e013      	b.n	8005e3e <HAL_TIM_PWM_Start+0xa2>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d104      	bne.n	8005e26 <HAL_TIM_PWM_Start+0x8a>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	223f      	movs	r2, #63	; 0x3f
 8005e20:	2102      	movs	r1, #2
 8005e22:	5499      	strb	r1, [r3, r2]
 8005e24:	e00b      	b.n	8005e3e <HAL_TIM_PWM_Start+0xa2>
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d104      	bne.n	8005e36 <HAL_TIM_PWM_Start+0x9a>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2240      	movs	r2, #64	; 0x40
 8005e30:	2102      	movs	r1, #2
 8005e32:	5499      	strb	r1, [r3, r2]
 8005e34:	e003      	b.n	8005e3e <HAL_TIM_PWM_Start+0xa2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2241      	movs	r2, #65	; 0x41
 8005e3a:	2102      	movs	r1, #2
 8005e3c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6839      	ldr	r1, [r7, #0]
 8005e44:	2201      	movs	r2, #1
 8005e46:	0018      	movs	r0, r3
 8005e48:	f000 fe1c 	bl	8006a84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a24      	ldr	r2, [pc, #144]	; (8005ee4 <HAL_TIM_PWM_Start+0x148>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d009      	beq.n	8005e6a <HAL_TIM_PWM_Start+0xce>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a23      	ldr	r2, [pc, #140]	; (8005ee8 <HAL_TIM_PWM_Start+0x14c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d004      	beq.n	8005e6a <HAL_TIM_PWM_Start+0xce>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a21      	ldr	r2, [pc, #132]	; (8005eec <HAL_TIM_PWM_Start+0x150>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d101      	bne.n	8005e6e <HAL_TIM_PWM_Start+0xd2>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <HAL_TIM_PWM_Start+0xd4>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2180      	movs	r1, #128	; 0x80
 8005e80:	0209      	lsls	r1, r1, #8
 8005e82:	430a      	orrs	r2, r1
 8005e84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a16      	ldr	r2, [pc, #88]	; (8005ee4 <HAL_TIM_PWM_Start+0x148>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d00a      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x10a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	2380      	movs	r3, #128	; 0x80
 8005e96:	05db      	lsls	r3, r3, #23
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d004      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x10a>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a13      	ldr	r2, [pc, #76]	; (8005ef0 <HAL_TIM_PWM_Start+0x154>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d111      	bne.n	8005eca <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	2207      	movs	r2, #7
 8005eae:	4013      	ands	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2b06      	cmp	r3, #6
 8005eb6:	d010      	beq.n	8005eda <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec8:	e007      	b.n	8005eda <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	0018      	movs	r0, r3
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	b004      	add	sp, #16
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	40012c00 	.word	0x40012c00
 8005ee8:	40014400 	.word	0x40014400
 8005eec:	40014800 	.word	0x40014800
 8005ef0:	40000400 	.word	0x40000400

08005ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	2202      	movs	r2, #2
 8005f04:	4013      	ands	r3, r2
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d124      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	2202      	movs	r2, #2
 8005f12:	4013      	ands	r3, r2
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d11d      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2203      	movs	r2, #3
 8005f1e:	4252      	negs	r2, r2
 8005f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	2203      	movs	r2, #3
 8005f30:	4013      	ands	r3, r2
 8005f32:	d004      	beq.n	8005f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	0018      	movs	r0, r3
 8005f38:	f000 fa9c 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005f3c:	e007      	b.n	8005f4e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	0018      	movs	r0, r3
 8005f42:	f000 fa8f 	bl	8006464 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f000 fa9b 	bl	8006484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d125      	bne.n	8005fae <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	2b04      	cmp	r3, #4
 8005f6e:	d11e      	bne.n	8005fae <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2205      	movs	r2, #5
 8005f76:	4252      	negs	r2, r2
 8005f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	699a      	ldr	r2, [r3, #24]
 8005f86:	23c0      	movs	r3, #192	; 0xc0
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	d004      	beq.n	8005f98 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	0018      	movs	r0, r3
 8005f92:	f000 fa6f 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005f96:	e007      	b.n	8005fa8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	0018      	movs	r0, r3
 8005f9c:	f000 fa62 	bl	8006464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	0018      	movs	r0, r3
 8005fa4:	f000 fa6e 	bl	8006484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2208      	movs	r2, #8
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d124      	bne.n	8006006 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	2208      	movs	r2, #8
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d11d      	bne.n	8006006 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2209      	movs	r2, #9
 8005fd0:	4252      	negs	r2, r2
 8005fd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2204      	movs	r2, #4
 8005fd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	69db      	ldr	r3, [r3, #28]
 8005fe0:	2203      	movs	r2, #3
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	d004      	beq.n	8005ff0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f000 fa43 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005fee:	e007      	b.n	8006000 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	0018      	movs	r0, r3
 8005ff4:	f000 fa36 	bl	8006464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	0018      	movs	r0, r3
 8005ffc:	f000 fa42 	bl	8006484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	2210      	movs	r2, #16
 800600e:	4013      	ands	r3, r2
 8006010:	2b10      	cmp	r3, #16
 8006012:	d125      	bne.n	8006060 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	2210      	movs	r2, #16
 800601c:	4013      	ands	r3, r2
 800601e:	2b10      	cmp	r3, #16
 8006020:	d11e      	bne.n	8006060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2211      	movs	r2, #17
 8006028:	4252      	negs	r2, r2
 800602a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2208      	movs	r2, #8
 8006030:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	23c0      	movs	r3, #192	; 0xc0
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4013      	ands	r3, r2
 800603e:	d004      	beq.n	800604a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	0018      	movs	r0, r3
 8006044:	f000 fa16 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8006048:	e007      	b.n	800605a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	0018      	movs	r0, r3
 800604e:	f000 fa09 	bl	8006464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	0018      	movs	r0, r3
 8006056:	f000 fa15 	bl	8006484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2201      	movs	r2, #1
 8006068:	4013      	ands	r3, r2
 800606a:	2b01      	cmp	r3, #1
 800606c:	d10f      	bne.n	800608e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	4013      	ands	r3, r2
 8006078:	2b01      	cmp	r3, #1
 800607a:	d108      	bne.n	800608e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2202      	movs	r2, #2
 8006082:	4252      	negs	r2, r2
 8006084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	0018      	movs	r0, r3
 800608a:	f000 f9e3 	bl	8006454 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	2280      	movs	r2, #128	; 0x80
 8006096:	4013      	ands	r3, r2
 8006098:	2b80      	cmp	r3, #128	; 0x80
 800609a:	d10f      	bne.n	80060bc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	2280      	movs	r2, #128	; 0x80
 80060a4:	4013      	ands	r3, r2
 80060a6:	2b80      	cmp	r3, #128	; 0x80
 80060a8:	d108      	bne.n	80060bc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2281      	movs	r2, #129	; 0x81
 80060b0:	4252      	negs	r2, r2
 80060b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	0018      	movs	r0, r3
 80060b8:	f000 fdc6 	bl	8006c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	2240      	movs	r2, #64	; 0x40
 80060c4:	4013      	ands	r3, r2
 80060c6:	2b40      	cmp	r3, #64	; 0x40
 80060c8:	d10f      	bne.n	80060ea <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	2240      	movs	r2, #64	; 0x40
 80060d2:	4013      	ands	r3, r2
 80060d4:	2b40      	cmp	r3, #64	; 0x40
 80060d6:	d108      	bne.n	80060ea <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2241      	movs	r2, #65	; 0x41
 80060de:	4252      	negs	r2, r2
 80060e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	0018      	movs	r0, r3
 80060e6:	f000 f9d5 	bl	8006494 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	2220      	movs	r2, #32
 80060f2:	4013      	ands	r3, r2
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d10f      	bne.n	8006118 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	2220      	movs	r2, #32
 8006100:	4013      	ands	r3, r2
 8006102:	2b20      	cmp	r3, #32
 8006104:	d108      	bne.n	8006118 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2221      	movs	r2, #33	; 0x21
 800610c:	4252      	negs	r2, r2
 800610e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	0018      	movs	r0, r3
 8006114:	f000 fd90 	bl	8006c38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006118:	46c0      	nop			; (mov r8, r8)
 800611a:	46bd      	mov	sp, r7
 800611c:	b002      	add	sp, #8
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800612c:	2317      	movs	r3, #23
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	2200      	movs	r2, #0
 8006132:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	223c      	movs	r2, #60	; 0x3c
 8006138:	5c9b      	ldrb	r3, [r3, r2]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x22>
 800613e:	2302      	movs	r3, #2
 8006140:	e0ad      	b.n	800629e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	223c      	movs	r2, #60	; 0x3c
 8006146:	2101      	movs	r1, #1
 8006148:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b0c      	cmp	r3, #12
 800614e:	d100      	bne.n	8006152 <HAL_TIM_PWM_ConfigChannel+0x32>
 8006150:	e076      	b.n	8006240 <HAL_TIM_PWM_ConfigChannel+0x120>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b0c      	cmp	r3, #12
 8006156:	d900      	bls.n	800615a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006158:	e095      	b.n	8006286 <HAL_TIM_PWM_ConfigChannel+0x166>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2b08      	cmp	r3, #8
 800615e:	d04e      	beq.n	80061fe <HAL_TIM_PWM_ConfigChannel+0xde>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b08      	cmp	r3, #8
 8006164:	d900      	bls.n	8006168 <HAL_TIM_PWM_ConfigChannel+0x48>
 8006166:	e08e      	b.n	8006286 <HAL_TIM_PWM_ConfigChannel+0x166>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_TIM_PWM_ConfigChannel+0x56>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b04      	cmp	r3, #4
 8006172:	d021      	beq.n	80061b8 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006174:	e087      	b.n	8006286 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	0011      	movs	r1, r2
 800617e:	0018      	movs	r0, r3
 8006180:	f000 fa06 	bl	8006590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2108      	movs	r1, #8
 8006190:	430a      	orrs	r2, r1
 8006192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2104      	movs	r1, #4
 80061a0:	438a      	bics	r2, r1
 80061a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6999      	ldr	r1, [r3, #24]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	691a      	ldr	r2, [r3, #16]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	619a      	str	r2, [r3, #24]
      break;
 80061b6:	e06b      	b.n	8006290 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	0011      	movs	r1, r2
 80061c0:	0018      	movs	r0, r3
 80061c2:	f000 fa63 	bl	800668c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	699a      	ldr	r2, [r3, #24]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2180      	movs	r1, #128	; 0x80
 80061d2:	0109      	lsls	r1, r1, #4
 80061d4:	430a      	orrs	r2, r1
 80061d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699a      	ldr	r2, [r3, #24]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4931      	ldr	r1, [pc, #196]	; (80062a8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80061e4:	400a      	ands	r2, r1
 80061e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6999      	ldr	r1, [r3, #24]
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	021a      	lsls	r2, r3, #8
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	619a      	str	r2, [r3, #24]
      break;
 80061fc:	e048      	b.n	8006290 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	0011      	movs	r1, r2
 8006206:	0018      	movs	r0, r3
 8006208:	f000 fabe 	bl	8006788 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69da      	ldr	r2, [r3, #28]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2108      	movs	r1, #8
 8006218:	430a      	orrs	r2, r1
 800621a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	69da      	ldr	r2, [r3, #28]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2104      	movs	r1, #4
 8006228:	438a      	bics	r2, r1
 800622a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	69d9      	ldr	r1, [r3, #28]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	430a      	orrs	r2, r1
 800623c:	61da      	str	r2, [r3, #28]
      break;
 800623e:	e027      	b.n	8006290 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68ba      	ldr	r2, [r7, #8]
 8006246:	0011      	movs	r1, r2
 8006248:	0018      	movs	r0, r3
 800624a:	f000 fb1d 	bl	8006888 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	69da      	ldr	r2, [r3, #28]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2180      	movs	r1, #128	; 0x80
 800625a:	0109      	lsls	r1, r1, #4
 800625c:	430a      	orrs	r2, r1
 800625e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	69da      	ldr	r2, [r3, #28]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	490f      	ldr	r1, [pc, #60]	; (80062a8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800626c:	400a      	ands	r2, r1
 800626e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	69d9      	ldr	r1, [r3, #28]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	021a      	lsls	r2, r3, #8
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	430a      	orrs	r2, r1
 8006282:	61da      	str	r2, [r3, #28]
      break;
 8006284:	e004      	b.n	8006290 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8006286:	2317      	movs	r3, #23
 8006288:	18fb      	adds	r3, r7, r3
 800628a:	2201      	movs	r2, #1
 800628c:	701a      	strb	r2, [r3, #0]
      break;
 800628e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	223c      	movs	r2, #60	; 0x3c
 8006294:	2100      	movs	r1, #0
 8006296:	5499      	strb	r1, [r3, r2]

  return status;
 8006298:	2317      	movs	r3, #23
 800629a:	18fb      	adds	r3, r7, r3
 800629c:	781b      	ldrb	r3, [r3, #0]
}
 800629e:	0018      	movs	r0, r3
 80062a0:	46bd      	mov	sp, r7
 80062a2:	b006      	add	sp, #24
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	46c0      	nop			; (mov r8, r8)
 80062a8:	fffffbff 	.word	0xfffffbff

080062ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062b6:	230f      	movs	r3, #15
 80062b8:	18fb      	adds	r3, r7, r3
 80062ba:	2200      	movs	r2, #0
 80062bc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	223c      	movs	r2, #60	; 0x3c
 80062c2:	5c9b      	ldrb	r3, [r3, r2]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d101      	bne.n	80062cc <HAL_TIM_ConfigClockSource+0x20>
 80062c8:	2302      	movs	r3, #2
 80062ca:	e0bc      	b.n	8006446 <HAL_TIM_ConfigClockSource+0x19a>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	223c      	movs	r2, #60	; 0x3c
 80062d0:	2101      	movs	r1, #1
 80062d2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	223d      	movs	r2, #61	; 0x3d
 80062d8:	2102      	movs	r1, #2
 80062da:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	2277      	movs	r2, #119	; 0x77
 80062e8:	4393      	bics	r3, r2
 80062ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	4a58      	ldr	r2, [pc, #352]	; (8006450 <HAL_TIM_ConfigClockSource+0x1a4>)
 80062f0:	4013      	ands	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2280      	movs	r2, #128	; 0x80
 8006302:	0192      	lsls	r2, r2, #6
 8006304:	4293      	cmp	r3, r2
 8006306:	d040      	beq.n	800638a <HAL_TIM_ConfigClockSource+0xde>
 8006308:	2280      	movs	r2, #128	; 0x80
 800630a:	0192      	lsls	r2, r2, #6
 800630c:	4293      	cmp	r3, r2
 800630e:	d900      	bls.n	8006312 <HAL_TIM_ConfigClockSource+0x66>
 8006310:	e088      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 8006312:	2280      	movs	r2, #128	; 0x80
 8006314:	0152      	lsls	r2, r2, #5
 8006316:	4293      	cmp	r3, r2
 8006318:	d100      	bne.n	800631c <HAL_TIM_ConfigClockSource+0x70>
 800631a:	e088      	b.n	800642e <HAL_TIM_ConfigClockSource+0x182>
 800631c:	2280      	movs	r2, #128	; 0x80
 800631e:	0152      	lsls	r2, r2, #5
 8006320:	4293      	cmp	r3, r2
 8006322:	d900      	bls.n	8006326 <HAL_TIM_ConfigClockSource+0x7a>
 8006324:	e07e      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 8006326:	2b70      	cmp	r3, #112	; 0x70
 8006328:	d018      	beq.n	800635c <HAL_TIM_ConfigClockSource+0xb0>
 800632a:	d900      	bls.n	800632e <HAL_TIM_ConfigClockSource+0x82>
 800632c:	e07a      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 800632e:	2b60      	cmp	r3, #96	; 0x60
 8006330:	d04f      	beq.n	80063d2 <HAL_TIM_ConfigClockSource+0x126>
 8006332:	d900      	bls.n	8006336 <HAL_TIM_ConfigClockSource+0x8a>
 8006334:	e076      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 8006336:	2b50      	cmp	r3, #80	; 0x50
 8006338:	d03b      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0x106>
 800633a:	d900      	bls.n	800633e <HAL_TIM_ConfigClockSource+0x92>
 800633c:	e072      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 800633e:	2b40      	cmp	r3, #64	; 0x40
 8006340:	d057      	beq.n	80063f2 <HAL_TIM_ConfigClockSource+0x146>
 8006342:	d900      	bls.n	8006346 <HAL_TIM_ConfigClockSource+0x9a>
 8006344:	e06e      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 8006346:	2b30      	cmp	r3, #48	; 0x30
 8006348:	d063      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x166>
 800634a:	d86b      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 800634c:	2b20      	cmp	r3, #32
 800634e:	d060      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x166>
 8006350:	d868      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d05d      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x166>
 8006356:	2b10      	cmp	r3, #16
 8006358:	d05b      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x166>
 800635a:	e063      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6818      	ldr	r0, [r3, #0]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	6899      	ldr	r1, [r3, #8]
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f000 fb6a 	bl	8006a44 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	2277      	movs	r2, #119	; 0x77
 800637c:	4313      	orrs	r3, r2
 800637e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	609a      	str	r2, [r3, #8]
      break;
 8006388:	e052      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6818      	ldr	r0, [r3, #0]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	6899      	ldr	r1, [r3, #8]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f000 fb53 	bl	8006a44 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2180      	movs	r1, #128	; 0x80
 80063aa:	01c9      	lsls	r1, r1, #7
 80063ac:	430a      	orrs	r2, r1
 80063ae:	609a      	str	r2, [r3, #8]
      break;
 80063b0:	e03e      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6818      	ldr	r0, [r3, #0]
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6859      	ldr	r1, [r3, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	001a      	movs	r2, r3
 80063c0:	f000 fac6 	bl	8006950 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2150      	movs	r1, #80	; 0x50
 80063ca:	0018      	movs	r0, r3
 80063cc:	f000 fb20 	bl	8006a10 <TIM_ITRx_SetConfig>
      break;
 80063d0:	e02e      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	6859      	ldr	r1, [r3, #4]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	001a      	movs	r2, r3
 80063e0:	f000 fae4 	bl	80069ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2160      	movs	r1, #96	; 0x60
 80063ea:	0018      	movs	r0, r3
 80063ec:	f000 fb10 	bl	8006a10 <TIM_ITRx_SetConfig>
      break;
 80063f0:	e01e      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	6859      	ldr	r1, [r3, #4]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	001a      	movs	r2, r3
 8006400:	f000 faa6 	bl	8006950 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2140      	movs	r1, #64	; 0x40
 800640a:	0018      	movs	r0, r3
 800640c:	f000 fb00 	bl	8006a10 <TIM_ITRx_SetConfig>
      break;
 8006410:	e00e      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	0019      	movs	r1, r3
 800641c:	0010      	movs	r0, r2
 800641e:	f000 faf7 	bl	8006a10 <TIM_ITRx_SetConfig>
      break;
 8006422:	e005      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006424:	230f      	movs	r3, #15
 8006426:	18fb      	adds	r3, r7, r3
 8006428:	2201      	movs	r2, #1
 800642a:	701a      	strb	r2, [r3, #0]
      break;
 800642c:	e000      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800642e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	223d      	movs	r2, #61	; 0x3d
 8006434:	2101      	movs	r1, #1
 8006436:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	223c      	movs	r2, #60	; 0x3c
 800643c:	2100      	movs	r1, #0
 800643e:	5499      	strb	r1, [r3, r2]

  return status;
 8006440:	230f      	movs	r3, #15
 8006442:	18fb      	adds	r3, r7, r3
 8006444:	781b      	ldrb	r3, [r3, #0]
}
 8006446:	0018      	movs	r0, r3
 8006448:	46bd      	mov	sp, r7
 800644a:	b004      	add	sp, #16
 800644c:	bd80      	pop	{r7, pc}
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	ffff00ff 	.word	0xffff00ff

08006454 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800645c:	46c0      	nop			; (mov r8, r8)
 800645e:	46bd      	mov	sp, r7
 8006460:	b002      	add	sp, #8
 8006462:	bd80      	pop	{r7, pc}

08006464 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800646c:	46c0      	nop			; (mov r8, r8)
 800646e:	46bd      	mov	sp, r7
 8006470:	b002      	add	sp, #8
 8006472:	bd80      	pop	{r7, pc}

08006474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800647c:	46c0      	nop			; (mov r8, r8)
 800647e:	46bd      	mov	sp, r7
 8006480:	b002      	add	sp, #8
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800648c:	46c0      	nop			; (mov r8, r8)
 800648e:	46bd      	mov	sp, r7
 8006490:	b002      	add	sp, #8
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800649c:	46c0      	nop			; (mov r8, r8)
 800649e:	46bd      	mov	sp, r7
 80064a0:	b002      	add	sp, #8
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a30      	ldr	r2, [pc, #192]	; (8006578 <TIM_Base_SetConfig+0xd4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d008      	beq.n	80064ce <TIM_Base_SetConfig+0x2a>
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	2380      	movs	r3, #128	; 0x80
 80064c0:	05db      	lsls	r3, r3, #23
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d003      	beq.n	80064ce <TIM_Base_SetConfig+0x2a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a2c      	ldr	r2, [pc, #176]	; (800657c <TIM_Base_SetConfig+0xd8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d108      	bne.n	80064e0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2270      	movs	r2, #112	; 0x70
 80064d2:	4393      	bics	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	4313      	orrs	r3, r2
 80064de:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a25      	ldr	r2, [pc, #148]	; (8006578 <TIM_Base_SetConfig+0xd4>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d014      	beq.n	8006512 <TIM_Base_SetConfig+0x6e>
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	2380      	movs	r3, #128	; 0x80
 80064ec:	05db      	lsls	r3, r3, #23
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d00f      	beq.n	8006512 <TIM_Base_SetConfig+0x6e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a21      	ldr	r2, [pc, #132]	; (800657c <TIM_Base_SetConfig+0xd8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d00b      	beq.n	8006512 <TIM_Base_SetConfig+0x6e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a20      	ldr	r2, [pc, #128]	; (8006580 <TIM_Base_SetConfig+0xdc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d007      	beq.n	8006512 <TIM_Base_SetConfig+0x6e>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a1f      	ldr	r2, [pc, #124]	; (8006584 <TIM_Base_SetConfig+0xe0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d003      	beq.n	8006512 <TIM_Base_SetConfig+0x6e>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a1e      	ldr	r2, [pc, #120]	; (8006588 <TIM_Base_SetConfig+0xe4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d108      	bne.n	8006524 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	4a1d      	ldr	r2, [pc, #116]	; (800658c <TIM_Base_SetConfig+0xe8>)
 8006516:	4013      	ands	r3, r2
 8006518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2280      	movs	r2, #128	; 0x80
 8006528:	4393      	bics	r3, r2
 800652a:	001a      	movs	r2, r3
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	4313      	orrs	r3, r2
 8006532:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	689a      	ldr	r2, [r3, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a0a      	ldr	r2, [pc, #40]	; (8006578 <TIM_Base_SetConfig+0xd4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d007      	beq.n	8006562 <TIM_Base_SetConfig+0xbe>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a0b      	ldr	r2, [pc, #44]	; (8006584 <TIM_Base_SetConfig+0xe0>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_Base_SetConfig+0xbe>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a0a      	ldr	r2, [pc, #40]	; (8006588 <TIM_Base_SetConfig+0xe4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d103      	bne.n	800656a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	691a      	ldr	r2, [r3, #16]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	615a      	str	r2, [r3, #20]
}
 8006570:	46c0      	nop			; (mov r8, r8)
 8006572:	46bd      	mov	sp, r7
 8006574:	b004      	add	sp, #16
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40012c00 	.word	0x40012c00
 800657c:	40000400 	.word	0x40000400
 8006580:	40002000 	.word	0x40002000
 8006584:	40014400 	.word	0x40014400
 8006588:	40014800 	.word	0x40014800
 800658c:	fffffcff 	.word	0xfffffcff

08006590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	2201      	movs	r2, #1
 80065a0:	4393      	bics	r3, r2
 80065a2:	001a      	movs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2270      	movs	r2, #112	; 0x70
 80065be:	4393      	bics	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2203      	movs	r2, #3
 80065c6:	4393      	bics	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	2202      	movs	r2, #2
 80065d8:	4393      	bics	r3, r2
 80065da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a23      	ldr	r2, [pc, #140]	; (8006678 <TIM_OC1_SetConfig+0xe8>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d007      	beq.n	80065fe <TIM_OC1_SetConfig+0x6e>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a22      	ldr	r2, [pc, #136]	; (800667c <TIM_OC1_SetConfig+0xec>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d003      	beq.n	80065fe <TIM_OC1_SetConfig+0x6e>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a21      	ldr	r2, [pc, #132]	; (8006680 <TIM_OC1_SetConfig+0xf0>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d10c      	bne.n	8006618 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2208      	movs	r2, #8
 8006602:	4393      	bics	r3, r2
 8006604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	4313      	orrs	r3, r2
 800660e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2204      	movs	r2, #4
 8006614:	4393      	bics	r3, r2
 8006616:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a17      	ldr	r2, [pc, #92]	; (8006678 <TIM_OC1_SetConfig+0xe8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d007      	beq.n	8006630 <TIM_OC1_SetConfig+0xa0>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a16      	ldr	r2, [pc, #88]	; (800667c <TIM_OC1_SetConfig+0xec>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d003      	beq.n	8006630 <TIM_OC1_SetConfig+0xa0>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a15      	ldr	r2, [pc, #84]	; (8006680 <TIM_OC1_SetConfig+0xf0>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d111      	bne.n	8006654 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	4a14      	ldr	r2, [pc, #80]	; (8006684 <TIM_OC1_SetConfig+0xf4>)
 8006634:	4013      	ands	r3, r2
 8006636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	4a13      	ldr	r2, [pc, #76]	; (8006688 <TIM_OC1_SetConfig+0xf8>)
 800663c:	4013      	ands	r3, r2
 800663e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	4313      	orrs	r3, r2
 8006652:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	685a      	ldr	r2, [r3, #4]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	621a      	str	r2, [r3, #32]
}
 800666e:	46c0      	nop			; (mov r8, r8)
 8006670:	46bd      	mov	sp, r7
 8006672:	b006      	add	sp, #24
 8006674:	bd80      	pop	{r7, pc}
 8006676:	46c0      	nop			; (mov r8, r8)
 8006678:	40012c00 	.word	0x40012c00
 800667c:	40014400 	.word	0x40014400
 8006680:	40014800 	.word	0x40014800
 8006684:	fffffeff 	.word	0xfffffeff
 8006688:	fffffdff 	.word	0xfffffdff

0800668c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	2210      	movs	r2, #16
 800669c:	4393      	bics	r3, r2
 800669e:	001a      	movs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	4a2c      	ldr	r2, [pc, #176]	; (800676c <TIM_OC2_SetConfig+0xe0>)
 80066ba:	4013      	ands	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	4a2b      	ldr	r2, [pc, #172]	; (8006770 <TIM_OC2_SetConfig+0xe4>)
 80066c2:	4013      	ands	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	021b      	lsls	r3, r3, #8
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2220      	movs	r2, #32
 80066d6:	4393      	bics	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a22      	ldr	r2, [pc, #136]	; (8006774 <TIM_OC2_SetConfig+0xe8>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d10d      	bne.n	800670a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2280      	movs	r2, #128	; 0x80
 80066f2:	4393      	bics	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2240      	movs	r2, #64	; 0x40
 8006706:	4393      	bics	r3, r2
 8006708:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a19      	ldr	r2, [pc, #100]	; (8006774 <TIM_OC2_SetConfig+0xe8>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d007      	beq.n	8006722 <TIM_OC2_SetConfig+0x96>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a18      	ldr	r2, [pc, #96]	; (8006778 <TIM_OC2_SetConfig+0xec>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d003      	beq.n	8006722 <TIM_OC2_SetConfig+0x96>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a17      	ldr	r2, [pc, #92]	; (800677c <TIM_OC2_SetConfig+0xf0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d113      	bne.n	800674a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	4a16      	ldr	r2, [pc, #88]	; (8006780 <TIM_OC2_SetConfig+0xf4>)
 8006726:	4013      	ands	r3, r2
 8006728:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	4a15      	ldr	r2, [pc, #84]	; (8006784 <TIM_OC2_SetConfig+0xf8>)
 800672e:	4013      	ands	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	697a      	ldr	r2, [r7, #20]
 8006762:	621a      	str	r2, [r3, #32]
}
 8006764:	46c0      	nop			; (mov r8, r8)
 8006766:	46bd      	mov	sp, r7
 8006768:	b006      	add	sp, #24
 800676a:	bd80      	pop	{r7, pc}
 800676c:	ffff8fff 	.word	0xffff8fff
 8006770:	fffffcff 	.word	0xfffffcff
 8006774:	40012c00 	.word	0x40012c00
 8006778:	40014400 	.word	0x40014400
 800677c:	40014800 	.word	0x40014800
 8006780:	fffffbff 	.word	0xfffffbff
 8006784:	fffff7ff 	.word	0xfffff7ff

08006788 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	4a33      	ldr	r2, [pc, #204]	; (8006864 <TIM_OC3_SetConfig+0xdc>)
 8006798:	401a      	ands	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2270      	movs	r2, #112	; 0x70
 80067b4:	4393      	bics	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2203      	movs	r2, #3
 80067bc:	4393      	bics	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	4a26      	ldr	r2, [pc, #152]	; (8006868 <TIM_OC3_SetConfig+0xe0>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	021b      	lsls	r3, r3, #8
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	4313      	orrs	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a22      	ldr	r2, [pc, #136]	; (800686c <TIM_OC3_SetConfig+0xe4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d10d      	bne.n	8006802 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	4a21      	ldr	r2, [pc, #132]	; (8006870 <TIM_OC3_SetConfig+0xe8>)
 80067ea:	4013      	ands	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	4a1d      	ldr	r2, [pc, #116]	; (8006874 <TIM_OC3_SetConfig+0xec>)
 80067fe:	4013      	ands	r3, r2
 8006800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a19      	ldr	r2, [pc, #100]	; (800686c <TIM_OC3_SetConfig+0xe4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d007      	beq.n	800681a <TIM_OC3_SetConfig+0x92>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a1a      	ldr	r2, [pc, #104]	; (8006878 <TIM_OC3_SetConfig+0xf0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d003      	beq.n	800681a <TIM_OC3_SetConfig+0x92>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a19      	ldr	r2, [pc, #100]	; (800687c <TIM_OC3_SetConfig+0xf4>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d113      	bne.n	8006842 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	4a18      	ldr	r2, [pc, #96]	; (8006880 <TIM_OC3_SetConfig+0xf8>)
 800681e:	4013      	ands	r3, r2
 8006820:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	4a17      	ldr	r2, [pc, #92]	; (8006884 <TIM_OC3_SetConfig+0xfc>)
 8006826:	4013      	ands	r3, r2
 8006828:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	011b      	lsls	r3, r3, #4
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4313      	orrs	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	621a      	str	r2, [r3, #32]
}
 800685c:	46c0      	nop			; (mov r8, r8)
 800685e:	46bd      	mov	sp, r7
 8006860:	b006      	add	sp, #24
 8006862:	bd80      	pop	{r7, pc}
 8006864:	fffffeff 	.word	0xfffffeff
 8006868:	fffffdff 	.word	0xfffffdff
 800686c:	40012c00 	.word	0x40012c00
 8006870:	fffff7ff 	.word	0xfffff7ff
 8006874:	fffffbff 	.word	0xfffffbff
 8006878:	40014400 	.word	0x40014400
 800687c:	40014800 	.word	0x40014800
 8006880:	ffffefff 	.word	0xffffefff
 8006884:	ffffdfff 	.word	0xffffdfff

08006888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	4a26      	ldr	r2, [pc, #152]	; (8006930 <TIM_OC4_SetConfig+0xa8>)
 8006898:	401a      	ands	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	4a20      	ldr	r2, [pc, #128]	; (8006934 <TIM_OC4_SetConfig+0xac>)
 80068b4:	4013      	ands	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	4a1f      	ldr	r2, [pc, #124]	; (8006938 <TIM_OC4_SetConfig+0xb0>)
 80068bc:	4013      	ands	r3, r2
 80068be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	021b      	lsls	r3, r3, #8
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	4a1b      	ldr	r2, [pc, #108]	; (800693c <TIM_OC4_SetConfig+0xb4>)
 80068d0:	4013      	ands	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	031b      	lsls	r3, r3, #12
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	4313      	orrs	r3, r2
 80068de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a17      	ldr	r2, [pc, #92]	; (8006940 <TIM_OC4_SetConfig+0xb8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d007      	beq.n	80068f8 <TIM_OC4_SetConfig+0x70>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a16      	ldr	r2, [pc, #88]	; (8006944 <TIM_OC4_SetConfig+0xbc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d003      	beq.n	80068f8 <TIM_OC4_SetConfig+0x70>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a15      	ldr	r2, [pc, #84]	; (8006948 <TIM_OC4_SetConfig+0xc0>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d109      	bne.n	800690c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	4a14      	ldr	r2, [pc, #80]	; (800694c <TIM_OC4_SetConfig+0xc4>)
 80068fc:	4013      	ands	r3, r2
 80068fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	695b      	ldr	r3, [r3, #20]
 8006904:	019b      	lsls	r3, r3, #6
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	4313      	orrs	r3, r2
 800690a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	621a      	str	r2, [r3, #32]
}
 8006926:	46c0      	nop			; (mov r8, r8)
 8006928:	46bd      	mov	sp, r7
 800692a:	b006      	add	sp, #24
 800692c:	bd80      	pop	{r7, pc}
 800692e:	46c0      	nop			; (mov r8, r8)
 8006930:	ffffefff 	.word	0xffffefff
 8006934:	ffff8fff 	.word	0xffff8fff
 8006938:	fffffcff 	.word	0xfffffcff
 800693c:	ffffdfff 	.word	0xffffdfff
 8006940:	40012c00 	.word	0x40012c00
 8006944:	40014400 	.word	0x40014400
 8006948:	40014800 	.word	0x40014800
 800694c:	ffffbfff 	.word	0xffffbfff

08006950 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	2201      	movs	r2, #1
 8006968:	4393      	bics	r3, r2
 800696a:	001a      	movs	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	22f0      	movs	r2, #240	; 0xf0
 800697a:	4393      	bics	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	4313      	orrs	r3, r2
 8006986:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	220a      	movs	r2, #10
 800698c:	4393      	bics	r3, r2
 800698e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	621a      	str	r2, [r3, #32]
}
 80069a4:	46c0      	nop			; (mov r8, r8)
 80069a6:	46bd      	mov	sp, r7
 80069a8:	b006      	add	sp, #24
 80069aa:	bd80      	pop	{r7, pc}

080069ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	2210      	movs	r2, #16
 80069be:	4393      	bics	r3, r2
 80069c0:	001a      	movs	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	4a0d      	ldr	r2, [pc, #52]	; (8006a0c <TIM_TI2_ConfigInputStage+0x60>)
 80069d6:	4013      	ands	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	031b      	lsls	r3, r3, #12
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	22a0      	movs	r2, #160	; 0xa0
 80069e8:	4393      	bics	r3, r2
 80069ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	621a      	str	r2, [r3, #32]
}
 8006a02:	46c0      	nop			; (mov r8, r8)
 8006a04:	46bd      	mov	sp, r7
 8006a06:	b006      	add	sp, #24
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			; (mov r8, r8)
 8006a0c:	ffff0fff 	.word	0xffff0fff

08006a10 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2270      	movs	r2, #112	; 0x70
 8006a24:	4393      	bics	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	2207      	movs	r2, #7
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	609a      	str	r2, [r3, #8]
}
 8006a3a:	46c0      	nop			; (mov r8, r8)
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	b004      	add	sp, #16
 8006a40:	bd80      	pop	{r7, pc}
	...

08006a44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	4a09      	ldr	r2, [pc, #36]	; (8006a80 <TIM_ETR_SetConfig+0x3c>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	021a      	lsls	r2, r3, #8
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	431a      	orrs	r2, r3
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	609a      	str	r2, [r3, #8]
}
 8006a78:	46c0      	nop			; (mov r8, r8)
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	b006      	add	sp, #24
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	ffff00ff 	.word	0xffff00ff

08006a84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	221f      	movs	r2, #31
 8006a94:	4013      	ands	r3, r2
 8006a96:	2201      	movs	r2, #1
 8006a98:	409a      	lsls	r2, r3
 8006a9a:	0013      	movs	r3, r2
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	43d2      	mvns	r2, r2
 8006aa6:	401a      	ands	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6a1a      	ldr	r2, [r3, #32]
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	211f      	movs	r1, #31
 8006ab4:	400b      	ands	r3, r1
 8006ab6:	6879      	ldr	r1, [r7, #4]
 8006ab8:	4099      	lsls	r1, r3
 8006aba:	000b      	movs	r3, r1
 8006abc:	431a      	orrs	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	621a      	str	r2, [r3, #32]
}
 8006ac2:	46c0      	nop			; (mov r8, r8)
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	b006      	add	sp, #24
 8006ac8:	bd80      	pop	{r7, pc}
	...

08006acc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	223c      	movs	r2, #60	; 0x3c
 8006ada:	5c9b      	ldrb	r3, [r3, r2]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d101      	bne.n	8006ae4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	e042      	b.n	8006b6a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	223c      	movs	r2, #60	; 0x3c
 8006ae8:	2101      	movs	r1, #1
 8006aea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	223d      	movs	r2, #61	; 0x3d
 8006af0:	2102      	movs	r1, #2
 8006af2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2270      	movs	r2, #112	; 0x70
 8006b08:	4393      	bics	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a14      	ldr	r2, [pc, #80]	; (8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d00a      	beq.n	8006b3e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	2380      	movs	r3, #128	; 0x80
 8006b2e:	05db      	lsls	r3, r3, #23
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d004      	beq.n	8006b3e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a0f      	ldr	r2, [pc, #60]	; (8006b78 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d10c      	bne.n	8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2280      	movs	r2, #128	; 0x80
 8006b42:	4393      	bics	r3, r2
 8006b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	223d      	movs	r2, #61	; 0x3d
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	223c      	movs	r2, #60	; 0x3c
 8006b64:	2100      	movs	r1, #0
 8006b66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	b004      	add	sp, #16
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	46c0      	nop			; (mov r8, r8)
 8006b74:	40012c00 	.word	0x40012c00
 8006b78:	40000400 	.word	0x40000400

08006b7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b86:	2300      	movs	r3, #0
 8006b88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	223c      	movs	r2, #60	; 0x3c
 8006b8e:	5c9b      	ldrb	r3, [r3, r2]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d101      	bne.n	8006b98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b94:	2302      	movs	r3, #2
 8006b96:	e03e      	b.n	8006c16 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	223c      	movs	r2, #60	; 0x3c
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	22ff      	movs	r2, #255	; 0xff
 8006ba4:	4393      	bics	r3, r2
 8006ba6:	001a      	movs	r2, r3
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	4a1b      	ldr	r2, [pc, #108]	; (8006c20 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8006bb4:	401a      	ands	r2, r3
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	4a18      	ldr	r2, [pc, #96]	; (8006c24 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8006bc2:	401a      	ands	r2, r3
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	4a16      	ldr	r2, [pc, #88]	; (8006c28 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8006bd0:	401a      	ands	r2, r3
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4a13      	ldr	r2, [pc, #76]	; (8006c2c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8006bde:	401a      	ands	r2, r3
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4a11      	ldr	r2, [pc, #68]	; (8006c30 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8006bec:	401a      	ands	r2, r3
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4a0e      	ldr	r2, [pc, #56]	; (8006c34 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8006bfa:	401a      	ands	r2, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	223c      	movs	r2, #60	; 0x3c
 8006c10:	2100      	movs	r1, #0
 8006c12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	0018      	movs	r0, r3
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	b004      	add	sp, #16
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	46c0      	nop			; (mov r8, r8)
 8006c20:	fffffcff 	.word	0xfffffcff
 8006c24:	fffffbff 	.word	0xfffffbff
 8006c28:	fffff7ff 	.word	0xfffff7ff
 8006c2c:	ffffefff 	.word	0xffffefff
 8006c30:	ffffdfff 	.word	0xffffdfff
 8006c34:	ffffbfff 	.word	0xffffbfff

08006c38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c40:	46c0      	nop			; (mov r8, r8)
 8006c42:	46bd      	mov	sp, r7
 8006c44:	b002      	add	sp, #8
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c50:	46c0      	nop			; (mov r8, r8)
 8006c52:	46bd      	mov	sp, r7
 8006c54:	b002      	add	sp, #8
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <__libc_init_array>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	2600      	movs	r6, #0
 8006c5c:	4d0c      	ldr	r5, [pc, #48]	; (8006c90 <__libc_init_array+0x38>)
 8006c5e:	4c0d      	ldr	r4, [pc, #52]	; (8006c94 <__libc_init_array+0x3c>)
 8006c60:	1b64      	subs	r4, r4, r5
 8006c62:	10a4      	asrs	r4, r4, #2
 8006c64:	42a6      	cmp	r6, r4
 8006c66:	d109      	bne.n	8006c7c <__libc_init_array+0x24>
 8006c68:	2600      	movs	r6, #0
 8006c6a:	f000 f82b 	bl	8006cc4 <_init>
 8006c6e:	4d0a      	ldr	r5, [pc, #40]	; (8006c98 <__libc_init_array+0x40>)
 8006c70:	4c0a      	ldr	r4, [pc, #40]	; (8006c9c <__libc_init_array+0x44>)
 8006c72:	1b64      	subs	r4, r4, r5
 8006c74:	10a4      	asrs	r4, r4, #2
 8006c76:	42a6      	cmp	r6, r4
 8006c78:	d105      	bne.n	8006c86 <__libc_init_array+0x2e>
 8006c7a:	bd70      	pop	{r4, r5, r6, pc}
 8006c7c:	00b3      	lsls	r3, r6, #2
 8006c7e:	58eb      	ldr	r3, [r5, r3]
 8006c80:	4798      	blx	r3
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7ee      	b.n	8006c64 <__libc_init_array+0xc>
 8006c86:	00b3      	lsls	r3, r6, #2
 8006c88:	58eb      	ldr	r3, [r5, r3]
 8006c8a:	4798      	blx	r3
 8006c8c:	3601      	adds	r6, #1
 8006c8e:	e7f2      	b.n	8006c76 <__libc_init_array+0x1e>
 8006c90:	08006e4c 	.word	0x08006e4c
 8006c94:	08006e4c 	.word	0x08006e4c
 8006c98:	08006e4c 	.word	0x08006e4c
 8006c9c:	08006e50 	.word	0x08006e50

08006ca0 <memcpy>:
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	b510      	push	{r4, lr}
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d100      	bne.n	8006caa <memcpy+0xa>
 8006ca8:	bd10      	pop	{r4, pc}
 8006caa:	5ccc      	ldrb	r4, [r1, r3]
 8006cac:	54c4      	strb	r4, [r0, r3]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	e7f8      	b.n	8006ca4 <memcpy+0x4>

08006cb2 <memset>:
 8006cb2:	0003      	movs	r3, r0
 8006cb4:	1882      	adds	r2, r0, r2
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d100      	bne.n	8006cbc <memset+0xa>
 8006cba:	4770      	bx	lr
 8006cbc:	7019      	strb	r1, [r3, #0]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	e7f9      	b.n	8006cb6 <memset+0x4>
	...

08006cc4 <_init>:
 8006cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cca:	bc08      	pop	{r3}
 8006ccc:	469e      	mov	lr, r3
 8006cce:	4770      	bx	lr

08006cd0 <_fini>:
 8006cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd2:	46c0      	nop			; (mov r8, r8)
 8006cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cd6:	bc08      	pop	{r3}
 8006cd8:	469e      	mov	lr, r3
 8006cda:	4770      	bx	lr
