Classic Timing Analyzer report for mod8
Thu Oct 31 20:56:44 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.818 ns                                       ; iq[0] ; c_out[0] ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[0] ; iq[0]    ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[0] ; iq[0] ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[0] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[0] ; iq[1] ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[1] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[1] ; iq[1] ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; iq[2] ; iq[2] ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-------+----------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To       ; From Clock ;
+-------+--------------+------------+-------+----------+------------+
; N/A   ; None         ; 6.818 ns   ; iq[1] ; c_out[1] ; clk        ;
; N/A   ; None         ; 6.818 ns   ; iq[0] ; c_out[0] ; clk        ;
; N/A   ; None         ; 6.808 ns   ; iq[2] ; c_out[2] ; clk        ;
+-------+--------------+------------+-------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 31 20:56:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod8 -c mod8 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "iq[0]" and destination register "iq[0]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'iq[0]'
            Info: 2: + IC(0.440 ns) + CELL(0.589 ns) = 1.029 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 1; COMB Node = 'Add0~0'
            Info: 3: + IC(0.364 ns) + CELL(0.370 ns) = 1.763 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'iq[0]~32'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.871 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'iq[0]'
            Info: Total cell delay = 1.067 ns ( 57.03 % )
            Info: Total interconnect delay = 0.804 ns ( 42.97 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.733 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'iq[0]'
                Info: Total cell delay = 1.766 ns ( 64.62 % )
                Info: Total interconnect delay = 0.967 ns ( 35.38 % )
            Info: - Longest clock path from clock "clk" to source register is 2.733 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'iq[0]'
                Info: Total cell delay = 1.766 ns ( 64.62 % )
                Info: Total interconnect delay = 0.967 ns ( 35.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "c_out[1]" through register "iq[1]" is 6.818 ns
    Info: + Longest clock path from clock "clk" to source register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'iq[1]'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 3.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'iq[1]'
        Info: 2: + IC(0.715 ns) + CELL(3.066 ns) = 3.781 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'c_out[1]'
        Info: Total cell delay = 3.066 ns ( 81.09 % )
        Info: Total interconnect delay = 0.715 ns ( 18.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Thu Oct 31 20:56:44 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


