;  Generated by PSoC Designer 5.4.3191
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; IRQ address and mask equates
IRQ_Data_ADDR:	equ	0h
IRQ_DriveMode_0_ADDR:	equ	100h
IRQ_DriveMode_1_ADDR:	equ	101h
IRQ_DriveMode_2_ADDR:	equ	3h
IRQ_GlobalSelect_ADDR:	equ	2h
IRQ_IntCtrl_0_ADDR:	equ	102h
IRQ_IntCtrl_1_ADDR:	equ	103h
IRQ_IntEn_ADDR:	equ	1h
IRQ_MASK:	equ	40h
IRQ_MUXBusCtrl_ADDR:	equ	1d8h
; MISO address and mask equates
MISO_Data_ADDR:	equ	0h
MISO_DriveMode_0_ADDR:	equ	100h
MISO_DriveMode_1_ADDR:	equ	101h
MISO_DriveMode_2_ADDR:	equ	3h
MISO_GlobalSelect_ADDR:	equ	2h
MISO_IntCtrl_0_ADDR:	equ	102h
MISO_IntCtrl_1_ADDR:	equ	103h
MISO_IntEn_ADDR:	equ	1h
MISO_MASK:	equ	1h
MISO_MUXBusCtrl_ADDR:	equ	1d8h
; SCLK address and mask equates
SCLK_Data_ADDR:	equ	0h
SCLK_DriveMode_0_ADDR:	equ	100h
SCLK_DriveMode_1_ADDR:	equ	101h
SCLK_DriveMode_2_ADDR:	equ	3h
SCLK_GlobalSelect_ADDR:	equ	2h
SCLK_IntCtrl_0_ADDR:	equ	102h
SCLK_IntCtrl_1_ADDR:	equ	103h
SCLK_IntEn_ADDR:	equ	1h
SCLK_MASK:	equ	8h
SCLK_MUXBusCtrl_ADDR:	equ	1d8h
; RST address and mask equates
RST_Data_ADDR:	equ	0h
RST_DriveMode_0_ADDR:	equ	100h
RST_DriveMode_1_ADDR:	equ	101h
RST_DriveMode_2_ADDR:	equ	3h
RST_GlobalSelect_ADDR:	equ	2h
RST_IntCtrl_0_ADDR:	equ	102h
RST_IntCtrl_1_ADDR:	equ	103h
RST_IntEn_ADDR:	equ	1h
RST_MASK:	equ	10h
RST_MUXBusCtrl_ADDR:	equ	1d8h
; MOSI address and mask equates
MOSI_Data_ADDR:	equ	0h
MOSI_DriveMode_0_ADDR:	equ	100h
MOSI_DriveMode_1_ADDR:	equ	101h
MOSI_DriveMode_2_ADDR:	equ	3h
MOSI_GlobalSelect_ADDR:	equ	2h
MOSI_IntCtrl_0_ADDR:	equ	102h
MOSI_IntCtrl_1_ADDR:	equ	103h
MOSI_IntEn_ADDR:	equ	1h
MOSI_MASK:	equ	20h
MOSI_MUXBusCtrl_ADDR:	equ	1d8h
; SS address and mask equates
SS_Data_ADDR:	equ	0h
SS_DriveMode_0_ADDR:	equ	100h
SS_DriveMode_1_ADDR:	equ	101h
SS_DriveMode_2_ADDR:	equ	3h
SS_GlobalSelect_ADDR:	equ	2h
SS_IntCtrl_0_ADDR:	equ	102h
SS_IntCtrl_1_ADDR:	equ	103h
SS_IntEn_ADDR:	equ	1h
SS_MASK:	equ	80h
SS_MUXBusCtrl_ADDR:	equ	1d8h
; DBG address and mask equates
DBG_Data_ADDR:	equ	4h
DBG_DriveMode_0_ADDR:	equ	104h
DBG_DriveMode_1_ADDR:	equ	105h
DBG_DriveMode_2_ADDR:	equ	7h
DBG_GlobalSelect_ADDR:	equ	6h
DBG_IntCtrl_0_ADDR:	equ	106h
DBG_IntCtrl_1_ADDR:	equ	107h
DBG_IntEn_ADDR:	equ	5h
DBG_MASK:	equ	10h
DBG_MUXBusCtrl_ADDR:	equ	1d9h
; TX8 address and mask equates
TX8_Data_ADDR:	equ	4h
TX8_DriveMode_0_ADDR:	equ	104h
TX8_DriveMode_1_ADDR:	equ	105h
TX8_DriveMode_2_ADDR:	equ	7h
TX8_GlobalSelect_ADDR:	equ	6h
TX8_IntCtrl_0_ADDR:	equ	106h
TX8_IntCtrl_1_ADDR:	equ	107h
TX8_IntEn_ADDR:	equ	5h
TX8_MASK:	equ	40h
TX8_MUXBusCtrl_ADDR:	equ	1d9h
; LED address and mask equates
LED_Data_ADDR:	equ	ch
LED_DriveMode_0_ADDR:	equ	10ch
LED_DriveMode_1_ADDR:	equ	10dh
LED_DriveMode_2_ADDR:	equ	fh
LED_GlobalSelect_ADDR:	equ	eh
LED_IntCtrl_0_ADDR:	equ	10eh
LED_IntCtrl_1_ADDR:	equ	10fh
LED_IntEn_ADDR:	equ	dh
LED_MASK:	equ	1h
LED_MUXBusCtrl_ADDR:	equ	1dbh
; BIND address and mask equates
BIND_Data_ADDR:	equ	ch
BIND_DriveMode_0_ADDR:	equ	10ch
BIND_DriveMode_1_ADDR:	equ	10dh
BIND_DriveMode_2_ADDR:	equ	fh
BIND_GlobalSelect_ADDR:	equ	eh
BIND_IntCtrl_0_ADDR:	equ	10eh
BIND_IntCtrl_1_ADDR:	equ	10fh
BIND_IntEn_ADDR:	equ	dh
BIND_MASK:	equ	4h
BIND_MUXBusCtrl_ADDR:	equ	1dbh
