# VIVADO2018_VHDL
* Hardware description language VHDL *Design flow with Xilinx ISE and FPGAs (Nexys3) *Examples and design exercises *software: Vivado2018 *Reference  TS. Huynh Viet Thang 
