Version 4
SHEET 1 928 680
WIRE 64 48 16 48
WIRE 48 96 16 96
WIRE 224 96 48 96
WIRE 512 112 384 112
WIRE 224 128 160 128
WIRE 48 144 16 144
WIRE 112 144 48 144
WIRE 48 192 16 192
WIRE 64 192 48 192
WIRE 160 192 160 128
WIRE 160 192 64 192
WIRE 512 192 512 112
WIRE 560 192 512 192
WIRE 816 208 704 208
WIRE 560 224 512 224
WIRE 112 272 112 144
WIRE 320 272 112 272
WIRE 512 288 512 224
WIRE 512 288 480 288
WIRE 64 416 64 192
WIRE 112 416 64 416
WIRE 320 416 320 304
FLAG 16 96 A
IOPIN 16 96 In
FLAG 48 96 A
FLAG 16 144 B
IOPIN 16 144 In
FLAG 48 144 B
FLAG 16 192 SEL
IOPIN 16 192 In
FLAG 48 192 SEL
FLAG 816 208 MUX
IOPIN 816 208 Out
FLAG 304 48 Vdd
FLAG 208 352 Vdd
FLAG 400 224 Vdd
FLAG 624 144 Vdd
FLAG 16 48 Vdd
IOPIN 16 48 In
FLAG 64 48 Vdd
SYMBOL my_and 304 112 R0
WINDOW 0 0 0 Left 0
SYMATTR InstName AND1
SYMBOL my_and 400 288 R0
WINDOW 0 0 0 Left 0
SYMATTR InstName AND2
SYMBOL my_inverter 208 416 R0
SYMATTR InstName inverter1
SYMBOL my_or 624 192 R0
WINDOW 0 0 0 Left 0
SYMATTR InstName OR1
TEXT 384 32 Left 2 ;2-to-1 MUX
TEXT 56 488 Left 2 !.lib DetailedModel.mod
TEXT 56 520 Left 2 !.inc C:\\Users\\RJ\\Documents\\LTspiceXVII\\mux_test.txt
TEXT 56 560 Left 2 !.tran 8m
