#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Dec 01 14:55:35 2016
# Process ID: 7704
# Current directory: F:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.runs/cam_ov7670_ov7725_0_synth_1
# Command line: vivado.exe -log cam_ov7670_ov7725_0.vds -mode batch -messageDb vivado.pb -notrace -source cam_ov7670_ov7725_0.tcl
# Log file: F:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.runs/cam_ov7670_ov7725_0_synth_1/cam_ov7670_ov7725_0.vds
# Journal file: F:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.runs/cam_ov7670_ov7725_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cam_ov7670_ov7725_0.tcl -notrace
Command: synth_design -top cam_ov7670_ov7725_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 319.090 ; gain = 112.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cam_ov7670_ov7725_0' [f:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/cam_ov7670_ov7725_0/synth/cam_ov7670_ov7725_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cam_ov7670_ov7725' [f:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:23]
WARNING: [Synth 8-3848] Net href_post in module/entity cam_ov7670_ov7725 does not have driver. [f:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:48]
INFO: [Synth 8-256] done synthesizing module 'cam_ov7670_ov7725' (1#1) [f:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:23]
INFO: [Synth 8-256] done synthesizing module 'cam_ov7670_ov7725_0' (2#1) [f:/1___study/1___study/FPGA/The edge of the recognition/new/new/program/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/cam_ov7670_ov7725_0/synth/cam_ov7670_ov7725_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 356.367 ; gain = 149.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 356.367 ; gain = 149.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 356.367 ; gain = 149.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 363.715 ; gain = 156.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cam_ov7670_ov7725 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 471.160 ; gain = 264.227
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[11] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[10] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[9] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port V_cnt[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 472.348 ; gain = 265.414
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 472.348 ; gain = 265.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[9] )
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[9]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[8]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[7]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[6]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[5]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[4]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[3]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[2]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[1]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[0]) is unused and will be removed from module cam_ov7670_ov7725_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    19|
|3     |LUT2   |     6|
|4     |LUT3   |     3|
|5     |LUT4   |     8|
|6     |LUT5   |     7|
|7     |LUT6   |     3|
|8     |FDRE   |    79|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   130|
|2     |  inst   |cam_ov7670_ov7725 |   130|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 492.949 ; gain = 245.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 492.949 ; gain = 286.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 556.129 ; gain = 309.176
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 973.738 ; gain = 417.609
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 973.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 14:56:27 2016...
