###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ra01)
#  Generated on:      Tue Jan 20 17:06:28 2026
#  Design:            simple_alu
#  Command:           defOut -floorplan simple_ALU_fp.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN simple_alu ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN vio_width INTEGER ;
    COMPONENTPIN vio_depth INTEGER ;
    COMPONENTPIN vio_area INTEGER ;
    COMPONENTPIN vio_layer INTEGER ;
    COMPONENTPIN vio_on_fence_boundary INTEGER ;
    COMPONENTPIN vio_on_design_boundry INTEGER ;
    COMPONENTPIN vio_color INTEGER ;
    COMPONENTPIN vio_on_track INTEGER ;
    COMPONENTPIN vio_on_ndr_track INTEGER ;
    COMPONENTPIN vio_bus_guide INTEGER ;
    COMPONENTPIN vio_pin_guide INTEGER ;
    COMPONENTPIN vio_pin_group_order INTEGER ;
    COMPONENTPIN vio_pin_group_exclusion INTEGER ;
    COMPONENTPIN vio_net_group_order INTEGER ;
    COMPONENTPIN vio_net_group_exclusion INTEGER ;
    COMPONENTPIN vio_pin_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_net_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_overlap_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_stripe_diff_layer INTEGER ;
    COMPONENTPIN vio_overlap_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_overlap_route_blockage INTEGER ;
    COMPONENTPIN vio_overlap_pg_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin_blockage INTEGER ;
    COMPONENTPIN vio_overlap_feedthru INTEGER ;
    COMPONENTPIN vio_overlap_macro_obs INTEGER ;
    COMPONENTPIN vio_overlap_corner_mask INTEGER ;
    COMPONENTPIN vio_overlap_macro_pin INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_multi_level INTEGER ;
    COMPONENTPIN vio_spacing_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_spacing_route_blockage INTEGER ;
    COMPONENTPIN vio_spacing_pg_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin_blockage INTEGER ;
    COMPONENTPIN vio_spacing_feedthru INTEGER ;
    COMPONENTPIN vio_spacing_macro_obs INTEGER ;
    COMPONENTPIN vio_spacing_macro_pin INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_drc_spacing INTEGER ;
    COMPONENTPIN vio_abutment_other_pin_missing INTEGER ;
    COMPONENTPIN vio_abutment_master_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_master_partition INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition INTEGER ;
    COMPONENTPIN vio_abutment_macro_pin INTEGER ;
    COMPONENTPIN vio_abutment_macro_obs INTEGER ;
    COMPONENTPIN vio_abutment_multi_partition_pin INTEGER ;
    COMPONENTPIN vio_unknown_type INTEGER ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 46.2000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0700 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 44.2700 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 112400 108680 ) ;

ROW CORE_ROW_0 CoreSite 20000 20140 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 CoreSite 20000 23560 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 CoreSite 20000 26980 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 CoreSite 20000 30400 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 CoreSite 20000 33820 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 CoreSite 20000 37240 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 CoreSite 20000 40660 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 CoreSite 20000 44080 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 CoreSite 20000 47500 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 CoreSite 20000 50920 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_10 CoreSite 20000 54340 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_11 CoreSite 20000 57760 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_12 CoreSite 20000 61180 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_13 CoreSite 20000 64600 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_14 CoreSite 20000 68020 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_15 CoreSite 20000 71440 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_16 CoreSite 20000 74860 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_17 CoreSite 20000 78280 N DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_18 CoreSite 20000 81700 FS DO 181 BY 1 STEP 400 0
 ;
ROW CORE_ROW_19 CoreSite 20000 85120 N DO 181 BY 1 STEP 400 0
 ;

TRACKS X 1200 DO 112 STEP 1000 LAYER M11 ;
TRACKS Y 1190 DO 108 STEP 1000 LAYER M11 ;
TRACKS Y 990 DO 135 STEP 800 LAYER M10 ;
TRACKS X 1200 DO 112 STEP 1000 LAYER M10 ;
TRACKS X 200 DO 281 STEP 400 LAYER M9 ;
TRACKS Y 990 DO 135 STEP 800 LAYER M9 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M8 ;
TRACKS X 200 DO 281 STEP 400 LAYER M8 ;
TRACKS X 200 DO 281 STEP 400 LAYER M7 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M7 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M6 ;
TRACKS X 200 DO 281 STEP 400 LAYER M6 ;
TRACKS X 200 DO 281 STEP 400 LAYER M5 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M5 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M4 ;
TRACKS X 200 DO 281 STEP 400 LAYER M4 ;
TRACKS X 200 DO 281 STEP 400 LAYER M3 ;
TRACKS Y 590 DO 271 STEP 400 LAYER M3 ;
TRACKS Y 190 DO 286 STEP 380 LAYER M2 ;
TRACKS X 200 DO 281 STEP 400 LAYER M2 ;
TRACKS X 200 DO 281 STEP 400 LAYER M1 ;
TRACKS Y 190 DO 286 STEP 380 LAYER M1 ;

GCELLGRID X 112200 DO 2 STEP 200 ;
GCELLGRID X 200 DO 29 STEP 4000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 106590 DO 2 STEP 2090 ;
GCELLGRID Y 190 DO 29 STEP 3800 ;
GCELLGRID Y 0 DO 2 STEP 190 ;

COMPONENTS 80 ;
- ENDCAP_1 FILL16 + SOURCE DIST + FIXED ( 20000 20140 ) FS
 ;
- ENDCAP_2 FILL16 + SOURCE DIST + FIXED ( 86000 20140 ) FS
 ;
- ENDCAP_3 FILL16 + SOURCE DIST + FIXED ( 20000 23560 ) N
 ;
- ENDCAP_4 FILL16 + SOURCE DIST + FIXED ( 86000 23560 ) N
 ;
- ENDCAP_5 FILL16 + SOURCE DIST + FIXED ( 20000 26980 ) FS
 ;
- ENDCAP_6 FILL16 + SOURCE DIST + FIXED ( 86000 26980 ) FS
 ;
- ENDCAP_7 FILL16 + SOURCE DIST + FIXED ( 20000 30400 ) N
 ;
- ENDCAP_8 FILL16 + SOURCE DIST + FIXED ( 86000 30400 ) N
 ;
- ENDCAP_9 FILL16 + SOURCE DIST + FIXED ( 20000 33820 ) FS
 ;
- ENDCAP_10 FILL16 + SOURCE DIST + FIXED ( 86000 33820 ) FS
 ;
- ENDCAP_11 FILL16 + SOURCE DIST + FIXED ( 20000 37240 ) N
 ;
- ENDCAP_12 FILL16 + SOURCE DIST + FIXED ( 86000 37240 ) N
 ;
- ENDCAP_13 FILL16 + SOURCE DIST + FIXED ( 20000 40660 ) FS
 ;
- ENDCAP_14 FILL16 + SOURCE DIST + FIXED ( 86000 40660 ) FS
 ;
- ENDCAP_15 FILL16 + SOURCE DIST + FIXED ( 20000 44080 ) N
 ;
- ENDCAP_16 FILL16 + SOURCE DIST + FIXED ( 86000 44080 ) N
 ;
- ENDCAP_17 FILL16 + SOURCE DIST + FIXED ( 20000 47500 ) FS
 ;
- ENDCAP_18 FILL16 + SOURCE DIST + FIXED ( 86000 47500 ) FS
 ;
- ENDCAP_19 FILL16 + SOURCE DIST + FIXED ( 20000 50920 ) N
 ;
- ENDCAP_20 FILL16 + SOURCE DIST + FIXED ( 86000 50920 ) N
 ;
- ENDCAP_21 FILL16 + SOURCE DIST + FIXED ( 20000 54340 ) FS
 ;
- ENDCAP_22 FILL16 + SOURCE DIST + FIXED ( 86000 54340 ) FS
 ;
- ENDCAP_23 FILL16 + SOURCE DIST + FIXED ( 20000 57760 ) N
 ;
- ENDCAP_24 FILL16 + SOURCE DIST + FIXED ( 86000 57760 ) N
 ;
- ENDCAP_25 FILL16 + SOURCE DIST + FIXED ( 20000 61180 ) FS
 ;
- ENDCAP_26 FILL16 + SOURCE DIST + FIXED ( 86000 61180 ) FS
 ;
- ENDCAP_27 FILL16 + SOURCE DIST + FIXED ( 20000 64600 ) N
 ;
- ENDCAP_28 FILL16 + SOURCE DIST + FIXED ( 86000 64600 ) N
 ;
- ENDCAP_29 FILL16 + SOURCE DIST + FIXED ( 20000 68020 ) FS
 ;
- ENDCAP_30 FILL16 + SOURCE DIST + FIXED ( 86000 68020 ) FS
 ;
- ENDCAP_31 FILL16 + SOURCE DIST + FIXED ( 20000 71440 ) N
 ;
- ENDCAP_32 FILL16 + SOURCE DIST + FIXED ( 86000 71440 ) N
 ;
- ENDCAP_33 FILL16 + SOURCE DIST + FIXED ( 20000 74860 ) FS
 ;
- ENDCAP_34 FILL16 + SOURCE DIST + FIXED ( 86000 74860 ) FS
 ;
- ENDCAP_35 FILL16 + SOURCE DIST + FIXED ( 20000 78280 ) N
 ;
- ENDCAP_36 FILL16 + SOURCE DIST + FIXED ( 86000 78280 ) N
 ;
- ENDCAP_37 FILL16 + SOURCE DIST + FIXED ( 20000 81700 ) FS
 ;
- ENDCAP_38 FILL16 + SOURCE DIST + FIXED ( 86000 81700 ) FS
 ;
- ENDCAP_39 FILL16 + SOURCE DIST + FIXED ( 20000 85120 ) N
 ;
- ENDCAP_40 FILL16 + SOURCE DIST + FIXED ( 86000 85120 ) N
 ;
- WELLTAP_1 TIEHI + SOURCE DIST + FIXED ( 26400 20140 ) FS
 ;
- WELLTAP_2 TIEHI + SOURCE DIST + FIXED ( 80000 20140 ) FS
 ;
- WELLTAP_3 TIEHI + SOURCE DIST + FIXED ( 26400 23560 ) N
 ;
- WELLTAP_4 TIEHI + SOURCE DIST + FIXED ( 80000 23560 ) N
 ;
- WELLTAP_5 TIEHI + SOURCE DIST + FIXED ( 26400 26980 ) FS
 ;
- WELLTAP_6 TIEHI + SOURCE DIST + FIXED ( 80000 26980 ) FS
 ;
- WELLTAP_7 TIEHI + SOURCE DIST + FIXED ( 26400 30400 ) N
 ;
- WELLTAP_8 TIEHI + SOURCE DIST + FIXED ( 80000 30400 ) N
 ;
- WELLTAP_9 TIEHI + SOURCE DIST + FIXED ( 26400 33820 ) FS
 ;
- WELLTAP_10 TIEHI + SOURCE DIST + FIXED ( 80000 33820 ) FS
 ;
- WELLTAP_11 TIEHI + SOURCE DIST + FIXED ( 26400 37240 ) N
 ;
- WELLTAP_12 TIEHI + SOURCE DIST + FIXED ( 80000 37240 ) N
 ;
- WELLTAP_13 TIEHI + SOURCE DIST + FIXED ( 26400 40660 ) FS
 ;
- WELLTAP_14 TIEHI + SOURCE DIST + FIXED ( 80000 40660 ) FS
 ;
- WELLTAP_15 TIEHI + SOURCE DIST + FIXED ( 26400 44080 ) N
 ;
- WELLTAP_16 TIEHI + SOURCE DIST + FIXED ( 80000 44080 ) N
 ;
- WELLTAP_17 TIEHI + SOURCE DIST + FIXED ( 26400 47500 ) FS
 ;
- WELLTAP_18 TIEHI + SOURCE DIST + FIXED ( 80000 47500 ) FS
 ;
- WELLTAP_19 TIEHI + SOURCE DIST + FIXED ( 26400 50920 ) N
 ;
- WELLTAP_20 TIEHI + SOURCE DIST + FIXED ( 80000 50920 ) N
 ;
- WELLTAP_21 TIEHI + SOURCE DIST + FIXED ( 26400 54340 ) FS
 ;
- WELLTAP_22 TIEHI + SOURCE DIST + FIXED ( 80000 54340 ) FS
 ;
- WELLTAP_23 TIEHI + SOURCE DIST + FIXED ( 26400 57760 ) N
 ;
- WELLTAP_24 TIEHI + SOURCE DIST + FIXED ( 80000 57760 ) N
 ;
- WELLTAP_25 TIEHI + SOURCE DIST + FIXED ( 26400 61180 ) FS
 ;
- WELLTAP_26 TIEHI + SOURCE DIST + FIXED ( 80000 61180 ) FS
 ;
- WELLTAP_27 TIEHI + SOURCE DIST + FIXED ( 26400 64600 ) N
 ;
- WELLTAP_28 TIEHI + SOURCE DIST + FIXED ( 80000 64600 ) N
 ;
- WELLTAP_29 TIEHI + SOURCE DIST + FIXED ( 26400 68020 ) FS
 ;
- WELLTAP_30 TIEHI + SOURCE DIST + FIXED ( 80000 68020 ) FS
 ;
- WELLTAP_31 TIEHI + SOURCE DIST + FIXED ( 26400 71440 ) N
 ;
- WELLTAP_32 TIEHI + SOURCE DIST + FIXED ( 80000 71440 ) N
 ;
- WELLTAP_33 TIEHI + SOURCE DIST + FIXED ( 26400 74860 ) FS
 ;
- WELLTAP_34 TIEHI + SOURCE DIST + FIXED ( 80000 74860 ) FS
 ;
- WELLTAP_35 TIEHI + SOURCE DIST + FIXED ( 26400 78280 ) N
 ;
- WELLTAP_36 TIEHI + SOURCE DIST + FIXED ( 80000 78280 ) N
 ;
- WELLTAP_37 TIEHI + SOURCE DIST + FIXED ( 26400 81700 ) FS
 ;
- WELLTAP_38 TIEHI + SOURCE DIST + FIXED ( 80000 81700 ) FS
 ;
- WELLTAP_39 TIEHI + SOURCE DIST + FIXED ( 26400 85120 ) N
 ;
- WELLTAP_40 TIEHI + SOURCE DIST + FIXED ( 80000 85120 ) N
 ;
END COMPONENTS

PINS 100 ;
- A[31] + NET A[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 200 108680 ) S ;
- A[30] + NET A[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 1000 108680 ) S ;
- A[29] + NET A[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 2200 108680 ) S ;
- A[28] + NET A[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 3400 108680 ) S ;
- A[27] + NET A[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 4600 108680 ) S ;
- A[26] + NET A[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 5800 108680 ) S ;
- A[25] + NET A[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 6600 108680 ) S ;
- A[24] + NET A[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 7800 108680 ) S ;
- A[23] + NET A[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 9000 108680 ) S ;
- A[22] + NET A[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 10200 108680 ) S ;
- A[21] + NET A[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 11400 108680 ) S ;
- A[20] + NET A[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 12600 108680 ) S ;
- A[19] + NET A[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 13400 108680 ) S ;
- A[18] + NET A[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 14600 108680 ) S ;
- A[17] + NET A[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 15800 108680 ) S ;
- A[16] + NET A[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 17000 108680 ) S ;
- A[15] + NET A[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 18200 108680 ) S ;
- A[14] + NET A[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 19400 108680 ) S ;
- A[13] + NET A[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 20200 108680 ) S ;
- A[12] + NET A[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 21400 108680 ) S ;
- A[11] + NET A[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 22600 108680 ) S ;
- A[10] + NET A[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 23800 108680 ) S ;
- A[9] + NET A[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 25000 108680 ) S ;
- A[8] + NET A[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 26200 108680 ) S ;
- A[7] + NET A[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 27000 108680 ) S ;
- A[6] + NET A[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 28200 108680 ) S ;
- A[5] + NET A[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 29400 108680 ) S ;
- A[4] + NET A[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 30600 108680 ) S ;
- A[3] + NET A[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 31800 108680 ) S ;
- A[2] + NET A[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 33000 108680 ) S ;
- A[1] + NET A[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 33800 108680 ) S ;
- A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 35000 108680 ) S ;
- B[31] + NET B[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 36200 108680 ) S ;
- B[30] + NET B[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 37400 108680 ) S ;
- B[29] + NET B[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 38600 108680 ) S ;
- B[28] + NET B[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 39400 108680 ) S ;
- B[27] + NET B[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 40600 108680 ) S ;
- B[26] + NET B[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 41800 108680 ) S ;
- B[25] + NET B[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 43000 108680 ) S ;
- B[24] + NET B[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 44200 108680 ) S ;
- B[23] + NET B[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 45400 108680 ) S ;
- B[22] + NET B[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 46200 108680 ) S ;
- B[21] + NET B[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 47400 108680 ) S ;
- B[20] + NET B[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 48600 108680 ) S ;
- B[19] + NET B[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 49800 108680 ) S ;
- B[18] + NET B[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 51000 108680 ) S ;
- B[17] + NET B[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 52200 108680 ) S ;
- B[16] + NET B[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 53000 108680 ) S ;
- B[15] + NET B[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 54200 108680 ) S ;
- B[14] + NET B[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 55400 108680 ) S ;
- B[13] + NET B[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 56600 108680 ) S ;
- B[12] + NET B[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 57800 108680 ) S ;
- B[11] + NET B[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 59000 108680 ) S ;
- B[10] + NET B[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 59800 108680 ) S ;
- B[9] + NET B[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 61000 108680 ) S ;
- B[8] + NET B[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 62200 108680 ) S ;
- B[7] + NET B[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 63400 108680 ) S ;
- B[6] + NET B[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 64600 108680 ) S ;
- B[5] + NET B[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 65800 108680 ) S ;
- B[4] + NET B[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 66600 108680 ) S ;
- B[3] + NET B[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 67800 108680 ) S ;
- B[2] + NET B[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 69000 108680 ) S ;
- B[1] + NET B[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 70200 108680 ) S ;
- B[0] + NET B[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 71400 108680 ) S ;
- ALUControl[1] + NET ALUControl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 72600 108680 ) S ;
- ALUControl[0] + NET ALUControl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 73400 108680 ) S ;
- Result[31] + NET Result[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 74600 108680 ) S ;
- Result[30] + NET Result[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 75800 108680 ) S ;
- Result[29] + NET Result[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 77000 108680 ) S ;
- Result[28] + NET Result[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 78200 108680 ) S ;
- Result[27] + NET Result[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 79000 108680 ) S ;
- Result[26] + NET Result[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 80200 108680 ) S ;
- Result[25] + NET Result[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 81400 108680 ) S ;
- Result[24] + NET Result[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 82600 108680 ) S ;
- Result[23] + NET Result[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 83800 108680 ) S ;
- Result[22] + NET Result[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 85000 108680 ) S ;
- Result[21] + NET Result[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 85800 108680 ) S ;
- Result[20] + NET Result[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 87000 108680 ) S ;
- Result[19] + NET Result[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 88200 108680 ) S ;
- Result[18] + NET Result[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 89400 108680 ) S ;
- Result[17] + NET Result[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 90600 108680 ) S ;
- Result[16] + NET Result[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 91800 108680 ) S ;
- Result[15] + NET Result[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 92600 108680 ) S ;
- Result[14] + NET Result[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 93800 108680 ) S ;
- Result[13] + NET Result[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 95000 108680 ) S ;
- Result[12] + NET Result[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 96200 108680 ) S ;
- Result[11] + NET Result[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 97400 108680 ) S ;
- Result[10] + NET Result[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 98600 108680 ) S ;
- Result[9] + NET Result[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 99400 108680 ) S ;
- Result[8] + NET Result[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 100600 108680 ) S ;
- Result[7] + NET Result[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 101800 108680 ) S ;
- Result[6] + NET Result[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 103000 108680 ) S ;
- Result[5] + NET Result[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 104200 108680 ) S ;
- Result[4] + NET Result[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 105400 108680 ) S ;
- Result[3] + NET Result[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 106200 108680 ) S ;
- Result[2] + NET Result[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 107400 108680 ) S ;
- Result[1] + NET Result[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 108600 108680 ) S ;
- Result[0] + NET Result[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 109800 108680 ) S ;
- zero + NET zero + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 111000 108680 ) S ;
- Cout + NET Cout + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -80 0 ) ( 80 500 )
  + PLACED ( 111800 108680 ) S ;
END PINS

PINPROPERTIES 100 ;
 - PIN A[31]
  + PROPERTY vio_overlap_corner_mask 1 vio_layer 1
 ;
 - PIN A[30]
  + PROPERTY vio_overlap_corner_mask 1 vio_layer 1
 ;
 - PIN A[29]
  + PROPERTY vio_layer 1
 ;
 - PIN A[28]
  + PROPERTY vio_layer 1
 ;
 - PIN A[27]
  + PROPERTY vio_layer 1
 ;
 - PIN A[26]
  + PROPERTY vio_layer 1
 ;
 - PIN A[25]
  + PROPERTY vio_layer 1
 ;
 - PIN A[24]
  + PROPERTY vio_layer 1
 ;
 - PIN A[23]
  + PROPERTY vio_layer 1
 ;
 - PIN A[22]
  + PROPERTY vio_layer 1
 ;
 - PIN A[21]
  + PROPERTY vio_layer 1
 ;
 - PIN A[20]
  + PROPERTY vio_layer 1
 ;
 - PIN A[19]
  + PROPERTY vio_layer 1
 ;
 - PIN A[18]
  + PROPERTY vio_layer 1
 ;
 - PIN A[17]
  + PROPERTY vio_layer 1
 ;
 - PIN A[16]
  + PROPERTY vio_layer 1
 ;
 - PIN A[15]
  + PROPERTY vio_layer 1
 ;
 - PIN A[14]
  + PROPERTY vio_layer 1
 ;
 - PIN A[13]
  + PROPERTY vio_layer 1
 ;
 - PIN A[12]
  + PROPERTY vio_layer 1
 ;
 - PIN A[11]
  + PROPERTY vio_layer 1
 ;
 - PIN A[10]
  + PROPERTY vio_layer 1
 ;
 - PIN A[9]
  + PROPERTY vio_layer 1
 ;
 - PIN A[8]
  + PROPERTY vio_layer 1
 ;
 - PIN A[7]
  + PROPERTY vio_layer 1
 ;
 - PIN A[6]
  + PROPERTY vio_layer 1
 ;
 - PIN A[5]
  + PROPERTY vio_layer 1
 ;
 - PIN A[4]
  + PROPERTY vio_layer 1
 ;
 - PIN A[3]
  + PROPERTY vio_layer 1
 ;
 - PIN A[2]
  + PROPERTY vio_layer 1
 ;
 - PIN A[1]
  + PROPERTY vio_layer 1
 ;
 - PIN A[0]
  + PROPERTY vio_layer 1
 ;
 - PIN B[31]
  + PROPERTY vio_layer 1
 ;
 - PIN B[30]
  + PROPERTY vio_layer 1
 ;
 - PIN B[29]
  + PROPERTY vio_layer 1
 ;
 - PIN B[28]
  + PROPERTY vio_layer 1
 ;
 - PIN B[27]
  + PROPERTY vio_layer 1
 ;
 - PIN B[26]
  + PROPERTY vio_layer 1
 ;
 - PIN B[25]
  + PROPERTY vio_layer 1
 ;
 - PIN B[24]
  + PROPERTY vio_layer 1
 ;
 - PIN B[23]
  + PROPERTY vio_layer 1
 ;
 - PIN B[22]
  + PROPERTY vio_layer 1
 ;
 - PIN B[21]
  + PROPERTY vio_layer 1
 ;
 - PIN B[20]
  + PROPERTY vio_layer 1
 ;
 - PIN B[19]
  + PROPERTY vio_layer 1
 ;
 - PIN B[18]
  + PROPERTY vio_layer 1
 ;
 - PIN B[17]
  + PROPERTY vio_layer 1
 ;
 - PIN B[16]
  + PROPERTY vio_layer 1
 ;
 - PIN B[15]
  + PROPERTY vio_layer 1
 ;
 - PIN B[14]
  + PROPERTY vio_layer 1
 ;
 - PIN B[13]
  + PROPERTY vio_layer 1
 ;
 - PIN B[12]
  + PROPERTY vio_layer 1
 ;
 - PIN B[11]
  + PROPERTY vio_layer 1
 ;
 - PIN B[10]
  + PROPERTY vio_layer 1
 ;
 - PIN B[9]
  + PROPERTY vio_layer 1
 ;
 - PIN B[8]
  + PROPERTY vio_layer 1
 ;
 - PIN B[7]
  + PROPERTY vio_layer 1
 ;
 - PIN B[6]
  + PROPERTY vio_layer 1
 ;
 - PIN B[5]
  + PROPERTY vio_layer 1
 ;
 - PIN B[4]
  + PROPERTY vio_layer 1
 ;
 - PIN B[3]
  + PROPERTY vio_layer 1
 ;
 - PIN B[2]
  + PROPERTY vio_layer 1
 ;
 - PIN B[1]
  + PROPERTY vio_layer 1
 ;
 - PIN B[0]
  + PROPERTY vio_layer 1
 ;
 - PIN ALUControl[1]
  + PROPERTY vio_layer 1
 ;
 - PIN ALUControl[0]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[31]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[30]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[29]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[28]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[27]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[26]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[25]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[24]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[23]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[22]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[21]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[20]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[19]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[18]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[17]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[16]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[15]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[14]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[13]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[12]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[11]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[10]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[9]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[8]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[7]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[6]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[5]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[4]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[3]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[2]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[1]
  + PROPERTY vio_layer 1
 ;
 - PIN Result[0]
  + PROPERTY vio_layer 1
 ;
 - PIN zero
  + PROPERTY vio_overlap_corner_mask 1 vio_layer 1
 ;
 - PIN Cout
  + PROPERTY vio_overlap_corner_mask 1 vio_layer 1
 ;
END PINPROPERTIES

SPECIALNETS 2 ;
- VDD
  + USE POWER
 ;
- VSS
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
