$date
	Mon Oct 15 20:22:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module behavioralUT $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var reg 1 % q $end
$var reg 1 & qbar $end
$upscope $end
$scope module gate_modelUT $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var wire 1 ' lower $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var wire 1 ( r $end
$var wire 1 ) s $end
$var wire 1 * upper $end
$upscope $end
$scope module msUT $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var wire 1 + qbar_intermediate $end
$var wire 1 , q_intermediate $end
$scope module masterui $end
$var wire 1 $ d $end
$var wire 1 - enable $end
$var reg 1 , q $end
$var reg 1 + qbar $end
$upscope $end
$scope module slaveui $end
$var wire 1 , d $end
$var wire 1 # enable $end
$var reg 1 . q $end
$var reg 1 / qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
1-
1,
0+
1*
1)
1(
0'
x&
x%
1$
0#
x"
x!
$end
#10
0"
0&
1!
1%
0)
0/
1.
0-
1#
#20
1)
1-
0#
#25
0*
1'
1+
0,
0$
#30
1&
0%
0(
1"
1/
0!
0.
0-
1#
#40
1(
1-
0#
#45
1*
0'
0+
1,
1$
#50
0&
1%
0)
0"
0/
1!
1.
0-
1#
#55
1'
0$
#60
0*
1)
1+
0,
1-
0#
#65
1*
0'
0+
1,
1$
#70
0)
0-
1#
#75
