\hypertarget{stm32f10x__dma_8h}{}\doxysection{inc/stm32f10x\+\_\+dma.h File Reference}
\label{stm32f10x__dma_8h}\index{inc/stm32f10x\_dma.h@{inc/stm32f10x\_dma.h}}


This file contains all the functions prototypes for the D\+MA firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+MA Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+D\+I\+R\+\_\+\+Peripheral\+D\+ST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+D\+I\+R\+\_\+\+Peripheral\+S\+RC}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+IR}(D\+IR)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Memory\+Inc\+\_\+\+Enable}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Memory\+Inc\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Byte}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Half\+Word}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Word}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+S\+I\+ZE}(S\+I\+ZE)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Memory\+Data\+Size\+\_\+\+Byte}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Memory\+Data\+Size\+\_\+\+Half\+Word}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Memory\+Data\+Size\+\_\+\+Word}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+D\+A\+T\+A\+\_\+\+S\+I\+ZE}(S\+I\+ZE)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Mode\+\_\+\+Circular}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Mode\+\_\+\+Normal}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+M\+O\+DE}(M\+O\+DE)~(((M\+O\+DE) == D\+M\+A\+\_\+\+Mode\+\_\+\+Circular) $\vert$$\vert$ ((M\+O\+DE) == D\+M\+A\+\_\+\+Mode\+\_\+\+Normal))
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Priority\+\_\+\+Very\+High}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Priority\+\_\+\+High}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Priority\+\_\+\+Medium}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+Priority\+\_\+\+Low}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+R\+I\+O\+R\+I\+TY}(P\+R\+I\+O\+R\+I\+TY)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+M2\+M\+\_\+\+Enable}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+M2\+M\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+M2\+M\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)~(((S\+T\+A\+TE) == D\+M\+A\+\_\+\+M2\+M\+\_\+\+Enable) $\vert$$\vert$ ((S\+T\+A\+TE) == D\+M\+A\+\_\+\+M2\+M\+\_\+\+Disable))
\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)~((((IT) \& 0x\+F\+F\+F\+F\+F\+F\+F1) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T1}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L2}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E2}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L3}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C3}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T3}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L4}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C4}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T4}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E4}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L5}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C5}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T5}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E5}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E6}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+G\+L7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+C7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+H\+T7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+I\+T\+\_\+\+T\+E7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+G\+L1}~((uint32\+\_\+t)0x10000001)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+C1}~((uint32\+\_\+t)0x10000002)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+H\+T1}~((uint32\+\_\+t)0x10000004)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+E1}~((uint32\+\_\+t)0x10000008)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+G\+L2}~((uint32\+\_\+t)0x10000010)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+C2}~((uint32\+\_\+t)0x10000020)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+H\+T2}~((uint32\+\_\+t)0x10000040)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+E2}~((uint32\+\_\+t)0x10000080)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+G\+L3}~((uint32\+\_\+t)0x10000100)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+C3}~((uint32\+\_\+t)0x10000200)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+H\+T3}~((uint32\+\_\+t)0x10000400)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+E3}~((uint32\+\_\+t)0x10000800)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+G\+L4}~((uint32\+\_\+t)0x10001000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+C4}~((uint32\+\_\+t)0x10002000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+H\+T4}~((uint32\+\_\+t)0x10004000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+E4}~((uint32\+\_\+t)0x10008000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+G\+L5}~((uint32\+\_\+t)0x10010000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+C5}~((uint32\+\_\+t)0x10020000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+H\+T5}~((uint32\+\_\+t)0x10040000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+I\+T\+\_\+\+T\+E5}~((uint32\+\_\+t)0x10080000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~(((((IT) \& 0x\+F0000000) == 0x00) $\vert$$\vert$ (((IT) \& 0x\+E\+F\+F00000) == 0x00)) \&\& ((IT) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T1}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L2}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E2}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L3}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C3}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T3}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L4}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C4}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T4}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E4}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L5}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C5}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T5}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E5}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E6}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L1}~((uint32\+\_\+t)0x10000001)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C1}~((uint32\+\_\+t)0x10000002)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T1}~((uint32\+\_\+t)0x10000004)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E1}~((uint32\+\_\+t)0x10000008)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L2}~((uint32\+\_\+t)0x10000010)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C2}~((uint32\+\_\+t)0x10000020)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T2}~((uint32\+\_\+t)0x10000040)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E2}~((uint32\+\_\+t)0x10000080)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L3}~((uint32\+\_\+t)0x10000100)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C3}~((uint32\+\_\+t)0x10000200)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T3}~((uint32\+\_\+t)0x10000400)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E3}~((uint32\+\_\+t)0x10000800)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L4}~((uint32\+\_\+t)0x10001000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C4}~((uint32\+\_\+t)0x10002000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T4}~((uint32\+\_\+t)0x10004000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E4}~((uint32\+\_\+t)0x10008000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+G\+L5}~((uint32\+\_\+t)0x10010000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+C5}~((uint32\+\_\+t)0x10020000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+H\+T5}~((uint32\+\_\+t)0x10040000)
\item 
\#define {\bfseries D\+M\+A2\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E5}~((uint32\+\_\+t)0x10080000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((((F\+L\+AG) \& 0x\+F0000000) == 0x00) $\vert$$\vert$ (((F\+L\+AG) \& 0x\+E\+F\+F00000) == 0x00)) \&\& ((F\+L\+AG) != 0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE}(S\+I\+ZE)~(((S\+I\+ZE) $>$= 0x1) \&\& ((S\+I\+ZE) $<$ 0x10000))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga21ca0d50b13e502db5ab5feb484f9ece}{D\+M\+A\+\_\+\+De\+Init}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Deinitializes the D\+M\+Ay Channelx registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga7c3d1b9dc041f8e5f2cfc8d5dd858278}{D\+M\+A\+\_\+\+Init}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx, \mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} $\ast$D\+M\+A\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\+M\+Ay Channelx according to the specified parameters in the D\+M\+A\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga0f7f95f750a90a6824f4e9b6f58adc7e}{D\+M\+A\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} $\ast$D\+M\+A\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each D\+M\+A\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga8e7cb6b9ae5f142e2961df879cdaba65}{D\+M\+A\+\_\+\+Cmd}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+M\+Ay Channelx. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga0bb60360be9cd57f96399be2f3b5eb2b}{D\+M\+A\+\_\+\+I\+T\+Config}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx, uint32\+\_\+t D\+M\+A\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+M\+Ay Channelx interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gade5d9e532814eaa46514cb385fdff709}{D\+M\+A\+\_\+\+Set\+Curr\+Data\+Counter}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx, uint16\+\_\+t Data\+Number)
\begin{DoxyCompactList}\small\item\em Sets the number of data units in the current D\+M\+Ay Channelx transfer. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___d_m_a___exported___functions_ga511b4c402d1ff32d53f28736956cac5d}{D\+M\+A\+\_\+\+Get\+Curr\+Data\+Counter}} (D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$D\+M\+Ay\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current D\+M\+Ay Channelx transfer. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___d_m_a___exported___functions_gafb30b7a891834c267eefd5d30b688a9f}{D\+M\+A\+\_\+\+Get\+Flag\+Status}} (uint32\+\_\+t D\+M\+Ay\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+M\+Ay Channelx flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga25cdca360f309c8ceb7c206cd9ad9119}{D\+M\+A\+\_\+\+Clear\+Flag}} (uint32\+\_\+t D\+M\+Ay\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the D\+M\+Ay Channelx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \mbox{\hyperlink{group___d_m_a___exported___functions_ga9287331247150fe84d03ecd7ad8adb52}{D\+M\+A\+\_\+\+Get\+I\+T\+Status}} (uint32\+\_\+t D\+M\+Ay\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+M\+Ay Channelx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga91a7340e5b334a942f3eb1e05ed5f67a}{D\+M\+A\+\_\+\+Clear\+I\+T\+Pending\+Bit}} (uint32\+\_\+t D\+M\+Ay\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the D\+M\+Ay Channelx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the D\+MA firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\doxysubsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }