Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 22 23:07:00 2018
| Host         : DESKTOP-H9DK5VV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: c2/PULSE_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.967        0.000                      0                  111        0.249        0.000                      0                  111        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.967        0.000                      0                  111        0.249        0.000                      0                  111        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.497ns (45.423%)  route 1.799ns (54.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.442    nolabel_line53/clear
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[12]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDRE (Setup_fdre_C_R)       -0.678    14.409    nolabel_line53/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.497ns (45.423%)  route 1.799ns (54.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.442    nolabel_line53/clear
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[13]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDRE (Setup_fdre_C_R)       -0.678    14.409    nolabel_line53/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.497ns (45.423%)  route 1.799ns (54.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.442    nolabel_line53/clear
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[14]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDRE (Setup_fdre_C_R)       -0.678    14.409    nolabel_line53/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.497ns (45.423%)  route 1.799ns (54.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.442    nolabel_line53/clear
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[15]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDRE (Setup_fdre_C_R)       -0.678    14.409    nolabel_line53/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.497ns (45.523%)  route 1.791ns (54.477%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.660     8.434    nolabel_line53/clear
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[0]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.678    14.411    nolabel_line53/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.497ns (45.523%)  route 1.791ns (54.477%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.660     8.434    nolabel_line53/clear
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[1]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.678    14.411    nolabel_line53/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.497ns (45.523%)  route 1.791ns (54.477%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.660     8.434    nolabel_line53/clear
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[2]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.678    14.411    nolabel_line53/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.497ns (45.523%)  route 1.791ns (54.477%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.660     8.434    nolabel_line53/clear
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[3]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.678    14.411    nolabel_line53/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 u1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.180ns (29.402%)  route 2.833ns (70.598%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.626     5.147    u1/CLK_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  u1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u1/count2_reg[7]/Q
                         net (fo=10, routed)          1.322     6.925    u1/count2_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I2_O)        0.148     7.073 r  u1/sclk_i_20/O
                         net (fo=1, routed)           0.469     7.542    u1/sclk_i_20_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I2_O)        0.328     7.870 r  u1/sclk_i_13/O
                         net (fo=1, routed)           0.590     8.460    u1/sclk_i_13_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  u1/sclk_i_5/O
                         net (fo=1, routed)           0.452     9.036    u1/sclk_i_5_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  u1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.160    u1/sclk_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  u1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    u1/CLK_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  u1/sclk_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)        0.077    15.164    u1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 nolabel_line53/limit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.497ns (46.834%)  route 1.699ns (53.166%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  nolabel_line53/limit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line53/limit_reg[1]/Q
                         net (fo=2, routed)           1.131     6.733    nolabel_line53/limit[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  nolabel_line53/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    nolabel_line53/counter0_carry_i_8_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  nolabel_line53/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    nolabel_line53/counter0_carry_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  nolabel_line53/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line53/counter0_carry__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.774 r  nolabel_line53/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.568     8.342    nolabel_line53/clear
    SLICE_X59Y95         FDRE                                         r  nolabel_line53/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  nolabel_line53/counter_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.678    14.408    nolabel_line53/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 c2/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/PULSE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    c2/CLK_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  c2/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  c2/COUNT_reg/Q
                         net (fo=2, routed)           0.173     1.790    c2/COUNT_reg_n_0
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.832 r  c2/PULSE_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    c2/PULSE_i_1__0_n_0
    SLICE_X58Y99         FDRE                                         r  c2/PULSE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    c2/CLK_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  c2/PULSE_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.107     1.583    c2/PULSE_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line53/SPEAKER_OUT_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/SPEAKER_OUT_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X61Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.141     1.617 f  nolabel_line53/SPEAKER_OUT_reg[5]/Q
                         net (fo=2, routed)           0.168     1.785    nolabel_line53/SPEAKER_OUT[5]
    SLICE_X61Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  nolabel_line53/SPEAKER_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line53/SPEAKER_OUT[5]_i_1_n_0
    SLICE_X61Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X61Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[5]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y99         FDSE (Hold_fdse_C_D)         0.091     1.567    nolabel_line53/SPEAKER_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.275ns (69.205%)  route 0.122ns (30.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    c1/CLK_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c1/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.122     1.764    c1/COUNT[10]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.875 r  c1/COUNT_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.875    c1/data0[10]
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.992    c1/CLK_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    c1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line53/SPEAKER_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/SPEAKER_OUT_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X60Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.640 f  nolabel_line53/SPEAKER_OUT_reg[1]/Q
                         net (fo=2, routed)           0.175     1.815    nolabel_line53/SPEAKER_OUT[1]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  nolabel_line53/SPEAKER_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    nolabel_line53/SPEAKER_OUT[1]_i_1_n_0
    SLICE_X60Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X60Y99         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y99         FDSE (Hold_fdse_C_D)         0.120     1.596    nolabel_line53/SPEAKER_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line53/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line53/counter_reg[15]/Q
                         net (fo=4, routed)           0.120     1.738    nolabel_line53/counter_reg[15]
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  nolabel_line53/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    nolabel_line53/counter_reg[12]_i_1_n_4
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  nolabel_line53/counter_reg[15]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.105     1.581    nolabel_line53/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    c1/CLK_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  c1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.125     1.767    c1/COUNT[3]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  c1/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    c1/data0[3]
    SLICE_X64Y97         FDRE                                         r  c1/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.992    c1/CLK_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  c1/COUNT_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.611    c1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line53/SPEAKER_OUT_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/SPEAKER_OUT_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X62Y98         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDSE (Prop_fdse_C_Q)         0.141     1.618 f  nolabel_line53/SPEAKER_OUT_reg[9]/Q
                         net (fo=2, routed)           0.172     1.790    nolabel_line53/SPEAKER_OUT[9]
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  nolabel_line53/SPEAKER_OUT[9]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line53/SPEAKER_OUT[9]_i_1_n_0
    SLICE_X62Y98         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.992    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X62Y98         FDSE                                         r  nolabel_line53/SPEAKER_OUT_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y98         FDSE (Hold_fdse_C_D)         0.092     1.569    nolabel_line53/SPEAKER_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    c1/CLK_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c1/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.127     1.768    c1/COUNT[11]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  c1/COUNT_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    c1/data0[11]
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.992    c1/CLK_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  c1/COUNT_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    c1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c2/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/COUNT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    c2/CLK_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  c2/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  c2/COUNT_reg/Q
                         net (fo=2, routed)           0.173     1.790    c2/COUNT_reg_n_0
    SLICE_X58Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  c2/COUNT_i_1/O
                         net (fo=1, routed)           0.000     1.835    c2/p_0_in
    SLICE_X58Y99         FDRE                                         r  c2/COUNT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    c2/CLK_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  c2/COUNT_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.091     1.567    c2/COUNT_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line53/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line53/counter_reg[2]/Q
                         net (fo=4, routed)           0.122     1.738    nolabel_line53/counter_reg[2]
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  nolabel_line53/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    nolabel_line53/counter_reg[0]_i_1_n_5
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.861     1.989    nolabel_line53/CLK_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  nolabel_line53/counter_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y94         FDRE (Hold_fdre_C_D)         0.105     1.580    nolabel_line53/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y98   c1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y99   c1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y99   c1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   c1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   c1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   c1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   c1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   c1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   c1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y98   c1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y99   c1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y99   c1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   c1/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   c1/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   c1/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   c1/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y98   c1/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y98   c1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y98   c1/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   nolabel_line53/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   nolabel_line53/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   nolabel_line53/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   nolabel_line53/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   nolabel_line53/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   nolabel_line53/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   nolabel_line53/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   nolabel_line53/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   nolabel_line53/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   nolabel_line53/counter_reg[7]/C



