

================================================================
== Vivado HLS Report for 'MixColumn_AddRoundKe'
================================================================
* Date:           Fri Apr  6 15:28:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        trito
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   30|   30|   30|   30|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        |- Loop 2  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	6  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
* FSM state operations: 

 <State 1>: 0.43ns
ST_1: n_read (4)  [1/1] 0.00ns
:0  %n_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %n)

ST_1: ret (5)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:459
:1  %ret = alloca [32 x i32], align 4

ST_1: tmp (6)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
:2  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %n_read, i2 0)

ST_1: StgValue_12 (7)  [1/1] 0.43ns  loc: Edited/3rd/aes.c:462
:3  br label %1


 <State 2>: 2.82ns
ST_2: j (9)  [1/1] 0.00ns
:0  %j = phi i3 [ 0, %0 ], [ %j_3, %._crit_edge_ifconv ]

ST_2: j_cast1 (10)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:462
:1  %j_cast1 = zext i3 %j to i6

ST_2: exitcond1 (11)  [1/1] 0.14ns  loc: Edited/3rd/aes.c:462
:2  %exitcond1 = icmp eq i3 %j, -4

ST_2: empty (12)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: j_3 (13)  [1/1] 0.74ns  loc: Edited/3rd/aes.c:462
:4  %j_3 = add i3 %j, 1

ST_2: StgValue_18 (14)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:462
:5  br i1 %exitcond1, label %.preheader.preheader, label %._crit_edge_ifconv

ST_2: tmp_6 (16)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:462
._crit_edge_ifconv:0  %tmp_6 = trunc i3 %j to i2

ST_2: tmp_5 (17)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:1  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_6, i2 0)

ST_2: tmp_5_cast (18)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:2  %tmp_5_cast = zext i4 %tmp_5 to i32

ST_2: statemt_addr (19)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:3  %statemt_addr = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_5_cast

ST_2: x_6 (20)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:4  %x_6 = load i32* %statemt_addr, align 4

ST_2: tmp_9 (28)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:12  %tmp_9 = or i4 %tmp_5, 1

ST_2: tmp_9_cast (29)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:13  %tmp_9_cast = zext i4 %tmp_9 to i32

ST_2: statemt_addr_1 (30)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:14  %statemt_addr_1 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_9_cast

ST_2: x (31)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:15  %x = load i32* %statemt_addr_1, align 4

ST_2: tmp_14 (47)  [1/1] 0.75ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:31  %tmp_14 = add i6 %tmp, %j_cast1

ST_2: tmp_16_cast (48)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:32  %tmp_16_cast = zext i6 %tmp_14 to i32

ST_2: tmp_16_cast_cast (50)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:34  %tmp_16_cast_cast = zext i6 %tmp_14 to i8

ST_2: worda_addr (51)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:35  %worda_addr = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_16_cast

ST_2: tmp_34 (52)  [1/1] 0.82ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:36  %tmp_34 = add i8 120, %tmp_16_cast_cast

ST_2: tmp_38_cast (53)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:37  %tmp_38_cast = zext i8 %tmp_34 to i32

ST_2: worda_addr_1 (54)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:38  %worda_addr_1 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_38_cast

ST_2: worda_load (61)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:45  %worda_load = load i32* %worda_addr, align 4

ST_2: worda_load_1 (80)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:64  %worda_load_1 = load i32* %worda_addr_1, align 4

ST_2: StgValue_37 (125)  [1/1] 0.43ns  loc: Edited/3rd/aes.c:512
.preheader.preheader:0  br label %.preheader


 <State 3>: 2.10ns
ST_3: x_6 (20)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:4  %x_6 = load i32* %statemt_addr, align 4

ST_3: tmp_s (23)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:7  %tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_6, i32 7, i32 30)

ST_3: p_mask (24)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:465
._crit_edge_ifconv:8  %p_mask = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_s, i8 0)

ST_3: tmp_7 (25)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:465
._crit_edge_ifconv:9  %tmp_7 = icmp eq i32 %p_mask, 256

ST_3: x (31)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:15  %x = load i32* %statemt_addr_1, align 4

ST_3: tmp_10 (39)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:23  %tmp_10 = or i4 %tmp_5, 2

ST_3: tmp_14_cast (40)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:24  %tmp_14_cast = zext i4 %tmp_10 to i32

ST_3: statemt_addr_6 (41)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:25  %statemt_addr_6 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_14_cast

ST_3: x_2 (42)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:26  %x_2 = load i32* %statemt_addr_6, align 4

ST_3: tmp_11 (43)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:27  %tmp_11 = or i4 %tmp_5, 3

ST_3: tmp_15_cast (44)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:28  %tmp_15_cast = zext i4 %tmp_11 to i32

ST_3: statemt_addr_7 (45)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:29  %statemt_addr_7 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_15_cast

ST_3: x_4 (46)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:30  %x_4 = load i32* %statemt_addr_7, align 4

ST_3: tmp_16_cast_cast1 (49)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:33  %tmp_16_cast_cast1 = zext i6 %tmp_14 to i9

ST_3: tmp_35 (55)  [1/1] 0.86ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:39  %tmp_35 = add i9 240, %tmp_16_cast_cast1

ST_3: tmp_39_cast (56)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:40  %tmp_39_cast = zext i9 %tmp_35 to i32

ST_3: worda_addr_2 (57)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:41  %worda_addr_2 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_39_cast

ST_3: tmp_36 (58)  [1/1] 0.86ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:42  %tmp_36 = add i9 -152, %tmp_16_cast_cast1

ST_3: tmp_40_cast (59)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:43  %tmp_40_cast = zext i9 %tmp_36 to i32

ST_3: worda_addr_3 (60)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:44  %worda_addr_3 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_40_cast

ST_3: worda_load (61)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:45  %worda_load = load i32* %worda_addr, align 4

ST_3: tmp_37 (68)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:467
._crit_edge_ifconv:52  %tmp_37 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x, i32 7, i32 30)

ST_3: p_mask2 (69)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:477
._crit_edge_ifconv:53  %p_mask2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_37, i8 0)

ST_3: tmp_16 (70)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:477
._crit_edge_ifconv:54  %tmp_16 = icmp eq i32 %p_mask2, 256

ST_3: worda_load_1 (80)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:64  %worda_load_1 = load i32* %worda_addr_1, align 4

ST_3: worda_load_2 (99)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:83  %worda_load_2 = load i32* %worda_addr_2, align 4

ST_3: worda_load_3 (117)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:101  %worda_load_3 = load i32* %worda_addr_3, align 4


 <State 4>: 3.26ns
ST_4: tmp_18 (21)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:5  %tmp_18 = shl i32 %x_6, 1

ST_4: ret_addr (22)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:464
._crit_edge_ifconv:6  %ret_addr = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_5_cast

ST_4: tmp_8 (26)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:466 (grouped into LUT with out node tmp3)
._crit_edge_ifconv:10  %tmp_8 = xor i32 %tmp_18, 283

ST_4: ret_load_1 (27)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:465 (grouped into LUT with out node tmp3)
._crit_edge_ifconv:11  %ret_load_1 = select i1 %tmp_7, i32 %tmp_8, i32 %tmp_18

ST_4: tmp_24 (32)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:468
._crit_edge_ifconv:16  %tmp_24 = shl i32 %x, 1

ST_4: x_1 (33)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:468
._crit_edge_ifconv:17  %x_1 = xor i32 %x, %tmp_24

ST_4: tmp_33 (34)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:468
._crit_edge_ifconv:18  %tmp_33 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_1, i32 8, i32 31)

ST_4: p_mask1 (35)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:469
._crit_edge_ifconv:19  %p_mask1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_33, i8 0)

ST_4: tmp_1 (36)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:469
._crit_edge_ifconv:20  %tmp_1 = icmp eq i32 %p_mask1, 256

ST_4: tmp_3 (37)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:470 (grouped into LUT with out node tmp3)
._crit_edge_ifconv:21  %tmp_3 = xor i32 %x_1, 283

ST_4: storemerge_v (38)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:469 (grouped into LUT with out node tmp3)
._crit_edge_ifconv:22  %storemerge_v = select i1 %tmp_1, i32 %tmp_3, i32 %x_1

ST_4: x_2 (42)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:26  %x_2 = load i32* %statemt_addr_6, align 4

ST_4: x_4 (46)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:30  %x_4 = load i32* %statemt_addr_7, align 4

ST_4: tmp1 (62)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473 (grouped into LUT with out node tmp_15)
._crit_edge_ifconv:46  %tmp1 = xor i32 %x_2, %x_4

ST_4: tmp3 (63)  [1/1] 0.08ns  loc: Edited/3rd/aes.c:473 (out node of the LUT)
._crit_edge_ifconv:47  %tmp3 = xor i32 %ret_load_1, %storemerge_v

ST_4: tmp2 (64)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473 (grouped into LUT with out node tmp_15)
._crit_edge_ifconv:48  %tmp2 = xor i32 %tmp3, %worda_load

ST_4: tmp_15 (65)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:473 (out node of the LUT)
._crit_edge_ifconv:49  %tmp_15 = xor i32 %tmp2, %tmp1

ST_4: StgValue_82 (66)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:50  store i32 %tmp_15, i32* %ret_addr, align 4

ST_4: ret_addr_5 (67)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:476
._crit_edge_ifconv:51  %ret_addr_5 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_9_cast

ST_4: tmp_17 (71)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:478 (grouped into LUT with out node tmp6)
._crit_edge_ifconv:55  %tmp_17 = xor i32 %tmp_24, 283

ST_4: tmp_23_tmp_s (72)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:477 (grouped into LUT with out node tmp6)
._crit_edge_ifconv:56  %tmp_23_tmp_s = select i1 %tmp_16, i32 %tmp_17, i32 %tmp_24

ST_4: tmp_38 (73)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:480
._crit_edge_ifconv:57  %tmp_38 = shl i32 %x_2, 1

ST_4: x_3 (74)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:480
._crit_edge_ifconv:58  %x_3 = xor i32 %x_2, %tmp_38

ST_4: tmp_39 (75)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:480
._crit_edge_ifconv:59  %tmp_39 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_3, i32 8, i32 31)

ST_4: p_mask3 (76)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:481
._crit_edge_ifconv:60  %p_mask3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_39, i8 0)

ST_4: tmp_19 (77)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:481
._crit_edge_ifconv:61  %tmp_19 = icmp eq i32 %p_mask3, 256

ST_4: tmp_20 (78)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:482 (grouped into LUT with out node tmp6)
._crit_edge_ifconv:62  %tmp_20 = xor i32 %x_3, 283

ST_4: storemerge8_v (79)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:481 (grouped into LUT with out node tmp6)
._crit_edge_ifconv:63  %storemerge8_v = select i1 %tmp_19, i32 %tmp_20, i32 %x_3

ST_4: tmp4 (81)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:485 (grouped into LUT with out node tmp_21)
._crit_edge_ifconv:65  %tmp4 = xor i32 %x_4, %x_6

ST_4: tmp6 (82)  [1/1] 0.08ns  loc: Edited/3rd/aes.c:485 (out node of the LUT)
._crit_edge_ifconv:66  %tmp6 = xor i32 %storemerge8_v, %tmp_23_tmp_s

ST_4: tmp5 (83)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:485 (grouped into LUT with out node tmp_21)
._crit_edge_ifconv:67  %tmp5 = xor i32 %tmp6, %worda_load_1

ST_4: tmp_21 (84)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:485 (out node of the LUT)
._crit_edge_ifconv:68  %tmp_21 = xor i32 %tmp5, %tmp4

ST_4: StgValue_97 (85)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:485
._crit_edge_ifconv:69  store i32 %tmp_21, i32* %ret_addr_5, align 4

ST_4: tmp_40 (87)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:71  %tmp_40 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_2, i32 7, i32 30)

ST_4: p_mask4 (88)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:489
._crit_edge_ifconv:72  %p_mask4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_40, i8 0)

ST_4: tmp_22 (89)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:489
._crit_edge_ifconv:73  %tmp_22 = icmp eq i32 %p_mask4, 256

ST_4: tmp_23 (90)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:490 (grouped into LUT with out node tmp9)
._crit_edge_ifconv:74  %tmp_23 = xor i32 %tmp_38, 283

ST_4: tmp_33_tmp_s (91)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:489 (grouped into LUT with out node tmp9)
._crit_edge_ifconv:75  %tmp_33_tmp_s = select i1 %tmp_22, i32 %tmp_23, i32 %tmp_38

ST_4: tmp_41 (92)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:492
._crit_edge_ifconv:76  %tmp_41 = shl i32 %x_4, 1

ST_4: x_5 (93)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:492
._crit_edge_ifconv:77  %x_5 = xor i32 %x_4, %tmp_41

ST_4: tmp_42 (94)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:492
._crit_edge_ifconv:78  %tmp_42 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_5, i32 8, i32 31)

ST_4: p_mask5 (95)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:493
._crit_edge_ifconv:79  %p_mask5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_42, i8 0)

ST_4: tmp_25 (96)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:493
._crit_edge_ifconv:80  %tmp_25 = icmp eq i32 %p_mask5, 256

ST_4: tmp_26 (97)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:494 (grouped into LUT with out node tmp9)
._crit_edge_ifconv:81  %tmp_26 = xor i32 %x_5, 283

ST_4: storemerge9_v (98)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:493 (grouped into LUT with out node tmp9)
._crit_edge_ifconv:82  %storemerge9_v = select i1 %tmp_25, i32 %tmp_26, i32 %x_5

ST_4: worda_load_2 (99)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:83  %worda_load_2 = load i32* %worda_addr_2, align 4

ST_4: tmp7 (100)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:497 (grouped into LUT with out node tmp_27)
._crit_edge_ifconv:84  %tmp7 = xor i32 %x, %x_6

ST_4: tmp9 (101)  [1/1] 0.08ns  loc: Edited/3rd/aes.c:497 (out node of the LUT)
._crit_edge_ifconv:85  %tmp9 = xor i32 %storemerge9_v, %tmp_33_tmp_s

ST_4: tmp8 (102)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:497 (grouped into LUT with out node tmp_27)
._crit_edge_ifconv:86  %tmp8 = xor i32 %tmp9, %worda_load_2

ST_4: tmp_27 (103)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:497 (out node of the LUT)
._crit_edge_ifconv:87  %tmp_27 = xor i32 %tmp8, %tmp7

ST_4: tmp_43 (106)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:473
._crit_edge_ifconv:90  %tmp_43 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_4, i32 7, i32 30)

ST_4: p_mask6 (107)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:501
._crit_edge_ifconv:91  %p_mask6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_43, i8 0)

ST_4: tmp_28 (108)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:501
._crit_edge_ifconv:92  %tmp_28 = icmp eq i32 %p_mask6, 256

ST_4: tmp_29 (109)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:502 (grouped into LUT with out node tmp12)
._crit_edge_ifconv:93  %tmp_29 = xor i32 %tmp_41, 283

ST_4: tmp_43_tmp_s (110)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:501 (grouped into LUT with out node tmp12)
._crit_edge_ifconv:94  %tmp_43_tmp_s = select i1 %tmp_28, i32 %tmp_29, i32 %tmp_41

ST_4: x_7 (111)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:504
._crit_edge_ifconv:95  %x_7 = xor i32 %x_6, %tmp_18

ST_4: tmp_44 (112)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:504
._crit_edge_ifconv:96  %tmp_44 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_7, i32 8, i32 31)

ST_4: p_mask7 (113)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:505
._crit_edge_ifconv:97  %p_mask7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_44, i8 0)

ST_4: tmp_30 (114)  [1/1] 0.60ns  loc: Edited/3rd/aes.c:505
._crit_edge_ifconv:98  %tmp_30 = icmp eq i32 %p_mask7, 256

ST_4: tmp_31 (115)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:506 (grouped into LUT with out node tmp12)
._crit_edge_ifconv:99  %tmp_31 = xor i32 %x_7, 283

ST_4: storemerge1_v (116)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:505 (grouped into LUT with out node tmp12)
._crit_edge_ifconv:100  %storemerge1_v = select i1 %tmp_30, i32 %tmp_31, i32 %x_7

ST_4: worda_load_3 (117)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:101  %worda_load_3 = load i32* %worda_addr_3, align 4

ST_4: tmp10 (118)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:509 (grouped into LUT with out node tmp_32)
._crit_edge_ifconv:102  %tmp10 = xor i32 %x_2, %x

ST_4: tmp12 (119)  [1/1] 0.08ns  loc: Edited/3rd/aes.c:509 (out node of the LUT)
._crit_edge_ifconv:103  %tmp12 = xor i32 %storemerge1_v, %tmp_43_tmp_s

ST_4: tmp11 (120)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:509 (grouped into LUT with out node tmp_32)
._crit_edge_ifconv:104  %tmp11 = xor i32 %tmp12, %worda_load_3

ST_4: tmp_32 (121)  [1/1] 0.05ns  loc: Edited/3rd/aes.c:509 (out node of the LUT)
._crit_edge_ifconv:105  %tmp_32 = xor i32 %tmp11, %tmp10


 <State 5>: 1.24ns
ST_5: ret_addr_6 (86)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:488
._crit_edge_ifconv:70  %ret_addr_6 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_14_cast

ST_5: StgValue_132 (104)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:497
._crit_edge_ifconv:88  store i32 %tmp_27, i32* %ret_addr_6, align 4

ST_5: ret_addr_7 (105)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:500
._crit_edge_ifconv:89  %ret_addr_7 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_15_cast

ST_5: StgValue_134 (122)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:509
._crit_edge_ifconv:106  store i32 %tmp_32, i32* %ret_addr_7, align 4

ST_5: StgValue_135 (123)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:462
._crit_edge_ifconv:107  br label %1


 <State 6>: 1.24ns
ST_6: j_1 (127)  [1/1] 0.00ns
.preheader:0  %j_1 = phi i3 [ %j_2, %2 ], [ 0, %.preheader.preheader ]

ST_6: exitcond (128)  [1/1] 0.14ns  loc: Edited/3rd/aes.c:512
.preheader:1  %exitcond = icmp eq i3 %j_1, -4

ST_6: empty_41 (129)  [1/1] 0.00ns
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: j_2 (130)  [1/1] 0.74ns  loc: Edited/3rd/aes.c:512
.preheader:3  %j_2 = add i3 %j_1, 1

ST_6: StgValue_140 (131)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:512
.preheader:4  br i1 %exitcond, label %3, label %2

ST_6: tmp_45 (133)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:512
:0  %tmp_45 = trunc i3 %j_1 to i2

ST_6: tmp_2 (134)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:514
:1  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_45, i2 0)

ST_6: tmp_2_cast (135)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:514
:2  %tmp_2_cast = zext i4 %tmp_2 to i32

ST_6: ret_addr_1 (136)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:514
:3  %ret_addr_1 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_2_cast

ST_6: ret_load (137)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:514
:4  %ret_load = load i32* %ret_addr_1, align 4

ST_6: tmp_4 (140)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:515
:7  %tmp_4 = or i4 %tmp_2, 1

ST_6: tmp_4_cast (141)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:515
:8  %tmp_4_cast = zext i4 %tmp_4 to i32

ST_6: ret_addr_2 (142)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:515
:9  %ret_addr_2 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_4_cast

ST_6: ret_load_2 (143)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:515
:10  %ret_load_2 = load i32* %ret_addr_2, align 4

ST_6: StgValue_150 (160)  [1/1] 0.00ns
:0  ret void


 <State 7>: 2.47ns
ST_7: ret_load (137)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:514
:4  %ret_load = load i32* %ret_addr_1, align 4

ST_7: statemt_addr_2 (138)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:514
:5  %statemt_addr_2 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_2_cast

ST_7: StgValue_153 (139)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:514
:6  store i32 %ret_load, i32* %statemt_addr_2, align 4

ST_7: ret_load_2 (143)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:515
:10  %ret_load_2 = load i32* %ret_addr_2, align 4

ST_7: statemt_addr_3 (144)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:515
:11  %statemt_addr_3 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_4_cast

ST_7: StgValue_156 (145)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:515
:12  store i32 %ret_load_2, i32* %statemt_addr_3, align 4

ST_7: tmp_12 (146)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:516
:13  %tmp_12 = or i4 %tmp_2, 2

ST_7: tmp_12_cast (147)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:516
:14  %tmp_12_cast = zext i4 %tmp_12 to i32

ST_7: ret_addr_3 (148)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:516
:15  %ret_addr_3 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_12_cast

ST_7: ret_load_3 (149)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:516
:16  %ret_load_3 = load i32* %ret_addr_3, align 4

ST_7: tmp_13 (152)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:517
:19  %tmp_13 = or i4 %tmp_2, 3

ST_7: tmp_13_cast (153)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:517
:20  %tmp_13_cast = zext i4 %tmp_13 to i32

ST_7: ret_addr_4 (154)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:517
:21  %ret_addr_4 = getelementptr inbounds [32 x i32]* %ret, i32 0, i32 %tmp_13_cast

ST_7: ret_load_4 (155)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:517
:22  %ret_load_4 = load i32* %ret_addr_4, align 4


 <State 8>: 2.47ns
ST_8: ret_load_3 (149)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:516
:16  %ret_load_3 = load i32* %ret_addr_3, align 4

ST_8: statemt_addr_4 (150)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:516
:17  %statemt_addr_4 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_12_cast

ST_8: StgValue_167 (151)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:516
:18  store i32 %ret_load_3, i32* %statemt_addr_4, align 4

ST_8: ret_load_4 (155)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:517
:22  %ret_load_4 = load i32* %ret_addr_4, align 4

ST_8: statemt_addr_5 (156)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:517
:23  %statemt_addr_5 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_13_cast

ST_8: StgValue_170 (157)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:517
:24  store i32 %ret_load_4, i32* %statemt_addr_5, align 4

ST_8: StgValue_171 (158)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:512
:25  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Edited/3rd/aes.c:462) [9]  (0.427 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Edited/3rd/aes.c:462) [9]  (0 ns)
	'add' operation ('tmp_14', Edited/3rd/aes.c:473) [47]  (0.754 ns)
	'add' operation ('tmp_34', Edited/3rd/aes.c:485) [52]  (0.825 ns)
	'getelementptr' operation ('worda_addr_1', Edited/3rd/aes.c:485) [54]  (0 ns)
	'load' operation ('worda_load_1', Edited/3rd/aes.c:485) on array 'worda' [80]  (1.24 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'add' operation ('tmp_36', Edited/3rd/aes.c:509) [58]  (0.86 ns)
	'getelementptr' operation ('worda_addr_3', Edited/3rd/aes.c:509) [60]  (0 ns)
	'load' operation ('worda_load_3', Edited/3rd/aes.c:509) on array 'worda' [117]  (1.24 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'load' operation ('x', Edited/3rd/aes.c:473) on array 'statemt' [42]  (1.24 ns)
	'xor' operation ('x', Edited/3rd/aes.c:480) [74]  (0.051 ns)
	'icmp' operation ('tmp_19', Edited/3rd/aes.c:481) [77]  (0.598 ns)
	'select' operation ('storemerge8_v', Edited/3rd/aes.c:481) [79]  (0 ns)
	'xor' operation ('tmp6', Edited/3rd/aes.c:485) [82]  (0.081 ns)
	'xor' operation ('tmp5', Edited/3rd/aes.c:485) [83]  (0 ns)
	'xor' operation ('tmp_21', Edited/3rd/aes.c:485) [84]  (0.051 ns)
	'store' operation (Edited/3rd/aes.c:485) of variable 'tmp_21', Edited/3rd/aes.c:485 on array 'ret', Edited/3rd/aes.c:459 [85]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('ret_addr_6', Edited/3rd/aes.c:488) [86]  (0 ns)
	'store' operation (Edited/3rd/aes.c:497) of variable 'tmp_27', Edited/3rd/aes.c:497 on array 'ret', Edited/3rd/aes.c:459 [104]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Edited/3rd/aes.c:512) [127]  (0 ns)
	'or' operation ('tmp_4', Edited/3rd/aes.c:515) [140]  (0 ns)
	'getelementptr' operation ('ret_addr_2', Edited/3rd/aes.c:515) [142]  (0 ns)
	'load' operation ('ret_load_2', Edited/3rd/aes.c:515) on array 'ret', Edited/3rd/aes.c:459 [143]  (1.24 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'load' operation ('ret_load', Edited/3rd/aes.c:514) on array 'ret', Edited/3rd/aes.c:459 [137]  (1.24 ns)
	'store' operation (Edited/3rd/aes.c:514) of variable 'ret_load', Edited/3rd/aes.c:514 on array 'statemt' [139]  (1.24 ns)

 <State 8>: 2.47ns
The critical path consists of the following:
	'load' operation ('ret_load_3', Edited/3rd/aes.c:516) on array 'ret', Edited/3rd/aes.c:459 [149]  (1.24 ns)
	'store' operation (Edited/3rd/aes.c:516) of variable 'ret_load_3', Edited/3rd/aes.c:516 on array 'statemt' [151]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
