---
title: å¿œç”¨ç·¨ã€€ç¬¬2ç« ã€€é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ 
---

---

# âš¡ å¿œç”¨ç·¨ ç¬¬2ç«  : é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹
**Applied Chapter 2 : High Voltage Devices**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter2_high_voltage_devices/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter2_high_voltage_devices) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€SoCã‚„ã‚¢ãƒŠãƒ­ã‚°æ··è¼‰LSIã«ãŠã„ã¦ä¸å¯æ¬ ãª  
**é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ï¼ˆHigh Voltage Devicesï¼‰** ã®æ§‹é€ ã¨è¨­è¨ˆæŠ€è¡“ã«ã¤ã„ã¦å­¦ã³ã¾ã™ã€‚  
ä»£è¡¨çš„ãªãƒ‡ãƒã‚¤ã‚¹ã«ã¯ã€**HV-CMOSï¼ˆHigh Voltage CMOSï¼‰** ã‚„ **LDMOSï¼ˆLateral Diffused MOSï¼‰** ãŒã‚ã‚Šã€  
é€šå¸¸ã®CMOSã«æ¯”ã¹ã¦ **é«˜é›»åœ§å°åŠ ã¸ã®è€æ€§** ã‚’æŒã¡ã€ä»¥ä¸‹ã®ã‚ˆã†ãªç”¨é€”ã«æ´»ç”¨ã•ã‚Œã¾ã™ï¼š

- **ãƒ‘ãƒ¯ãƒ¼åˆ¶å¾¡ï½œPower Control**
- **ã‚»ãƒ³ã‚µå…¥åŠ›ï½œSensor Interface**
- **é«˜é›»åœ§é§†å‹•ï½œLevel Shifting / Driver**

è¨­è¨ˆã«ãŠã„ã¦ã¯ã€**é›»ç•Œé›†ä¸­ã®ç·©å’Œãƒ»å¯„ç”Ÿç´ å­ã®æŠ‘åˆ¶ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæœ€é©åŒ–** ã¨ã„ã£ãŸ  
å¾®ç´°ã‹ã¤é«˜ä¿¡é ¼æ€§ãŒè¦æ±‚ã•ã‚Œã‚‹ãƒã‚¦ãƒã‚¦ãŒé‡è¦ã§ã™ã€‚

> This chapter covers **device structures and layout design** for HV-CMOS and LDMOS,  
> essential for power interface, sensor input, and high-voltage driver circuits in SoC and analog LSI.

---

## ğŸ—‚ï¸ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ğŸ“„ ãƒ•ã‚¡ã‚¤ãƒ«åï½œFilename | ğŸ“˜ å†…å®¹æ¦‚è¦ï½œDescription | âš¡ è€åœ§ç¯„å›²ï½œVoltage Rating |
|----------------------------|-------------------------------------------------------------|---------------------------|
| [`hvcmos.md`](./hvcmos.md) | **HV-CMOSè¨­è¨ˆ**ï¼šæ¨™æº–CMOSã¨ã®äº’æ›æ€§ã‚’ç¶­æŒã—ãŸé«˜è€åœ§æŠ€è¡“<br>*HV-CMOS Design â€“ CMOS-compatible high-voltage integration* | ç´„10Vã€œ40V<br>*~10V to 40V* |
| [`ldmos.md`](./ldmos.md) | **LDMOSæ§‹é€ ã¨å‹•ä½œ**ï¼šé«˜é›»åœ§ãƒ»é«˜é›»æµç”¨é€”ã®åŸºæœ¬æ§‹é€ ã¨ãƒ‰ãƒªãƒ•ãƒˆé ˜åŸŸè¨­è¨ˆ<br>*LDMOS Devices â€“ High-voltage/high-current MOS with lateral drift extension* | ç´„20Vã€œ100Vä»¥ä¸Š<br>*~20V to 100V+* |
| [`junction_isolation.md`](./junction_isolation.md) | **æ¥åˆçµ¶ç¸æŠ€è¡“**ï¼šå¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã¨ãƒªãƒ¼ã‚¯é˜²æ­¢ã®ãŸã‚ã®çµ¶ç¸æ§‹é€ <br>*Junction Isolation â€“ Structure and biasing against latch-up and leakage* | â€• |
| [`dvdt.md`](./dvdt.md) | **dv/dtè€æ€§ã¨ãƒ‡ãƒã‚¤ã‚¹ç ´å£Š**ï¼šæ€¥å³»ãªé›»åœ§å¤‰åŒ–ã«ã‚ˆã‚‹é›»ç•Œç ´å£Šã¨ãã®å¯¾ç­–<br>*dv/dt Immunity â€“ Prevention of avalanche breakdown by transient voltage* | â€• |
| [`layout_rules.md`](./layout_rules.md) | **é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå·¥å¤«**ï¼šã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã‚„CMPãƒ€ãƒŸãƒ¼ã®é…ç½®ãƒ«ãƒ¼ãƒ«<br>*Layout Guidelines â€“ Guard rings, dummy fills, and reliability-aware layout* | â€• |
| [`driver_ic.md`](./driver_ic.md) | **ãƒ‰ãƒ©ã‚¤ãƒãƒ¼IC**ï¼šé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹é§†å‹•ã®å½¹å‰²ã€ãƒ—ãƒ­ã‚»ã‚¹/ãƒ‡ãƒã‚¤ã‚¹é¸æŠã€å„ç¨®ä¿è­·æ©Ÿèƒ½<br>*Driver IC â€“ Roles, process & device options, protections (UVLO, OCP, OTP), system-level safety* | â€• |
| [`lcd_driver.md`](./lcd_driver.md) | **æ¶²æ™¶ãƒ‘ãƒãƒ«ç”¨ãƒ‰ãƒ©ã‚¤ãƒãƒ¼ICä»•æ§˜æ›¸**ï¼šé›»æºãƒ»å…¥å‡ºåŠ›ãƒ»Î³è£œæ­£ãƒ»æ¸©åº¦è£œå„Ÿãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»ç”»ç´ å›è·¯<br>*LCD Panel Driver IC â€“ Concept model: power rails, I/Os, gamma reference, temp compensation, timing, pixel circuit* | â€• |

---

## ğŸ¯ å¯¾è±¡èª­è€…ï½œTarget Audience

- ğŸ“ **é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã®åŸºç¤æ§‹é€ ã¨å¿œç”¨ä¾‹ã‚’ç†è§£ã—ãŸã„åˆå­¦è€…**  
  *Beginners seeking fundamental understanding of HV devices*

- ğŸ‘¨â€ğŸ”§ **ã‚¢ãƒŠãƒ­ã‚°æ··è¼‰è¨­è¨ˆã‚„PMICé–‹ç™ºã«é–¢å¿ƒã®ã‚ã‚‹è‹¥æ‰‹æŠ€è¡“è€…**  
  *Junior engineers working on analog/mixed-signal or PMIC*

- ğŸ”Œ **ã‚»ãƒ³ã‚µå…¥åŠ›ãƒ»é›»æºãƒ»é§†å‹•å›è·¯ãªã©ã®I/Oè¨­è¨ˆæ‹…å½“è€…**  
  *Designers involved in sensor, power, and driver I/O circuits*

---

## ğŸ¯ æœ¬ç« ã®åˆ°é”ç›®æ¨™ï½œLearning Objectives

| âœ… åˆ°é”ç›®æ¨™ï½œObjectives | èª¬æ˜ï½œDetails |
|---------------------------|----------------|
| HV-CMOS / LDMOSã®æ§‹é€ ç†è§£<br>Understand HV-CMOS and LDMOS | å‹•ä½œåŸç†ã¨æ§‹é€ ã®é•ã„ã‚’æŠŠæ¡ã—ã€ç”¨é€”ã”ã¨ã®é¸æŠãŒå¯èƒ½ã¨ãªã‚‹ |
| å¯„ç”Ÿç´ å­ã¨çµ¶ç¸è¨­è¨ˆã®ç¿’å¾—<br>Design against parasitic effects | ã‚µãƒ–ã‚¹ãƒˆãƒ¬ãƒ¼ãƒˆã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ã‚„ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ã®å›é¿æ–¹æ³•ã‚’ç†è§£ |
| è€åœ§ã¨ä¿¡é ¼æ€§ç¢ºä¿ã®å®Ÿè£…æŠ€è¡“<br>Reliability-aware HV design | dv/dtç ´å£Šã‚„ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæœ€é©åŒ–ã«ã‚ˆã‚‹è£½å“æ­©ç•™ã¾ã‚Šå‘ä¸Š |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](../d_chapter2_high_voltage_devices/README.md)  
  **ç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥**  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*

- [`hvcmos.md`](./hvcmos.md)  
  **CMOSãƒ—ãƒ­ã‚»ã‚¹äº’æ›ã§ã®é«˜è€åœ§åŒ–æŠ€è¡“**  
  *High-voltage CMOS with process compatibility*

- [`ldmos.md`](./ldmos.md)  
  **LDMOSã«ã‚ˆã‚‹é«˜é›»æµå¯¾å¿œæŠ€è¡“**  
  *LDMOS for high-current, high-voltage applications*

- [`junction_isolation.md`](./junction_isolation.md)  
  **å¯„ç”Ÿç´ å­ã‚’é˜²ãçµ¶ç¸è¨­è¨ˆ**  
  *Isolation to prevent parasitic transistors*

- [`layout_rules.md`](./layout_rules.md)  
  **CMPã¨ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã®æœ€é©è¨­è¨ˆæŒ‡é‡**  
  *CMP-aware layout and guard ring design*

- [chapter5_soc_design_flow](../chapter5_soc_design_flow/)  
  **SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨é«˜è€åœ§ãƒ–ãƒ­ãƒƒã‚¯çµ±åˆ**  
  *SoC design flow with HV IP block integration*

---

## ğŸ å‚™è€ƒï½œNote

- æœ¬ç« ã¯ **Edusemi å¿œç”¨ç·¨** ã®ä¸€éƒ¨ã§ã‚ã‚Šã€**é«˜ä¿¡é ¼ãƒ»å®Ÿè£…æŒ‡å‘**ã®æ•™è‚²ã‚’é‡è¦–ã—ã¦ã„ã¾ã™ã€‚  
  *This chapter is part of Edusemi Advanced Edition, focused on reliability-aware, implementation-level education.*

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
