//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Fri Apr 18 20:08:07 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:3058
<Numbers of Endpoints Analyzed>:1446
<Numbers of Falling Endpoints>:118
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period    Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ========= =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037    27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   100.000   10.000MHz   0.000   50.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   50.000    20.000MHz   0.000   25.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                 Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================== ============= ============== ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk    60.000(MHz)   65.986(MHz)    9       TOP     
  2     clk2/rpll_inst/CLKOUTD.default_gen_clk   10.000(MHz)   154.538(MHz)   3       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                  From Node                                To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ========================================= ===================================== =========================================== =========================================== ========== ============ ============ 
  1             1.512        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_14_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.111      
  2             1.512        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_22_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.111      
  3             1.517        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_10_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.107      
  4             1.564        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_11_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.060      
  5             1.564        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_12_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.060      
  6             1.564        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_13_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.060      
  7             1.564        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_17_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.060      
  8             1.568        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_9_s0/CE                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.055      
  9             1.568        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_19_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.055      
  10            1.568        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_21_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.055      
  11            1.583        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_6_s0/CE                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.040      
  12            1.583        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_8_s0/CE                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.040      
  13            1.583        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_15_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.040      
  14            1.583        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_18_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.040      
  15            1.583        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_20_s0/CE                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.040      
  16            1.641        initialize/qpi_on_s4/Q                    initialize/PSRAM_com/counter_3_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.311       
  17            1.641        initialize/qpi_on_s4/Q                    initialize/PSRAM_com/counter_4_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.311       
  18            1.664        read_write_1_s1/Q                         initialize/PSRAM_com/n513_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.645       
  19            1.664        read_write_1_s1/Q                         initialize/PSRAM_com/n475_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.645       
  20            1.664        read_write_1_s1/Q                         initialize/PSRAM_com/n474_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.645       
  21            1.664        read_write_1_s1/Q                         initialize/PSRAM_com/n473_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.645       
  22            1.674        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   i_pivot_16_s0/CE                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        14.950      
  23            1.674        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   i_pivot_17_s0/CE                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        14.950      
  24            1.692        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_18_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        14.574      
  25            1.698        initialize/qpi_on_s4/Q                    initialize/PSRAM_com/ended_s2/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.611       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                         To Node                                       From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.570        debuttonA/sync_button_debounced/resync_3_s0/Q   debuttonA/sync_button_debounced/button_once_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  2             0.570        debuttonA/sync_button_debounced/resync_0_s0/Q   debuttonA/sync_button_debounced/resync_1_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  3             0.570        UART1/buffer[8]_0_s0/Q                          UART1/samples_before_8_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        UART1/buffer[8]_6_s0/Q                          UART1/samples_before_14_s0/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[4]_3_s0/Q                          UART1/samples_after_19_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.571        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  7             0.571        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  8             0.571        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  9             0.572        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  10            0.573        UART1/dataIn_5_s0/Q                             UART1/dataIn_4_s0/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.573       
  11            0.582        debuttonA/deb_button/shift_0_s0/Q               debuttonA/deb_button/shift_1_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  12            0.582        debuttonA/deb_button/shift_1_s0/Q               debuttonA/deb_button/shift_2_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  13            0.708        PP_post_process/buffer_select_s2/Q              PP_post_process/buffer_select_s2/D                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  14            0.708        UART1/rxCounter_3_s1/Q                          UART1/rxCounter_3_s1/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  15            0.708        UART1/txCounter_10_s2/Q                         UART1/txCounter_10_s2/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  16            0.708        initialize/timer_0_s1/Q                         initialize/timer_0_s1/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  17            0.708        initialize/step_0_s2/Q                          initialize/step_0_s2/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  18            0.708        n1813_s1/Q                                      n1813_s1/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        led_rgb_2_s3/Q                                  led_rgb_2_s3/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        led_rgb_1_s2/Q                                  led_rgb_1_s2/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        led_rgb_0_s2/Q                                  led_rgb_0_s2/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        bypass_s0/Q                                     bypass_s0/D                                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        buttons_pressed_1_s0/Q                          buttons_pressed_1_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        address_acq_5_s0/Q                              address_acq_5_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        address_acq_17_s0/Q                             address_acq_17_s0/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             12.590       rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        4.033       
  2             12.590       rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        4.033       
  3             12.590       rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        4.033       
  4             12.590       rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        4.033       
  5             12.595       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        4.028       
  6             13.559       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.064       
  7             13.559       rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.064       
  8             13.559       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.064       
  9             13.559       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.064       
  10            13.559       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.064       
  11            13.564       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.059       
  12            13.564       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        3.059       
  13            14.052       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.572       
  14            14.052       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.572       
  15            14.058       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.566       
  16            14.681       rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  17            14.681       rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  18            14.681       rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  19            14.681       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  20            14.681       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  21            14.681       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       
  22            14.681       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.943       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             1.110        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  2             1.110        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  3             1.110        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  4             1.110        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  5             1.110        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  6             1.110        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  7             1.110        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.125       
  8             1.457        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.472       
  9             1.460        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.475       
  10            1.460        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.475       
  11            1.728        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.743       
  12            1.728        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.743       
  13            1.732        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.747       
  14            1.732        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.747       
  15            1.732        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.747       
  16            1.732        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.747       
  17            1.732        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.747       
  18            2.256        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        2.271       
  19            2.260        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        2.275       
  20            2.260        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        2.275       
  21            2.260        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        2.275       
  22            2.260        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        2.275       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                             Objects            
 ======== ======= ============== ================ ================= ======================================= ============================= 
  1        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0               
  2        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                
  3        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1819_s0                     
  4        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1827_s0                     
  5        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                    
  6        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0            
  7        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_1_s0     
  8        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/step_2_s2         
  9        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   ADC_submodule/sent_once_s0   
  10       7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   ADC_submodule/adc_data_0_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.512
Data Arrival Time : 16.911
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.911   1.220   tNET   RR   1        R9C13[0][A]   address_PP_14_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C13[0][A]   address_PP_14_s0/CLK                   
  18.423   -0.043   tSu         1        R9C13[0][A]   address_PP_14_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.302%, 
                    route: 7.072 46.802%, 
                    tC2Q: 3.460 22.897%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 1.512
Data Arrival Time : 16.911
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.911   1.220   tNET   RR   1        R9C13[2][A]   address_PP_22_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C13[2][A]   address_PP_22_s0/CLK                   
  18.423   -0.043   tSu         1        R9C13[2][A]   address_PP_22_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.302%, 
                    route: 7.072 46.802%, 
                    tC2Q: 3.460 22.897%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 1.517
Data Arrival Time : 16.907
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.907   1.216   tNET   RR   1        R9C12[0][B]   address_PP_10_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C12[0][B]   address_PP_10_s0/CLK                   
  18.423   -0.043   tSu         1        R9C12[0][B]   address_PP_10_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.311%, 
                    route: 7.068 46.785%, 
                    tC2Q: 3.460 22.904%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 1.564
Data Arrival Time : 16.860
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======= ====== ==== ======== ============== ========================================= 
  0.000    0.000                                       active clock edge time                   
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]     n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]     n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]     n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]     n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]     n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]     n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]     n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]     n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]     n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]     n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]     n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]     n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]     n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]     n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]     n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]     n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]     n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]     n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]     n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]     n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]     n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]     n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]     n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]     n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]     n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]     n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]     address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]     address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]    address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]    address_PP_22_s4/F                       
  16.860   1.168   tNET   RR   1        R10C11[2][B]   address_PP_11_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C11[2][B]   address_PP_11_s0/CLK                   
  18.423   -0.043   tSu         1        R10C11[2][B]   address_PP_11_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.406%, 
                    route: 7.021 46.619%, 
                    tC2Q: 3.460 22.975%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 1.564
Data Arrival Time : 16.860
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======= ====== ==== ======== ============== ========================================= 
  0.000    0.000                                       active clock edge time                   
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]     n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]     n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]     n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]     n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]     n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]     n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]     n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]     n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]     n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]     n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]     n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]     n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]     n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]     n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]     n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]     n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]     n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]     n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]     n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]     n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]     n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]     n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]     n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]     n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]     n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]     n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]     address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]     address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]    address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]    address_PP_22_s4/F                       
  16.860   1.168   tNET   RR   1        R10C11[0][A]   address_PP_12_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C11[0][A]   address_PP_12_s0/CLK                   
  18.423   -0.043   tSu         1        R10C11[0][A]   address_PP_12_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.406%, 
                    route: 7.021 46.619%, 
                    tC2Q: 3.460 22.975%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 1.564
Data Arrival Time : 16.860
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======= ====== ==== ======== ============== ========================================= 
  0.000    0.000                                       active clock edge time                   
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]     n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]     n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]     n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]     n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]     n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]     n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]     n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]     n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]     n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]     n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]     n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]     n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]     n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]     n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]     n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]     n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]     n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]     n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]     n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]     n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]     n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]     n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]     n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]     n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]     n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]     n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]     address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]     address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]    address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]    address_PP_22_s4/F                       
  16.860   1.168   tNET   RR   1        R10C11[0][B]   address_PP_13_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C11[0][B]   address_PP_13_s0/CLK                   
  18.423   -0.043   tSu         1        R10C11[0][B]   address_PP_13_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.406%, 
                    route: 7.021 46.619%, 
                    tC2Q: 3.460 22.975%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 1.564
Data Arrival Time : 16.860
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======== ======= ====== ==== ======== ============== ========================================= 
  0.000    0.000                                       active clock edge time                   
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]    fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]     n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]     n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]     n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]     n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]     n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]     n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]     n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]     n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]     n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]     n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]     n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]     n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]     n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]     n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]     n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]     n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]     n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]     n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]     n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]     n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]     n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]     n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]     n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]     n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]     n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]     n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]     address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]     address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]    address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]    address_PP_22_s4/F                       
  16.860   1.168   tNET   RR   1        R10C11[2][A]   address_PP_17_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C11[2][A]   address_PP_17_s0/CLK                   
  18.423   -0.043   tSu         1        R10C11[2][A]   address_PP_17_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.406%, 
                    route: 7.021 46.619%, 
                    tC2Q: 3.460 22.975%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 1.568
Data Arrival Time : 16.855
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.855   1.164   tNET   RR   1        R7C12[1][A]   address_PP_9_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R7C12[1][A]   address_PP_9_s0/CLK                    
  18.423   -0.043   tSu         1        R7C12[1][A]   address_PP_9_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.415%, 
                    route: 7.016 46.602%, 
                    tC2Q: 3.460 22.982%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.568
Data Arrival Time : 16.855
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.855   1.164   tNET   RR   1        R7C12[1][B]   address_PP_19_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R7C12[1][B]   address_PP_19_s0/CLK                   
  18.423   -0.043   tSu         1        R7C12[1][B]   address_PP_19_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.415%, 
                    route: 7.016 46.602%, 
                    tC2Q: 3.460 22.982%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 1.568
Data Arrival Time : 16.855
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.855   1.164   tNET   RR   1        R9C11[2][B]   address_PP_21_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C11[2][B]   address_PP_21_s0/CLK                   
  18.423   -0.043   tSu         1        R9C11[2][B]   address_PP_21_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.415%, 
                    route: 7.016 46.602%, 
                    tC2Q: 3.460 22.982%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 1.583
Data Arrival Time : 16.840
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.840   1.149   tNET   RR   1        R8C11[1][B]   address_PP_6_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[1][B]   address_PP_6_s0/CLK                    
  18.423   -0.043   tSu         1        R8C11[1][B]   address_PP_6_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.445%, 
                    route: 7.001 46.551%, 
                    tC2Q: 3.460 23.005%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 1.583
Data Arrival Time : 16.840
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.840   1.149   tNET   RR   1        R8C11[0][A]   address_PP_8_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[0][A]   address_PP_8_s0/CLK                    
  18.423   -0.043   tSu         1        R8C11[0][A]   address_PP_8_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.445%, 
                    route: 7.001 46.551%, 
                    tC2Q: 3.460 23.005%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 1.583
Data Arrival Time : 16.840
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.840   1.149   tNET   RR   1        R8C11[2][A]   address_PP_15_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[2][A]   address_PP_15_s0/CLK                   
  18.423   -0.043   tSu         1        R8C11[2][A]   address_PP_15_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.445%, 
                    route: 7.001 46.551%, 
                    tC2Q: 3.460 23.005%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 1.583
Data Arrival Time : 16.840
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.840   1.149   tNET   RR   1        R8C11[1][A]   address_PP_18_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[1][A]   address_PP_18_s0/CLK                   
  18.423   -0.043   tSu         1        R8C11[1][A]   address_PP_18_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.445%, 
                    route: 7.001 46.551%, 
                    tC2Q: 3.460 23.005%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.583
Data Arrival Time : 16.840
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  15.066   0.980   tNET   FF   1        R5C11[3][A]   address_PP_22_s4/I1                      
  15.691   0.625   tINS   FR   22       R5C11[3][A]   address_PP_22_s4/F                       
  16.840   1.149   tNET   RR   1        R8C11[0][B]   address_PP_20_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[0][B]   address_PP_20_s0/CLK                   
  18.423   -0.043   tSu         1        R8C11[0][B]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.579 30.445%, 
                    route: 7.001 46.551%, 
                    tC2Q: 3.460 23.005%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 1.641
Data Arrival Time : 8.111
Data Required Time: 9.752
From              : qpi_on_s4
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C16[2][A]   initialize/qpi_on_s4/CLK               
  2.258   0.458   tC2Q   RF   15       R3C16[2][A]   initialize/qpi_on_s4/Q                 
  2.610   0.351   tNET   FF   1        R3C16[2][B]   initialize/PSRAM_com/n392_s2/I3        
  3.642   1.032   tINS   FF   8        R3C16[2][B]   initialize/PSRAM_com/n392_s2/F         
  4.946   1.304   tNET   FF   1        R4C19[3][A]   initialize/PSRAM_com/n413_s3/I3        
  5.768   0.822   tINS   FF   2        R4C19[3][A]   initialize/PSRAM_com/n413_s3/F         
  5.779   0.011   tNET   FF   1        R4C19[2][B]   initialize/PSRAM_com/n409_s4/I1        
  6.581   0.802   tINS   FR   6        R4C19[2][B]   initialize/PSRAM_com/n409_s4/F         
  7.012   0.431   tNET   RR   1        R4C18[1][A]   initialize/PSRAM_com/n412_s1/I0        
  8.111   1.099   tINS   RF   1        R4C18[1][A]   initialize/PSRAM_com/n412_s1/F         
  8.111   0.000   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/counter_3_s0/CLK  
  9.752    -0.400   tSu         1        R4C18[1][A]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.755 59.502%, 
                    route: 2.097 33.235%, 
                    tC2Q: 0.458 7.263%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path17						
Path Summary:
Slack             : 1.641
Data Arrival Time : 8.111
Data Required Time: 9.752
From              : qpi_on_s4
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C16[2][A]   initialize/qpi_on_s4/CLK               
  2.258   0.458   tC2Q   RF   15       R3C16[2][A]   initialize/qpi_on_s4/Q                 
  2.610   0.351   tNET   FF   1        R3C16[2][B]   initialize/PSRAM_com/n392_s2/I3        
  3.642   1.032   tINS   FF   8        R3C16[2][B]   initialize/PSRAM_com/n392_s2/F         
  4.946   1.304   tNET   FF   1        R4C19[3][A]   initialize/PSRAM_com/n413_s3/I3        
  5.768   0.822   tINS   FF   2        R4C19[3][A]   initialize/PSRAM_com/n413_s3/F         
  5.779   0.011   tNET   FF   1        R4C19[2][B]   initialize/PSRAM_com/n409_s4/I1        
  6.581   0.802   tINS   FR   6        R4C19[2][B]   initialize/PSRAM_com/n409_s4/F         
  7.012   0.431   tNET   RR   1        R4C18[0][A]   initialize/PSRAM_com/n411_s1/I2        
  8.111   1.099   tINS   RF   1        R4C18[0][A]   initialize/PSRAM_com/n411_s1/F         
  8.111   0.000   tNET   FF   1        R4C18[0][A]   initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C18[0][A]   initialize/PSRAM_com/counter_4_s0/CLK  
  9.752    -0.400   tSu         1        R4C18[0][A]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.755 59.502%, 
                    route: 2.097 33.235%, 
                    tC2Q: 0.458 7.263%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path18						
Path Summary:
Slack             : 1.664
Data Arrival Time : 8.445
Data Required Time: 10.108
From              : read_write_1_s1
To                : n513_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R2C15[2][B]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   5        R2C15[2][B]   read_write_1_s1/Q                      
  3.893   1.635   tNET   FF   1        R7C19[2][B]   initialize/PSRAM_com/n500_s11/I1       
  4.519   0.626   tINS   FF   5        R7C19[2][B]   initialize/PSRAM_com/n500_s11/F        
  4.530   0.011   tNET   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/I3        
  5.562   1.032   tINS   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/F         
  5.567   0.005   tNET   FF   1        R7C19[2][A]   initialize/PSRAM_com/n512_s0/I2        
  6.666   1.099   tINS   FF   2        R7C19[2][A]   initialize/PSRAM_com/n512_s0/F         
  7.476   0.810   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/n495_s0/I3        
  8.101   0.625   tINS   FR   4        R5C18[0][B]   initialize/PSRAM_com/n495_s0/F         
  8.445   0.344   tNET   RR   1        R5C18[2][B]   initialize/PSRAM_com/n513_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n513_s0/CLK       
  10.108   -0.043   tSu         1        R5C18[2][B]   initialize/PSRAM_com/n513_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.382 50.896%, 
                    route: 2.805 42.206%, 
                    tC2Q: 0.458 6.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path19						
Path Summary:
Slack             : 1.664
Data Arrival Time : 8.445
Data Required Time: 10.108
From              : read_write_1_s1
To                : n475_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R2C15[2][B]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   5        R2C15[2][B]   read_write_1_s1/Q                      
  3.893   1.635   tNET   FF   1        R7C19[2][B]   initialize/PSRAM_com/n500_s11/I1       
  4.519   0.626   tINS   FF   5        R7C19[2][B]   initialize/PSRAM_com/n500_s11/F        
  4.530   0.011   tNET   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/I3        
  5.562   1.032   tINS   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/F         
  5.567   0.005   tNET   FF   1        R7C19[2][A]   initialize/PSRAM_com/n512_s0/I2        
  6.666   1.099   tINS   FF   2        R7C19[2][A]   initialize/PSRAM_com/n512_s0/F         
  7.476   0.810   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/n495_s0/I3        
  8.101   0.625   tINS   FR   4        R5C18[0][B]   initialize/PSRAM_com/n495_s0/F         
  8.445   0.344   tNET   RR   1        R5C18[1][A]   initialize/PSRAM_com/n475_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R5C18[1][A]   initialize/PSRAM_com/n475_s0/CLK       
  10.108   -0.043   tSu         1        R5C18[1][A]   initialize/PSRAM_com/n475_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.382 50.896%, 
                    route: 2.805 42.206%, 
                    tC2Q: 0.458 6.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path20						
Path Summary:
Slack             : 1.664
Data Arrival Time : 8.445
Data Required Time: 10.108
From              : read_write_1_s1
To                : n474_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R2C15[2][B]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   5        R2C15[2][B]   read_write_1_s1/Q                      
  3.893   1.635   tNET   FF   1        R7C19[2][B]   initialize/PSRAM_com/n500_s11/I1       
  4.519   0.626   tINS   FF   5        R7C19[2][B]   initialize/PSRAM_com/n500_s11/F        
  4.530   0.011   tNET   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/I3        
  5.562   1.032   tINS   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/F         
  5.567   0.005   tNET   FF   1        R7C19[2][A]   initialize/PSRAM_com/n512_s0/I2        
  6.666   1.099   tINS   FF   2        R7C19[2][A]   initialize/PSRAM_com/n512_s0/F         
  7.476   0.810   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/n495_s0/I3        
  8.101   0.625   tINS   FR   4        R5C18[0][B]   initialize/PSRAM_com/n495_s0/F         
  8.445   0.344   tNET   RR   1        R5C18[1][B]   initialize/PSRAM_com/n474_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R5C18[1][B]   initialize/PSRAM_com/n474_s0/CLK       
  10.108   -0.043   tSu         1        R5C18[1][B]   initialize/PSRAM_com/n474_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.382 50.896%, 
                    route: 2.805 42.206%, 
                    tC2Q: 0.458 6.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path21						
Path Summary:
Slack             : 1.664
Data Arrival Time : 8.445
Data Required Time: 10.108
From              : read_write_1_s1
To                : n473_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R2C15[2][B]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   5        R2C15[2][B]   read_write_1_s1/Q                      
  3.893   1.635   tNET   FF   1        R7C19[2][B]   initialize/PSRAM_com/n500_s11/I1       
  4.519   0.626   tINS   FF   5        R7C19[2][B]   initialize/PSRAM_com/n500_s11/F        
  4.530   0.011   tNET   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/I3        
  5.562   1.032   tINS   FF   1        R7C19[1][B]   initialize/PSRAM_com/n512_s2/F         
  5.567   0.005   tNET   FF   1        R7C19[2][A]   initialize/PSRAM_com/n512_s0/I2        
  6.666   1.099   tINS   FF   2        R7C19[2][A]   initialize/PSRAM_com/n512_s0/F         
  7.476   0.810   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/n495_s0/I3        
  8.101   0.625   tINS   FR   4        R5C18[0][B]   initialize/PSRAM_com/n495_s0/F         
  8.445   0.344   tNET   RR   1        R5C18[2][A]   initialize/PSRAM_com/n473_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n473_s0/CLK       
  10.108   -0.043   tSu         1        R5C18[2][A]   initialize/PSRAM_com/n473_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.382 50.896%, 
                    route: 2.805 42.206%, 
                    tC2Q: 0.458 6.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path22						
Path Summary:
Slack             : 1.674
Data Arrival Time : 16.750
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : i_pivot_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  14.097   0.011   tNET   FF   1        R5C9[3][A]    i_pivot_21_s5/I0                         
  15.123   1.026   tINS   FR   23       R5C9[3][A]    i_pivot_21_s5/F                          
  16.750   1.627   tNET   RR   1        R3C10[0][B]   i_pivot_16_s0/CE                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R3C10[0][B]   i_pivot_16_s0/CLK                      
  18.423   -0.043   tSu         1        R3C10[0][B]   i_pivot_16_s0                          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.980 33.312%, 
                    route: 6.510 43.544%, 
                    tC2Q: 3.460 23.144%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 1.674
Data Arrival Time : 16.750
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : i_pivot_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.264   1.306   tNET   FF   1        R5C9[3][B]    address_PP_22_s6/I0                      
  14.086   0.822   tINS   FF   2        R5C9[3][B]    address_PP_22_s6/F                       
  14.097   0.011   tNET   FF   1        R5C9[3][A]    i_pivot_21_s5/I0                         
  15.123   1.026   tINS   FR   23       R5C9[3][A]    i_pivot_21_s5/F                          
  16.750   1.627   tNET   RR   1        R3C10[0][A]   i_pivot_17_s0/CE                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R3C10[0][A]   i_pivot_17_s0/CLK                      
  18.423   -0.043   tSu         1        R3C10[0][A]   i_pivot_17_s0                          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.980 33.312%, 
                    route: 6.510 43.544%, 
                    tC2Q: 3.460 23.144%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 1.692
Data Arrival Time : 16.374
Data Required Time: 18.067
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  7.042    1.782   tNET   FF   2        R7C7[1][B]    n433_s29/I1                              
  7.592    0.550   tINS   FR   1        R7C7[1][B]    n433_s29/COUT                            
  7.592    0.000   tNET   RR   2        R7C7[2][A]    n433_s30/CIN                             
  7.649    0.057   tINS   RF   1        R7C7[2][A]    n433_s30/COUT                            
  7.649    0.000   tNET   FF   2        R7C7[2][B]    n433_s31/CIN                             
  7.706    0.057   tINS   FF   1        R7C7[2][B]    n433_s31/COUT                            
  7.706    0.000   tNET   FF   2        R7C8[0][A]    n433_s32/CIN                             
  7.763    0.057   tINS   FF   1        R7C8[0][A]    n433_s32/COUT                            
  7.763    0.000   tNET   FF   2        R7C8[0][B]    n433_s33/CIN                             
  7.820    0.057   tINS   FF   1        R7C8[0][B]    n433_s33/COUT                            
  7.820    0.000   tNET   FF   2        R7C8[1][A]    n433_s34/CIN                             
  7.877    0.057   tINS   FF   1        R7C8[1][A]    n433_s34/COUT                            
  7.877    0.000   tNET   FF   2        R7C8[1][B]    n433_s35/CIN                             
  7.934    0.057   tINS   FF   1        R7C8[1][B]    n433_s35/COUT                            
  7.934    0.000   tNET   FF   2        R7C8[2][A]    n433_s36/CIN                             
  7.991    0.057   tINS   FF   1        R7C8[2][A]    n433_s36/COUT                            
  7.991    0.000   tNET   FF   2        R7C8[2][B]    n433_s37/CIN                             
  8.048    0.057   tINS   FF   1        R7C8[2][B]    n433_s37/COUT                            
  8.048    0.000   tNET   FF   2        R7C9[0][A]    n433_s38/CIN                             
  8.102    0.054   tINS   FR   1        R7C9[0][A]    n433_s38/COUT                            
  9.049    0.947   tNET   RR   1        R7C8[3][A]    n1529_s16/I1                             
  9.674    0.625   tINS   RR   1        R7C8[3][A]    n1529_s16/F                              
  10.093   0.419   tNET   RR   1        R7C7[3][A]    n1529_s13/I0                             
  10.718   0.625   tINS   RR   1        R7C7[3][A]    n1529_s13/F                              
  11.136   0.419   tNET   RR   1        R7C6[1][B]    n1529_s10/I3                             
  11.958   0.822   tINS   RF   3        R7C6[1][B]    n1529_s10/F                              
  13.429   1.470   tNET   FF   1        R5C11[3][B]   n1523_s12/I1                             
  14.055   0.626   tINS   FF   21       R5C11[3][B]   n1523_s12/F                              
  15.552   1.498   tNET   FF   1        R8C11[1][A]   n1531_s9/I1                              
  16.374   0.822   tINS   FF   1        R8C11[1][A]   n1531_s9/F                               
  16.374   0.000   tNET   FF   1        R8C11[1][A]   address_PP_18_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C11[1][A]   address_PP_18_s0/CLK                   
  18.067   -0.400   tSu         1        R8C11[1][A]   address_PP_18_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.580 31.425%, 
                    route: 6.534 44.835%, 
                    tC2Q: 3.460 23.740%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 1.698
Data Arrival Time : 8.411
Data Required Time: 10.108
From              : qpi_on_s4
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C16[2][A]   initialize/qpi_on_s4/CLK               
  2.258   0.458   tC2Q   RF   15       R3C16[2][A]   initialize/qpi_on_s4/Q                 
  2.610   0.351   tNET   FF   1        R3C16[2][B]   initialize/PSRAM_com/n392_s2/I3        
  3.642   1.032   tINS   FF   8        R3C16[2][B]   initialize/PSRAM_com/n392_s2/F         
  4.946   1.304   tNET   FF   1        R4C19[3][A]   initialize/PSRAM_com/n413_s3/I3        
  5.768   0.822   tINS   FF   2        R4C19[3][A]   initialize/PSRAM_com/n413_s3/F         
  5.779   0.011   tNET   FF   1        R4C19[2][B]   initialize/PSRAM_com/n409_s4/I1        
  6.601   0.822   tINS   FF   6        R4C19[2][B]   initialize/PSRAM_com/n409_s4/F         
  7.416   0.815   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s3/I2        
  8.041   0.625   tINS   FR   1        R3C17[3][B]   initialize/PSRAM_com/n409_s3/F         
  8.411   0.370   tNET   RR   1        R3C18[2][A]   initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R3C18[2][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.108   -0.043   tSu         1        R3C18[2][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.301 49.933%, 
                    route: 2.852 43.134%, 
                    tC2Q: 0.458 6.933%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : resync_3_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============= ================================================== 
  0.000   0.000                                      active clock edge time                            
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk             
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                             
  1.741   0.185   tNET   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/CLK   
  2.074   0.333   tC2Q   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/Q     
  2.310   0.236   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/D  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                               
  1.741   0.185   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.741   0.000   tHld        1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : resync_0_s0
To                : resync_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                            
  1.741   0.185   tNET   RR   1        R2C11[1][A]   debuttonA/sync_button_debounced/resync_0_s0/CLK  
  2.074   0.333   tC2Q   RR   1        R2C11[1][A]   debuttonA/sync_button_debounced/resync_0_s0/Q    
  2.310   0.236   tNET   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                            
  1.741   0.185   tNET   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  1.741   0.000   tHld        1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[8]_0_s0
To                : samples_before_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[2][B]   UART1/buffer[8]_0_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R2C4[2][B]   UART1/buffer[8]_0_s0/Q                 
  2.310   0.236   tNET   RR   1        R2C4[0][B]   UART1/samples_before_8_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[0][B]   UART1/samples_before_8_s0/CLK          
  1.741   0.000   tHld        1        R2C4[0][B]   UART1/samples_before_8_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[8]_6_s0
To                : samples_before_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[2][A]   UART1/buffer[8]_6_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R2C4[2][A]   UART1/buffer[8]_6_s0/Q                 
  2.310   0.236   tNET   RR   1        R2C4[0][A]   UART1/samples_before_14_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[0][A]   UART1/samples_before_14_s0/CLK         
  1.741   0.000   tHld        1        R2C4[0][A]   UART1/samples_before_14_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[4]_3_s0
To                : samples_after_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C3[0][A]   UART1/buffer[4]_3_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R8C3[0][A]   UART1/buffer[4]_3_s0/Q                 
  2.310   0.236   tNET   RR   1        R8C3[1][A]   UART1/samples_after_19_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C3[1][A]   UART1/samples_after_19_s0/CLK          
  1.741   0.000   tHld        1        R8C3[1][A]   UART1/samples_after_19_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/Q      
  2.312   0.238   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0/CLK    
  1.741   0.000   tHld        1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[1][B]   debuttonA/deb_button/shift_3_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[1][B]   debuttonA/deb_button/shift_3_s0/Q      
  2.312   0.238   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  1.741   0.000   tHld        1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/Q      
  2.312   0.238   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  1.741   0.000   tHld        1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.572
Data Arrival Time : 10.657
Data Required Time: 10.085
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556   tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.085   0.195   tNET   FF   1        R4C15[0][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  10.418   0.333   tC2Q   FR   4        R4C15[0][B]   initialize/PSRAM_com/data_out_9_s0/Q    
  10.657   0.239   tNET   RR   1        R4C15[0][A]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556   tCL    FF   633      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.085   0.195   tNET   FF   1        R4C15[0][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  10.085   0.000   tHld        1        R4C15[0][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path10						
Path Summary:
Slack             : 0.573
Data Arrival Time : 2.314
Data Required Time: 1.741
From              : dataIn_5_s0
To                : dataIn_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C4[2][B]   UART1/dataIn_5_s0/CLK                  
  2.074   0.333   tC2Q   RR   12       R4C4[2][B]   UART1/dataIn_5_s0/Q                    
  2.314   0.240   tNET   RR   1        R4C4[2][A]   UART1/dataIn_4_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C4[2][A]   UART1/dataIn_4_s0/CLK                  
  1.741   0.000   tHld        1        R4C4[2][A]   UART1/dataIn_4_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.582
Data Arrival Time : 2.323
Data Required Time: 1.741
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C11[2][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C11[2][A]   debuttonA/deb_button/shift_0_s0/Q      
  2.323   0.249   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  1.741   0.000   tHld        1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.582
Data Arrival Time : 2.323
Data Required Time: 1.741
From              : shift_1_s0
To                : shift_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/Q      
  2.323   0.249   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/CLK    
  1.741   0.000   tHld        1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : buffer_select_s2
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.074   0.333   tC2Q   RR   4        R9C17[0][A]   PP_post_process/buffer_select_s2/Q     
  2.076   0.002   tNET   RR   1        R9C17[0][A]   PP_post_process/n259_s8/I3             
  2.448   0.372   tINS   RF   1        R9C17[0][A]   PP_post_process/n259_s8/F              
  2.448   0.000   tNET   FF   1        R9C17[0][A]   PP_post_process/buffer_select_s2/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/buffer_select_s2/CLK   
  1.741   0.000   tHld        1        R9C17[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : rxCounter_3_s1
To                : rxCounter_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C6[1][A]   UART1/rxCounter_3_s1/CLK               
  2.074   0.333   tC2Q   RR   3        R9C6[1][A]   UART1/rxCounter_3_s1/Q                 
  2.076   0.002   tNET   RR   1        R9C6[1][A]   UART1/n161_s11/I1                      
  2.448   0.372   tINS   RF   1        R9C6[1][A]   UART1/n161_s11/F                       
  2.448   0.000   tNET   FF   1        R9C6[1][A]   UART1/rxCounter_3_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C6[1][A]   UART1/rxCounter_3_s1/CLK               
  1.741   0.000   tHld        1        R9C6[1][A]   UART1/rxCounter_3_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txCounter_10_s2
To                : txCounter_10_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C3[0][A]   UART1/txCounter_10_s2/CLK              
  2.074   0.333   tC2Q   RR   2        R9C3[0][A]   UART1/txCounter_10_s2/Q                
  2.076   0.002   tNET   RR   1        R9C3[0][A]   UART1/n975_s18/I3                      
  2.448   0.372   tINS   RF   1        R9C3[0][A]   UART1/n975_s18/F                       
  2.448   0.000   tNET   FF   1        R9C3[0][A]   UART1/txCounter_10_s2/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C3[0][A]   UART1/txCounter_10_s2/CLK              
  1.741   0.000   tHld        1        R9C3[0][A]   UART1/txCounter_10_s2                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : timer_0_s1
To                : timer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C17[0][A]   initialize/timer_0_s1/CLK              
  2.074   0.333   tC2Q   RR   2        R3C17[0][A]   initialize/timer_0_s1/Q                
  2.076   0.002   tNET   RR   1        R3C17[0][A]   initialize/n69_s5/I3                   
  2.448   0.372   tINS   RF   1        R3C17[0][A]   initialize/n69_s5/F                    
  2.448   0.000   tNET   FF   1        R3C17[0][A]   initialize/timer_0_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C17[0][A]   initialize/timer_0_s1/CLK              
  1.741   0.000   tHld        1        R3C17[0][A]   initialize/timer_0_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : step_0_s2
To                : step_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C18[1][A]   initialize/step_0_s2/CLK               
  2.074   0.333   tC2Q   RR   13       R3C18[1][A]   initialize/step_0_s2/Q                 
  2.076   0.002   tNET   RR   1        R3C18[1][A]   initialize/n162_s15/I0                 
  2.448   0.372   tINS   RF   1        R3C18[1][A]   initialize/n162_s15/F                  
  2.448   0.000   tNET   FF   1        R3C18[1][A]   initialize/step_0_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C18[1][A]   initialize/step_0_s2/CLK               
  1.741   0.000   tHld        1        R3C18[1][A]   initialize/step_0_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : n1813_s1
To                : n1813_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C16[1][A]   n1813_s1/CLK                           
  2.074   0.333   tC2Q   RR   2        R10C16[1][A]   n1813_s1/Q                             
  2.076   0.002   tNET   RR   1        R10C16[1][A]   n1180_s4/I3                            
  2.448   0.372   tINS   RF   1        R10C16[1][A]   n1180_s4/F                             
  2.448   0.000   tNET   FF   1        R10C16[1][A]   n1813_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C16[1][A]   n1813_s1/CLK                           
  1.741   0.000   tHld        1        R10C16[1][A]   n1813_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : led_rgb_2_s3
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C15[1][A]   led_rgb_2_s3/CLK                       
  2.074   0.333   tC2Q   RR   2        R2C15[1][A]   led_rgb_2_s3/Q                         
  2.076   0.002   tNET   RR   1        R2C15[1][A]   n1227_s11/I0                           
  2.448   0.372   tINS   RF   1        R2C15[1][A]   n1227_s11/F                            
  2.448   0.000   tNET   FF   1        R2C15[1][A]   led_rgb_2_s3/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C15[1][A]   led_rgb_2_s3/CLK                       
  1.741   0.000   tHld        1        R2C15[1][A]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : led_rgb_1_s2
To                : led_rgb_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C14[0][A]   led_rgb_1_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R5C14[0][A]   led_rgb_1_s2/Q                         
  2.076   0.002   tNET   RR   1        R5C14[0][A]   n1229_s12/I0                           
  2.448   0.372   tINS   RF   1        R5C14[0][A]   n1229_s12/F                            
  2.448   0.000   tNET   FF   1        R5C14[0][A]   led_rgb_1_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C14[0][A]   led_rgb_1_s2/CLK                       
  1.741   0.000   tHld        1        R5C14[0][A]   led_rgb_1_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : led_rgb_0_s2
To                : led_rgb_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C14[1][A]   led_rgb_0_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R4C14[1][A]   led_rgb_0_s2/Q                         
  2.076   0.002   tNET   RR   1        R4C14[1][A]   n1231_s11/I1                           
  2.448   0.372   tINS   RF   1        R4C14[1][A]   n1231_s11/F                            
  2.448   0.000   tNET   FF   1        R4C14[1][A]   led_rgb_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C14[1][A]   led_rgb_0_s2/CLK                       
  1.741   0.000   tHld        1        R4C14[1][A]   led_rgb_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : bypass_s0
To                : bypass_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C16[1][A]   bypass_s0/CLK                          
  2.074   0.333   tC2Q   RR   2        R2C16[1][A]   bypass_s0/Q                            
  2.076   0.002   tNET   RR   1        R2C16[1][A]   n1469_s7/I1                            
  2.448   0.372   tINS   RF   1        R2C16[1][A]   n1469_s7/F                             
  2.448   0.000   tNET   FF   1        R2C16[1][A]   bypass_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C16[1][A]   bypass_s0/CLK                          
  1.741   0.000   tHld        1        R2C16[1][A]   bypass_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : buttons_pressed_1_s0
To                : buttons_pressed_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C11[1][A]   buttons_pressed_1_s0/CLK               
  2.074   0.333   tC2Q   RR   2        R3C11[1][A]   buttons_pressed_1_s0/Q                 
  2.076   0.002   tNET   RR   1        R3C11[1][A]   n420_s1/I1                             
  2.448   0.372   tINS   RF   1        R3C11[1][A]   n420_s1/F                              
  2.448   0.000   tNET   FF   1        R3C11[1][A]   buttons_pressed_1_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C11[1][A]   buttons_pressed_1_s0/CLK               
  1.741   0.000   tHld        1        R3C11[1][A]   buttons_pressed_1_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_acq_5_s0
To                : address_acq_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C7[0][A]   address_acq_5_s0/CLK                   
  2.074   0.333   tC2Q   RR   6        R5C7[0][A]   address_acq_5_s0/Q                     
  2.076   0.002   tNET   RR   1        R5C7[0][A]   n922_s1/I0                             
  2.448   0.372   tINS   RF   1        R5C7[0][A]   n922_s1/F                              
  2.448   0.000   tNET   FF   1        R5C7[0][A]   address_acq_5_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C7[0][A]   address_acq_5_s0/CLK                   
  1.741   0.000   tHld        1        R5C7[0][A]   address_acq_5_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_acq_17_s0
To                : address_acq_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C13[0][A]   address_acq_17_s0/CLK                  
  2.074   0.333   tC2Q   RR   4        R7C13[0][A]   address_acq_17_s0/Q                    
  2.076   0.002   tNET   RR   1        R7C13[0][A]   n910_s1/I0                             
  2.448   0.372   tINS   RF   1        R7C13[0][A]   n910_s1/F                              
  2.448   0.000   tNET   FF   1        R7C13[0][A]   address_acq_17_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C13[0][A]   address_acq_17_s0/CLK                  
  1.741   0.000   tHld        1        R7C13[0][A]   address_acq_17_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 12.590
Data Arrival Time : 5.833
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  5.833   3.575   tNET   FF   1        R10C17[1][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[1][B]   PP_post_process/read_pointer_3_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[1][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.575 88.635%, 
                    tC2Q: 0.458 11.365%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 12.590
Data Arrival Time : 5.833
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  5.833   3.575   tNET   FF   1        R10C17[0][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[0][A]   PP_post_process/read_pointer_4_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[0][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.575 88.635%, 
                    tC2Q: 0.458 11.365%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 12.590
Data Arrival Time : 5.833
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  5.833   3.575   tNET   FF   1        R10C17[0][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[0][B]   PP_post_process/read_pointer_5_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[0][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.575 88.635%, 
                    tC2Q: 0.458 11.365%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 12.590
Data Arrival Time : 5.833
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  5.833   3.575   tNET   FF   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.575 88.635%, 
                    tC2Q: 0.458 11.365%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 12.595
Data Arrival Time : 5.828
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  5.828   3.570   tNET   FF   1        R10C18[2][B]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C18[2][B]   PP_post_process/read_pointer_0_s7/CLK  
  18.423   -0.043   tSu         1        R10C18[2][B]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.570 88.622%, 
                    tC2Q: 0.458 11.378%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 13.559
Data Arrival Time : 4.864
Data Required Time: 18.423
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                           
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                             
  4.864   2.606   tNET   FF   1        R9C17[0][A]    PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C17[0][A]   PP_post_process/buffer_select_s2/CLK   
  18.423   -0.043   tSu         1        R9C17[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.606 85.041%, 
                    tC2Q: 0.458 14.959%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 13.559
Data Arrival Time : 4.864
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.864   2.606   tNET   FF   1        R9C17[0][B]    PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[0][B]   PP_post_process/write_pointer_0_s7/CLK  
  18.423   -0.043   tSu         1        R9C17[0][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.606 85.041%, 
                    tC2Q: 0.458 14.959%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 13.559
Data Arrival Time : 4.864
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.864   2.606   tNET   FF   1        R9C17[1][B]    PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_4_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[1][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.606 85.041%, 
                    tC2Q: 0.458 14.959%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 13.559
Data Arrival Time : 4.864
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.864   2.606   tNET   FF   1        R9C17[2][A]    PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.606 85.041%, 
                    tC2Q: 0.458 14.959%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 13.559
Data Arrival Time : 4.864
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.864   2.606   tNET   FF   1        R9C17[1][A]    PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.606 85.041%, 
                    tC2Q: 0.458 14.959%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 13.564
Data Arrival Time : 4.859
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.859   2.601   tNET   FF   1        R9C16[1][A]    PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C16[1][A]   PP_post_process/write_pointer_2_s1/CLK  
  18.423   -0.043   tSu         1        R9C16[1][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.601 85.018%, 
                    tC2Q: 0.458 14.982%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 13.564
Data Arrival Time : 4.859
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  4.859   2.601   tNET   FF   1        R9C16[1][B]    PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C16[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  18.423   -0.043   tSu         1        R9C16[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.601 85.018%, 
                    tC2Q: 0.458 14.982%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 14.052
Data Arrival Time : 4.372
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                            
  4.372   2.113   tNET   FF   1        R5C19[1][A]    PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R5C19[1][A]   PP_post_process/read_cmp_s0/CLK        
  18.423   -0.043   tSu         1        R5C19[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.113 82.178%, 
                    tC2Q: 0.458 17.822%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 14.052
Data Arrival Time : 4.372
Data Required Time: 18.423
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                            
  4.372   2.113   tNET   FF   1        R5C19[1][B]    PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R5C19[1][B]   PP_post_process/d_flag_read_s0/CLK     
  18.423   -0.043   tSu         1        R5C19[1][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.113 82.178%, 
                    tC2Q: 0.458 17.822%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 14.058
Data Arrival Time : 4.366
Data Required Time: 18.423
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                            
  4.366   2.107   tNET   FF   1        R9C19[1][A]    PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C19[1][A]   PP_post_process/stop_PP_s0/CLK         
  18.423   -0.043   tSu         1        R9C19[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.107 82.136%, 
                    tC2Q: 0.458 17.864%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.743   1.484   tNET   FF   1        R8C17[2][B]    PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R8C17[2][B]   PP_post_process/read_pointer_7_s10/CLK  
  18.423   -0.043   tSu         1        R8C17[2][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.743   1.484   tNET   FF   1        R8C17[1][B]    PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R8C17[1][B]   PP_post_process/write_pointer_7_s1/CLK  
  18.423   -0.043   tSu         1        R8C17[1][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  3.743   1.484   tNET   FF   1        R10C19[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                              
  3.743   1.484   tNET   FF   1        R10C19[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.743   1.484   tNET   FF   1        R8C17[1][A]    PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R8C17[1][A]   PP_post_process/write_pointer_1_s1/CLK  
  18.423   -0.043   tSu         1        R8C17[1][A]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                            
  3.743   1.484   tNET   FF   1        R10C19[1][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[1][A]   PP_post_process/last_switch_s0/CLK     
  18.423   -0.043   tSu         1        R10C19[1][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 14.681
Data Arrival Time : 3.743
Data Required Time: 18.423
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   31       R10C13[0][A]   rst_PP_s0/Q                            
  3.743   1.484   tNET   FF   1        R8C17[2][A]    PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C17[2][A]   PP_post_process/d_flag_write_s0/CLK    
  18.423   -0.043   tSu         1        R8C17[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.484 76.409%, 
                    tC2Q: 0.458 23.591%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  2.866   0.792   tNET   RR   1        R8C17[2][B]    PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R8C17[2][B]   PP_post_process/read_pointer_7_s10/CLK  
  1.756   0.015   tHld        1        R8C17[2][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  2.866   0.792   tNET   RR   1        R8C17[1][B]    PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R8C17[1][B]   PP_post_process/write_pointer_7_s1/CLK  
  1.756   0.015   tHld        1        R8C17[1][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  2.866   0.792   tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  1.756   0.015   tHld        1        R10C19[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  2.866   0.792   tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  1.756   0.015   tHld        1        R10C19[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  2.866   0.792   tNET   RR   1        R8C17[1][A]    PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R8C17[1][A]   PP_post_process/write_pointer_1_s1/CLK  
  1.756   0.015   tHld        1        R8C17[1][A]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                            
  2.866   0.792   tNET   RR   1        R10C19[1][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[1][A]   PP_post_process/last_switch_s0/CLK     
  1.756   0.015   tHld        1        R10C19[1][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.110
Data Arrival Time : 2.866
Data Required Time: 1.756
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                            
  2.866   0.792   tNET   RR   1        R8C17[2][A]    PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C17[2][A]   PP_post_process/d_flag_write_s0/CLK    
  1.756   0.015   tHld        1        R8C17[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.792 70.379%, 
                    tC2Q: 0.333 29.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.457
Data Arrival Time : 3.213
Data Required Time: 1.756
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                            
  3.213   1.139   tNET   RR   1        R9C19[1][A]    PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C19[1][A]   PP_post_process/stop_PP_s0/CLK         
  1.756   0.015   tHld        1        R9C19[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.139 77.358%, 
                    tC2Q: 0.333 22.642%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.460
Data Arrival Time : 3.216
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                            
  3.216   1.142   tNET   RR   1        R5C19[1][A]    PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C19[1][A]   PP_post_process/read_cmp_s0/CLK        
  1.756   0.015   tHld        1        R5C19[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.142 77.401%, 
                    tC2Q: 0.333 22.599%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.460
Data Arrival Time : 3.216
Data Required Time: 1.756
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                            
  3.216   1.142   tNET   RR   1        R5C19[1][B]    PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C19[1][B]   PP_post_process/d_flag_read_s0/CLK     
  1.756   0.015   tHld        1        R5C19[1][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.142 77.401%, 
                    tC2Q: 0.333 22.599%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.728
Data Arrival Time : 3.484
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.484   1.410   tNET   RR   1        R9C16[1][A]    PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C16[1][A]   PP_post_process/write_pointer_2_s1/CLK  
  1.756   0.015   tHld        1        R9C16[1][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.410 80.881%, 
                    tC2Q: 0.333 19.119%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.728
Data Arrival Time : 3.484
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.484   1.410   tNET   RR   1        R9C16[1][B]    PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C16[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  1.756   0.015   tHld        1        R9C16[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.410 80.881%, 
                    tC2Q: 0.333 19.119%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.732
Data Arrival Time : 3.488
Data Required Time: 1.756
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                           
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                             
  3.488   1.414   tNET   RR   1        R9C17[0][A]    PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/buffer_select_s2/CLK   
  1.756   0.015   tHld        1        R9C17[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.414 80.922%, 
                    tC2Q: 0.333 19.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.732
Data Arrival Time : 3.488
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.488   1.414   tNET   RR   1        R9C17[0][B]    PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[0][B]   PP_post_process/write_pointer_0_s7/CLK  
  1.756   0.015   tHld        1        R9C17[0][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.414 80.922%, 
                    tC2Q: 0.333 19.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.732
Data Arrival Time : 3.488
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.488   1.414   tNET   RR   1        R9C17[1][B]    PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_4_s1/CLK  
  1.756   0.015   tHld        1        R9C17[1][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.414 80.922%, 
                    tC2Q: 0.333 19.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.732
Data Arrival Time : 3.488
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.488   1.414   tNET   RR   1        R9C17[2][A]    PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  1.756   0.015   tHld        1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.414 80.922%, 
                    tC2Q: 0.333 19.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.732
Data Arrival Time : 3.488
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                               
  3.488   1.414   tNET   RR   1        R9C17[1][A]    PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   633      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  1.756   0.015   tHld        1        R9C17[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.414 80.922%, 
                    tC2Q: 0.333 19.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 2.256
Data Arrival Time : 4.012
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  4.012   1.938   tNET   RR   1        R10C18[2][B]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C18[2][B]   PP_post_process/read_pointer_0_s7/CLK  
  1.756   0.015   tHld        1        R10C18[2][B]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.938 85.322%, 
                    tC2Q: 0.333 14.678%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 2.260
Data Arrival Time : 4.015
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  4.015   1.941   tNET   RR   1        R10C17[1][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[1][B]   PP_post_process/read_pointer_3_s1/CLK  
  1.756   0.015   tHld        1        R10C17[1][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.941 85.346%, 
                    tC2Q: 0.333 14.654%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 2.260
Data Arrival Time : 4.015
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  4.015   1.941   tNET   RR   1        R10C17[0][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[0][A]   PP_post_process/read_pointer_4_s1/CLK  
  1.756   0.015   tHld        1        R10C17[0][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.941 85.346%, 
                    tC2Q: 0.333 14.654%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 2.260
Data Arrival Time : 4.015
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  4.015   1.941   tNET   RR   1        R10C17[0][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[0][B]   PP_post_process/read_pointer_5_s1/CLK  
  1.756   0.015   tHld        1        R10C17[0][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.941 85.346%, 
                    tC2Q: 0.333 14.654%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 2.260
Data Arrival Time : 4.015
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R10C13[0][A]   rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   31       R10C13[0][A]   rst_PP_s0/Q                              
  4.015   1.941   tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   633      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  1.756   0.015   tHld        1        R10C17[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.941 85.346%, 
                    tC2Q: 0.333 14.654%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1819_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   n1819_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   n1819_s0/CLK                           

								MPW4
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1827_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   n1827_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   n1827_s0/CLK                           

								MPW5
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   i_minus_i_pivot_reg_1_s0/CLK           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   i_minus_i_pivot_reg_1_s0/CLK           

								MPW8
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/step_2_s2

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   initialize/step_2_s2/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   initialize/step_2_s2/CLK               

								MPW9
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        ADC_submodule/sent_once_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   ADC_submodule/sent_once_s0/CLK         

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   ADC_submodule/sent_once_s0/CLK         

								MPW10
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        ADC_submodule/adc_data_0_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   ADC_submodule/adc_data_0_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   ADC_submodule/adc_data_0_s0/CLK        

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  633      clk_PSRAM            1.512         0.661      
  149      n1180_14             4.657         2.110      
  65       n1765_9              8.987         2.625      
  59       process[1]           4.657         2.967      
  48       stop_acquisition_8   4.657         3.922      
  40       i_21_10              2.951         3.271      
  34       process[0]           5.289         2.661      
  33       counter[0]           6.158         2.664      
  32       read_PP_0_12         10.249        2.627      
  31       rst_PP               2.973         3.575      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C10      1.000              
  R2C17      1.000              
  R9C8       1.000              
  R10C2      1.000              
  R10C3      1.000              
  R4C11      1.000              
  R8C8       1.000              
  R2C9       0.986              
  R10C13     0.986              
  R3C4       0.986              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

