Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  1 22:38:16 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BallMaze_control_sets_placed.rpt
| Design       : BallMaze
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|     11 |            2 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           15 |
| Yes          | No                    | No                     |              13 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+----------------------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  videoClk108MHz_0/clk108MHz |                                  | videoPixelRGB_stg5               |                1 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/xVelocity[3]_i_1_n_0 | CPU_RESETN_instance/resetPressed |                2 |              4 |
|  videoClk108MHz_0/clk108MHz |                                  | videoColumn_stg1[10]_i_1_n_0     |                4 |             11 |
|  videoClk108MHz_0/clk108MHz | videoColumn_stg1[10]_i_1_n_0     | videoRow_stg1                    |                2 |             11 |
|  videoClk108MHz_0/clk108MHz |                                  | VGA_G[1]_i_1_n_0                 |                4 |             12 |
|  videoClk108MHz_0/clk108MHz | VGA_VS_OBUF                      |                                  |                2 |             13 |
|  videoClk108MHz_0/clk108MHz |                                  | ballMotion0/ballRowTick/maxTickY |                6 |             23 |
|  videoClk108MHz_0/clk108MHz |                                  |                                  |               36 |            112 |
+-----------------------------+----------------------------------+----------------------------------+------------------+----------------+


