Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5b856135895048fbadeafbacf47dbe5a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot peripheral_test_tb_func_synth xil_defaultlib.peripheral_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.peripheral_test_ver
Compiling module xil_defaultlib.peripheral_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot peripheral_test_tb_func_synth
