$date
	Sun Oct 23 09:52:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#119973
b11010 !
1"
#119974
b11010 &
b11010 %
1$
#119975
0"
#119978
b1101 &
b1101 %
#119982
b101000 &
b101000 %
#119986
b10100 &
b10100 %
#119990
b1010 &
b1010 %
#119994
b101 &
b101 %
#119998
b10000 &
b10000 %
#120002
b1000 &
b1000 %
#120006
b100 &
b100 %
#120010
b10 &
b10 %
#120014
b1 &
1#
b1 %
#120018
b0 &
b0 %
0#
0$
#1151461
b11000 !
1"
#1151462
b11000 &
b11000 %
1$
#1151463
0"
#1151466
b1100 &
b1100 %
#1151470
b110 &
b110 %
#1151474
b11 &
b11 %
#1151478
b1010 &
b1010 %
#1151482
b101 &
b101 %
#1151486
b10000 &
b10000 %
#1151490
b1000 &
b1000 %
#1151494
b100 &
b100 %
#1151498
b10 &
b10 %
#1151502
b1 &
1#
b1 %
#1151506
b0 &
b0 %
0#
0$
#2126253
b10 !
1"
#2126254
b10 &
b10 %
1$
#2126255
0"
#2126258
b1 &
b1 %
1#
#2126262
b0 &
0#
b0 %
0$
#4500012
