<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1527" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1527{left:756px;bottom:69px;letter-spacing:0.09px;}
#t2_1527{left:802px;bottom:69px;letter-spacing:0.1px;}
#t3_1527{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1527{left:87px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5_1527{left:165px;bottom:1088px;}
#t6_1527{left:172px;bottom:1088px;letter-spacing:0.12px;}
#t7_1527{left:204px;bottom:1088px;}
#t8_1527{left:211px;bottom:1088px;letter-spacing:0.12px;}
#t9_1527{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#ta_1527{left:318px;bottom:1072px;}
#tb_1527{left:326px;bottom:1073px;letter-spacing:0.12px;}
#tc_1527{left:87px;bottom:1057px;letter-spacing:-0.11px;}
#td_1527{left:274px;bottom:1057px;}
#te_1527{left:282px;bottom:1058px;letter-spacing:0.09px;}
#tf_1527{left:69px;bottom:1042px;letter-spacing:-0.14px;}
#tg_1527{left:87px;bottom:1027px;letter-spacing:-0.14px;}
#th_1527{left:233px;bottom:1027px;}
#ti_1527{left:240px;bottom:1027px;letter-spacing:0.12px;}
#tj_1527{left:69px;bottom:1011px;letter-spacing:-0.12px;}
#tk_1527{left:189px;bottom:1011px;}
#tl_1527{left:197px;bottom:1012px;letter-spacing:0.08px;}
#tm_1527{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tn_1527{left:266px;bottom:996px;}
#to_1527{left:273px;bottom:997px;letter-spacing:0.09px;}
#tp_1527{left:87px;bottom:981px;letter-spacing:-0.11px;}
#tq_1527{left:356px;bottom:981px;}
#tr_1527{left:364px;bottom:981px;letter-spacing:0.09px;}
#ts_1527{left:87px;bottom:965px;letter-spacing:-0.12px;}
#tt_1527{left:202px;bottom:965px;}
#tu_1527{left:209px;bottom:966px;letter-spacing:0.09px;}
#tv_1527{left:69px;bottom:950px;letter-spacing:-0.11px;}
#tw_1527{left:187px;bottom:950px;}
#tx_1527{left:195px;bottom:951px;letter-spacing:0.08px;}
#ty_1527{left:69px;bottom:935px;letter-spacing:-0.11px;}
#tz_1527{left:191px;bottom:935px;}
#t10_1527{left:198px;bottom:936px;letter-spacing:0.08px;}
#t11_1527{left:69px;bottom:920px;letter-spacing:-0.12px;}
#t12_1527{left:87px;bottom:904px;letter-spacing:-0.11px;}
#t13_1527{left:356px;bottom:904px;}
#t14_1527{left:364px;bottom:905px;letter-spacing:0.09px;}
#t15_1527{left:87px;bottom:889px;letter-spacing:-0.12px;}
#t16_1527{left:202px;bottom:889px;}
#t17_1527{left:209px;bottom:890px;letter-spacing:0.09px;}
#t18_1527{left:69px;bottom:874px;letter-spacing:-0.12px;}
#t19_1527{left:201px;bottom:874px;}
#t1a_1527{left:209px;bottom:874px;letter-spacing:0.13px;}
#t1b_1527{left:69px;bottom:859px;letter-spacing:-0.12px;}
#t1c_1527{left:178px;bottom:859px;}
#t1d_1527{left:185px;bottom:859px;letter-spacing:0.13px;}
#t1e_1527{left:203px;bottom:859px;}
#t1f_1527{left:210px;bottom:859px;letter-spacing:0.09px;}
#t1g_1527{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t1h_1527{left:220px;bottom:843px;}
#t1i_1527{left:228px;bottom:844px;letter-spacing:0.12px;}
#t1j_1527{left:87px;bottom:828px;letter-spacing:-0.12px;}
#t1k_1527{left:283px;bottom:828px;}
#t1l_1527{left:291px;bottom:829px;letter-spacing:0.12px;}
#t1m_1527{left:69px;bottom:813px;letter-spacing:-0.12px;}
#t1n_1527{left:87px;bottom:797px;letter-spacing:-0.11px;}
#t1o_1527{left:216px;bottom:797px;}
#t1p_1527{left:224px;bottom:798px;letter-spacing:0.12px;}
#t1q_1527{left:262px;bottom:797px;}
#t1r_1527{left:270px;bottom:798px;letter-spacing:0.12px;}
#t1s_1527{left:69px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1527{left:87px;bottom:767px;letter-spacing:-0.11px;}
#t1u_1527{left:216px;bottom:767px;}
#t1v_1527{left:224px;bottom:768px;letter-spacing:0.12px;}
#t1w_1527{left:69px;bottom:752px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t1x_1527{left:404px;bottom:752px;}
#t1y_1527{left:411px;bottom:752px;letter-spacing:0.12px;}
#t1z_1527{left:69px;bottom:736px;letter-spacing:-0.13px;}
#t20_1527{left:87px;bottom:721px;letter-spacing:-0.11px;}
#t21_1527{left:161px;bottom:721px;}
#t22_1527{left:168px;bottom:722px;letter-spacing:0.12px;}
#t23_1527{left:87px;bottom:706px;letter-spacing:-0.11px;}
#t24_1527{left:348px;bottom:706px;}
#t25_1527{left:355px;bottom:706px;letter-spacing:0.12px;}
#t26_1527{left:87px;bottom:690px;letter-spacing:-0.11px;}
#t27_1527{left:187px;bottom:690px;}
#t28_1527{left:195px;bottom:691px;letter-spacing:0.12px;}
#t29_1527{left:87px;bottom:675px;letter-spacing:-0.12px;}
#t2a_1527{left:301px;bottom:675px;}
#t2b_1527{left:309px;bottom:676px;letter-spacing:0.12px;}
#t2c_1527{left:87px;bottom:660px;letter-spacing:-0.12px;}
#t2d_1527{left:215px;bottom:660px;}
#t2e_1527{left:223px;bottom:661px;letter-spacing:0.12px;}
#t2f_1527{left:69px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_1527{left:178px;bottom:645px;}
#t2h_1527{left:186px;bottom:645px;letter-spacing:0.12px;}
#t2i_1527{left:69px;bottom:629px;letter-spacing:-0.12px;}
#t2j_1527{left:87px;bottom:614px;letter-spacing:-0.12px;}
#t2k_1527{left:304px;bottom:614px;}
#t2l_1527{left:312px;bottom:615px;letter-spacing:0.12px;}
#t2m_1527{left:87px;bottom:599px;letter-spacing:-0.11px;}
#t2n_1527{left:167px;bottom:599px;}
#t2o_1527{left:175px;bottom:599px;letter-spacing:0.09px;}
#t2p_1527{left:199px;bottom:599px;}
#t2q_1527{left:207px;bottom:599px;letter-spacing:0.09px;}
#t2r_1527{left:87px;bottom:584px;letter-spacing:-0.12px;}
#t2s_1527{left:139px;bottom:584px;}
#t2t_1527{left:147px;bottom:584px;letter-spacing:0.12px;}
#t2u_1527{left:87px;bottom:568px;letter-spacing:-0.11px;}
#t2v_1527{left:289px;bottom:568px;}
#t2w_1527{left:297px;bottom:569px;letter-spacing:0.12px;}
#t2x_1527{left:87px;bottom:553px;letter-spacing:-0.12px;}
#t2y_1527{left:387px;bottom:553px;}
#t2z_1527{left:394px;bottom:554px;letter-spacing:0.1px;}
#t30_1527{left:87px;bottom:538px;letter-spacing:-0.11px;}
#t31_1527{left:341px;bottom:538px;}
#t32_1527{left:349px;bottom:538px;letter-spacing:0.12px;}
#t33_1527{left:87px;bottom:522px;letter-spacing:-0.13px;}
#t34_1527{left:157px;bottom:522px;}
#t35_1527{left:165px;bottom:523px;letter-spacing:0.13px;}
#t36_1527{left:87px;bottom:507px;letter-spacing:-0.11px;}
#t37_1527{left:208px;bottom:507px;}
#t38_1527{left:216px;bottom:508px;letter-spacing:0.1px;}
#t39_1527{left:87px;bottom:492px;letter-spacing:-0.11px;}
#t3a_1527{left:206px;bottom:492px;}
#t3b_1527{left:213px;bottom:493px;letter-spacing:0.12px;}
#t3c_1527{left:87px;bottom:477px;letter-spacing:-0.12px;}
#t3d_1527{left:219px;bottom:477px;}
#t3e_1527{left:227px;bottom:477px;letter-spacing:0.12px;}
#t3f_1527{left:87px;bottom:461px;letter-spacing:-0.12px;}
#t3g_1527{left:196px;bottom:461px;}
#t3h_1527{left:204px;bottom:462px;letter-spacing:0.12px;}
#t3i_1527{left:87px;bottom:446px;letter-spacing:-0.12px;}
#t3j_1527{left:131px;bottom:446px;}
#t3k_1527{left:138px;bottom:447px;letter-spacing:0.09px;}
#t3l_1527{left:163px;bottom:446px;}
#t3m_1527{left:171px;bottom:447px;letter-spacing:0.1px;}
#t3n_1527{left:87px;bottom:431px;letter-spacing:-0.11px;}
#t3o_1527{left:279px;bottom:431px;}
#t3p_1527{left:286px;bottom:431px;letter-spacing:0.12px;}
#t3q_1527{left:87px;bottom:415px;letter-spacing:-0.11px;}
#t3r_1527{left:205px;bottom:415px;}
#t3s_1527{left:213px;bottom:416px;letter-spacing:0.12px;}
#t3t_1527{left:87px;bottom:400px;letter-spacing:-0.12px;}
#t3u_1527{left:211px;bottom:400px;}
#t3v_1527{left:219px;bottom:401px;letter-spacing:0.12px;}
#t3w_1527{left:69px;bottom:385px;letter-spacing:-0.11px;}
#t3x_1527{left:87px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_1527{left:204px;bottom:370px;}
#t3z_1527{left:212px;bottom:370px;letter-spacing:0.12px;}
#t40_1527{left:236px;bottom:370px;}
#t41_1527{left:244px;bottom:370px;letter-spacing:0.08px;}
#t42_1527{left:69px;bottom:354px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t43_1527{left:283px;bottom:354px;}
#t44_1527{left:290px;bottom:355px;letter-spacing:0.09px;}
#t45_1527{left:322px;bottom:354px;}
#t46_1527{left:329px;bottom:355px;letter-spacing:0.09px;}
#t47_1527{left:361px;bottom:354px;}
#t48_1527{left:368px;bottom:355px;letter-spacing:0.09px;}
#t49_1527{left:399px;bottom:354px;}
#t4a_1527{left:407px;bottom:355px;letter-spacing:0.09px;}
#t4b_1527{left:69px;bottom:339px;letter-spacing:-0.11px;}
#t4c_1527{left:359px;bottom:339px;}
#t4d_1527{left:367px;bottom:340px;letter-spacing:0.12px;}
#t4e_1527{left:391px;bottom:339px;}
#t4f_1527{left:399px;bottom:340px;letter-spacing:0.12px;}
#t4g_1527{left:430px;bottom:339px;}
#t4h_1527{left:124px;bottom:324px;letter-spacing:0.12px;}
#t4i_1527{left:155px;bottom:324px;}
#t4j_1527{left:163px;bottom:324px;letter-spacing:0.12px;}
#t4k_1527{left:69px;bottom:309px;letter-spacing:-0.13px;}
#t4l_1527{left:345px;bottom:309px;}
#t4m_1527{left:353px;bottom:309px;letter-spacing:0.09px;}
#t4n_1527{left:384px;bottom:309px;}
#t4o_1527{left:391px;bottom:309px;letter-spacing:0.09px;}
#t4p_1527{left:69px;bottom:293px;letter-spacing:-0.11px;}
#t4q_1527{left:87px;bottom:278px;letter-spacing:-0.11px;}
#t4r_1527{left:174px;bottom:278px;}
#t4s_1527{left:181px;bottom:279px;letter-spacing:0.13px;}
#t4t_1527{left:69px;bottom:263px;letter-spacing:-0.12px;}
#t4u_1527{left:87px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4v_1527{left:140px;bottom:247px;}
#t4w_1527{left:148px;bottom:248px;letter-spacing:0.13px;}
#t4x_1527{left:87px;bottom:232px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4y_1527{left:148px;bottom:232px;}
#t4z_1527{left:156px;bottom:233px;letter-spacing:0.13px;}
#t50_1527{left:87px;bottom:217px;letter-spacing:-0.12px;}
#t51_1527{left:150px;bottom:217px;}
#t52_1527{left:158px;bottom:218px;letter-spacing:0.08px;}
#t53_1527{left:87px;bottom:202px;letter-spacing:-0.12px;}
#t54_1527{left:131px;bottom:202px;}
#t55_1527{left:139px;bottom:202px;letter-spacing:0.08px;}
#t56_1527{left:87px;bottom:186px;letter-spacing:-0.11px;}
#t57_1527{left:167px;bottom:186px;}
#t58_1527{left:175px;bottom:187px;letter-spacing:0.08px;}
#t59_1527{left:87px;bottom:171px;letter-spacing:-0.13px;}
#t5a_1527{left:162px;bottom:171px;}
#t5b_1527{left:170px;bottom:172px;letter-spacing:0.08px;}
#t5c_1527{left:87px;bottom:156px;letter-spacing:-0.12px;}
#t5d_1527{left:187px;bottom:156px;}
#t5e_1527{left:195px;bottom:156px;letter-spacing:0.09px;}
#t5f_1527{left:87px;bottom:140px;letter-spacing:-0.12px;}
#t5g_1527{left:297px;bottom:140px;}
#t5h_1527{left:304px;bottom:141px;letter-spacing:0.12px;}
#t5i_1527{left:336px;bottom:140px;}
#t5j_1527{left:343px;bottom:141px;letter-spacing:0.12px;}
#t5k_1527{left:69px;bottom:125px;letter-spacing:-0.11px;}
#t5l_1527{left:282px;bottom:125px;}
#t5m_1527{left:290px;bottom:126px;letter-spacing:0.12px;}
#t5n_1527{left:69px;bottom:110px;letter-spacing:-0.14px;}
#t5o_1527{left:490px;bottom:1088px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t5p_1527{left:677px;bottom:1088px;}
#t5q_1527{left:685px;bottom:1088px;letter-spacing:0.09px;}
#t5r_1527{left:716px;bottom:1088px;}
#t5s_1527{left:724px;bottom:1088px;letter-spacing:0.09px;}
#t5t_1527{left:472px;bottom:1072px;letter-spacing:-0.12px;}
#t5u_1527{left:527px;bottom:1057px;letter-spacing:-0.13px;}
#t5v_1527{left:588px;bottom:1057px;}
#t5w_1527{left:595px;bottom:1058px;letter-spacing:0.12px;}
#t5x_1527{left:633px;bottom:1057px;}
#t5y_1527{left:641px;bottom:1058px;letter-spacing:0.12px;}
#t5z_1527{left:679px;bottom:1057px;}
#t60_1527{left:686px;bottom:1058px;letter-spacing:0.12px;}
#t61_1527{left:472px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t62_1527{left:543px;bottom:1042px;}
#t63_1527{left:551px;bottom:1043px;letter-spacing:0.13px;}
#t64_1527{left:472px;bottom:1027px;letter-spacing:-0.12px;}
#t65_1527{left:490px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t66_1527{left:644px;bottom:1011px;}
#t67_1527{left:651px;bottom:1012px;letter-spacing:0.12px;}
#t68_1527{left:490px;bottom:996px;letter-spacing:-0.11px;}
#t69_1527{left:568px;bottom:996px;}
#t6a_1527{left:576px;bottom:997px;letter-spacing:0.09px;}
#t6b_1527{left:490px;bottom:981px;letter-spacing:-0.12px;}
#t6c_1527{left:546px;bottom:981px;}
#t6d_1527{left:554px;bottom:981px;letter-spacing:0.12px;}
#t6e_1527{left:472px;bottom:965px;letter-spacing:-0.12px;}
#t6f_1527{left:562px;bottom:965px;}
#t6g_1527{left:570px;bottom:966px;letter-spacing:0.08px;}
#t6h_1527{left:472px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6i_1527{left:569px;bottom:950px;}
#t6j_1527{left:577px;bottom:951px;letter-spacing:0.13px;}
#t6k_1527{left:594px;bottom:950px;}
#t6l_1527{left:602px;bottom:951px;letter-spacing:0.12px;}
#t6m_1527{left:472px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6n_1527{left:490px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6o_1527{left:637px;bottom:920px;}
#t6p_1527{left:644px;bottom:920px;letter-spacing:0.09px;}
#t6q_1527{left:675px;bottom:920px;}
#t6r_1527{left:683px;bottom:920px;letter-spacing:0.09px;}
#t6s_1527{left:472px;bottom:904px;letter-spacing:-0.12px;}
#t6t_1527{left:472px;bottom:889px;letter-spacing:-0.12px;}
#t6u_1527{left:607px;bottom:889px;}
#t6v_1527{left:614px;bottom:890px;letter-spacing:0.12px;}
#t6w_1527{left:639px;bottom:889px;}
#t6x_1527{left:646px;bottom:890px;letter-spacing:0.12px;}
#t6y_1527{left:472px;bottom:874px;letter-spacing:-0.11px;}
#t6z_1527{left:631px;bottom:874px;}
#t70_1527{left:639px;bottom:874px;letter-spacing:0.08px;}
#t71_1527{left:656px;bottom:874px;}
#t72_1527{left:664px;bottom:874px;letter-spacing:0.09px;}
#t73_1527{left:688px;bottom:874px;}
#t74_1527{left:696px;bottom:874px;letter-spacing:0.09px;}
#t75_1527{left:472px;bottom:859px;letter-spacing:-0.1px;}
#t76_1527{left:490px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t77_1527{left:725px;bottom:843px;}
#t78_1527{left:732px;bottom:844px;letter-spacing:0.08px;}
#t79_1527{left:490px;bottom:828px;letter-spacing:-0.11px;}
#t7a_1527{left:622px;bottom:828px;}
#t7b_1527{left:629px;bottom:829px;letter-spacing:0.12px;}
#t7c_1527{left:490px;bottom:813px;letter-spacing:-0.12px;}
#t7d_1527{left:508px;bottom:797px;letter-spacing:-0.15px;}
#t7e_1527{left:565px;bottom:797px;}
#t7f_1527{left:573px;bottom:798px;letter-spacing:0.12px;}
#t7g_1527{left:490px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7h_1527{left:570px;bottom:782px;}
#t7i_1527{left:577px;bottom:783px;letter-spacing:0.13px;}
#t7j_1527{left:490px;bottom:767px;letter-spacing:-0.11px;}
#t7k_1527{left:582px;bottom:767px;}
#t7l_1527{left:590px;bottom:768px;letter-spacing:0.08px;}
#t7m_1527{left:472px;bottom:752px;letter-spacing:-0.11px;}
#t7n_1527{left:601px;bottom:752px;}
#t7o_1527{left:609px;bottom:752px;letter-spacing:0.09px;}
#t7p_1527{left:472px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7q_1527{left:490px;bottom:721px;letter-spacing:-0.17px;}
#t7r_1527{left:515px;bottom:721px;}
#t7s_1527{left:523px;bottom:722px;letter-spacing:0.09px;}
#t7t_1527{left:490px;bottom:706px;letter-spacing:-0.17px;}
#t7u_1527{left:514px;bottom:706px;}
#t7v_1527{left:522px;bottom:706px;letter-spacing:0.09px;}
#t7w_1527{left:472px;bottom:690px;letter-spacing:-0.13px;}
#t7x_1527{left:490px;bottom:675px;letter-spacing:-0.1px;}
#t7y_1527{left:560px;bottom:675px;}
#t7z_1527{left:568px;bottom:676px;letter-spacing:0.09px;}
#t80_1527{left:490px;bottom:660px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t81_1527{left:546px;bottom:660px;}
#t82_1527{left:554px;bottom:661px;letter-spacing:0.12px;}
#t83_1527{left:490px;bottom:645px;letter-spacing:-0.11px;}
#t84_1527{left:645px;bottom:645px;}
#t85_1527{left:653px;bottom:645px;letter-spacing:0.09px;}
#t86_1527{left:490px;bottom:629px;letter-spacing:-0.13px;}
#t87_1527{left:560px;bottom:629px;}
#t88_1527{left:568px;bottom:630px;letter-spacing:0.08px;}
#t89_1527{left:490px;bottom:614px;letter-spacing:-0.12px;}
#t8a_1527{left:472px;bottom:599px;letter-spacing:-0.11px;}
#t8b_1527{left:668px;bottom:599px;}
#t8c_1527{left:675px;bottom:599px;letter-spacing:0.13px;}
#t8d_1527{left:472px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t8e_1527{left:559px;bottom:584px;}
#t8f_1527{left:566px;bottom:584px;letter-spacing:0.12px;}
#t8g_1527{left:598px;bottom:584px;}
#t8h_1527{left:605px;bottom:584px;letter-spacing:0.12px;}
#t8i_1527{left:472px;bottom:568px;letter-spacing:-0.13px;}
#t8j_1527{left:677px;bottom:568px;}
#t8k_1527{left:684px;bottom:569px;letter-spacing:0.12px;}
#t8l_1527{left:715px;bottom:568px;}
#t8m_1527{left:723px;bottom:569px;letter-spacing:0.12px;}
#t8n_1527{left:472px;bottom:553px;letter-spacing:-0.13px;}
#t8o_1527{left:490px;bottom:538px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t8p_1527{left:583px;bottom:538px;}
#t8q_1527{left:591px;bottom:538px;letter-spacing:0.12px;}
#t8r_1527{left:490px;bottom:522px;letter-spacing:-0.1px;}
#t8s_1527{left:581px;bottom:522px;}
#t8t_1527{left:588px;bottom:523px;letter-spacing:0.12px;}
#t8u_1527{left:490px;bottom:507px;letter-spacing:-0.12px;}
#t8v_1527{left:714px;bottom:507px;}
#t8w_1527{left:721px;bottom:508px;letter-spacing:0.09px;}
#t8x_1527{left:490px;bottom:492px;letter-spacing:-0.13px;}
#t8y_1527{left:581px;bottom:492px;}
#t8z_1527{left:589px;bottom:493px;letter-spacing:0.09px;}
#t90_1527{left:490px;bottom:477px;letter-spacing:-0.11px;}
#t91_1527{left:609px;bottom:477px;}
#t92_1527{left:617px;bottom:477px;letter-spacing:0.13px;}
#t93_1527{left:490px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t94_1527{left:561px;bottom:461px;}
#t95_1527{left:569px;bottom:462px;letter-spacing:0.08px;}
#t96_1527{left:587px;bottom:461px;}
#t97_1527{left:594px;bottom:462px;letter-spacing:0.12px;}
#t98_1527{left:490px;bottom:446px;letter-spacing:-0.11px;}
#t99_1527{left:791px;bottom:446px;}
#t9a_1527{left:799px;bottom:447px;letter-spacing:0.09px;}
#t9b_1527{left:472px;bottom:431px;letter-spacing:-0.12px;}
#t9c_1527{left:490px;bottom:415px;letter-spacing:-0.12px;}
#t9d_1527{left:678px;bottom:415px;}
#t9e_1527{left:686px;bottom:416px;letter-spacing:0.12px;}
#t9f_1527{left:490px;bottom:400px;letter-spacing:-0.11px;}
#t9g_1527{left:540px;bottom:400px;}
#t9h_1527{left:548px;bottom:401px;letter-spacing:0.08px;}
#t9i_1527{left:490px;bottom:385px;letter-spacing:-0.12px;}
#t9j_1527{left:539px;bottom:385px;}
#t9k_1527{left:546px;bottom:386px;letter-spacing:0.08px;}
#t9l_1527{left:490px;bottom:370px;letter-spacing:-0.11px;}
#t9m_1527{left:697px;bottom:370px;}
#t9n_1527{left:704px;bottom:370px;letter-spacing:0.13px;}
#t9o_1527{left:722px;bottom:370px;}
#t9p_1527{left:730px;bottom:370px;letter-spacing:0.13px;}
#t9q_1527{left:490px;bottom:354px;letter-spacing:-0.12px;}
#t9r_1527{left:719px;bottom:354px;}
#t9s_1527{left:727px;bottom:355px;letter-spacing:0.08px;}
#t9t_1527{left:490px;bottom:339px;letter-spacing:-0.13px;}
#t9u_1527{left:565px;bottom:339px;}
#t9v_1527{left:572px;bottom:340px;letter-spacing:0.13px;}
#t9w_1527{left:490px;bottom:324px;letter-spacing:-0.11px;}
#t9x_1527{left:738px;bottom:324px;}
#t9y_1527{left:746px;bottom:324px;letter-spacing:0.09px;}
#t9z_1527{left:490px;bottom:309px;letter-spacing:-0.13px;}
#ta0_1527{left:560px;bottom:309px;}
#ta1_1527{left:568px;bottom:309px;letter-spacing:0.08px;}
#ta2_1527{left:490px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta3_1527{left:549px;bottom:293px;}
#ta4_1527{left:557px;bottom:294px;letter-spacing:0.13px;}
#ta5_1527{left:574px;bottom:293px;}
#ta6_1527{left:582px;bottom:294px;letter-spacing:0.12px;}
#ta7_1527{left:606px;bottom:293px;}
#ta8_1527{left:614px;bottom:294px;letter-spacing:0.12px;}
#ta9_1527{left:638px;bottom:293px;}
#taa_1527{left:646px;bottom:294px;letter-spacing:0.12px;}
#tab_1527{left:490px;bottom:278px;letter-spacing:-0.11px;}
#tac_1527{left:614px;bottom:278px;}
#tad_1527{left:622px;bottom:279px;letter-spacing:0.09px;}
#tae_1527{left:490px;bottom:263px;letter-spacing:-0.11px;}
#taf_1527{left:645px;bottom:263px;}
#tag_1527{left:653px;bottom:263px;letter-spacing:0.12px;}
#tah_1527{left:490px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tai_1527{left:617px;bottom:247px;}
#taj_1527{left:625px;bottom:248px;letter-spacing:0.12px;}
#tak_1527{left:490px;bottom:232px;letter-spacing:-0.12px;}
#tal_1527{left:571px;bottom:232px;}
#tam_1527{left:579px;bottom:233px;letter-spacing:0.08px;}
#tan_1527{left:490px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tao_1527{left:612px;bottom:217px;}
#tap_1527{left:619px;bottom:218px;letter-spacing:0.09px;}
#taq_1527{left:472px;bottom:202px;letter-spacing:-0.11px;}
#tar_1527{left:564px;bottom:202px;}
#tas_1527{left:572px;bottom:202px;letter-spacing:0.13px;}
#tat_1527{left:472px;bottom:186px;letter-spacing:-0.11px;}
#tau_1527{left:490px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tav_1527{left:607px;bottom:171px;}
#taw_1527{left:614px;bottom:172px;letter-spacing:0.09px;}
#tax_1527{left:639px;bottom:171px;}
#tay_1527{left:647px;bottom:172px;letter-spacing:0.09px;}
#taz_1527{left:678px;bottom:171px;}
#tb0_1527{left:685px;bottom:172px;letter-spacing:0.09px;}
#tb1_1527{left:717px;bottom:171px;}
#tb2_1527{left:724px;bottom:172px;letter-spacing:0.09px;}
#tb3_1527{left:472px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb4_1527{left:633px;bottom:156px;}
#tb5_1527{left:641px;bottom:156px;letter-spacing:0.08px;}
#tb6_1527{left:472px;bottom:140px;letter-spacing:-0.12px;}
#tb7_1527{left:490px;bottom:125px;letter-spacing:-0.13px;}
#tb8_1527{left:527px;bottom:125px;}
#tb9_1527{left:534px;bottom:126px;letter-spacing:0.12px;}
#tba_1527{left:490px;bottom:110px;letter-spacing:-0.11px;}
#tbb_1527{left:564px;bottom:110px;}
#tbc_1527{left:572px;bottom:111px;letter-spacing:0.09px;}

.s1_1527{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1527{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1527{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1527{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1527{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1527" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1527Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1527" style="-webkit-user-select: none;"><object width="935" height="1210" data="1527/1527.svg" type="image/svg+xml" id="pdf1527" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1527" class="t s1_1527">Vol. 3D </span><span id="t2_1527" class="t s1_1527">INDEX-15 </span>
<span id="t3_1527" class="t s2_1527">INDEX </span>
<span id="t4_1527" class="t s3_1527">PEBS records</span><span id="t5_1527" class="t s4_1527">, </span><span id="t6_1527" class="t s5_1527">18-19</span><span id="t7_1527" class="t s4_1527">, </span><span id="t8_1527" class="t s5_1527">18-22 </span>
<span id="t9_1527" class="t s3_1527">writing a PEBS interrupt service routine</span><span id="ta_1527" class="t s4_1527">, </span><span id="tb_1527" class="t s5_1527">20-120 </span>
<span id="tc_1527" class="t s3_1527">writing interrupt service routine</span><span id="td_1527" class="t s4_1527">, </span><span id="te_1527" class="t s5_1527">18-26 </span>
<span id="tf_1527" class="t s3_1527">PEBS_UNAVAILABLE flag </span>
<span id="tg_1527" class="t s3_1527">IA32_MISC_ENABLE MSR</span><span id="th_1527" class="t s4_1527">, </span><span id="ti_1527" class="t s5_1527">18-20 </span>
<span id="tj_1527" class="t s3_1527">Pentium 4 processor</span><span id="tk_1527" class="t s4_1527">, </span><span id="tl_1527" class="t s5_1527">1-1 </span>
<span id="tm_1527" class="t s3_1527">compatibility with FP software</span><span id="tn_1527" class="t s4_1527">, </span><span id="to_1527" class="t s5_1527">23-7 </span>
<span id="tp_1527" class="t s3_1527">last branch, interrupt, and exception recording</span><span id="tq_1527" class="t s4_1527">, </span><span id="tr_1527" class="t s5_1527">18-35 </span>
<span id="ts_1527" class="t s3_1527">time-stamp counter</span><span id="tt_1527" class="t s4_1527">, </span><span id="tu_1527" class="t s5_1527">18-42 </span>
<span id="tv_1527" class="t s3_1527">Pentium II processor</span><span id="tw_1527" class="t s4_1527">, </span><span id="tx_1527" class="t s5_1527">1-3 </span>
<span id="ty_1527" class="t s3_1527">Pentium III processor</span><span id="tz_1527" class="t s4_1527">, </span><span id="t10_1527" class="t s5_1527">1-3 </span>
<span id="t11_1527" class="t s3_1527">Pentium M processor </span>
<span id="t12_1527" class="t s3_1527">last branch, interrupt, and exception recording</span><span id="t13_1527" class="t s4_1527">, </span><span id="t14_1527" class="t s5_1527">18-39 </span>
<span id="t15_1527" class="t s3_1527">time-stamp counter</span><span id="t16_1527" class="t s4_1527">, </span><span id="t17_1527" class="t s5_1527">18-42 </span>
<span id="t18_1527" class="t s3_1527">Pentium Pro processor</span><span id="t19_1527" class="t s4_1527">, </span><span id="t1a_1527" class="t s5_1527">1-3 </span>
<span id="t1b_1527" class="t s3_1527">Pentium processor</span><span id="t1c_1527" class="t s4_1527">, </span><span id="t1d_1527" class="t s5_1527">1-1</span><span id="t1e_1527" class="t s4_1527">, </span><span id="t1f_1527" class="t s5_1527">23-7 </span>
<span id="t1g_1527" class="t s3_1527">compatibility with MCA</span><span id="t1h_1527" class="t s4_1527">, </span><span id="t1i_1527" class="t s5_1527">16-1 </span>
<span id="t1j_1527" class="t s3_1527">performance-monitoring counters</span><span id="t1k_1527" class="t s4_1527">, </span><span id="t1l_1527" class="t s5_1527">20-136 </span>
<span id="t1m_1527" class="t s3_1527">PerfCtr0 and PerfCtr1 MSRs </span>
<span id="t1n_1527" class="t s3_1527">(P6 family processors)</span><span id="t1o_1527" class="t s4_1527">, </span><span id="t1p_1527" class="t s5_1527">20-134</span><span id="t1q_1527" class="t s4_1527">, </span><span id="t1r_1527" class="t s5_1527">20-135 </span>
<span id="t1s_1527" class="t s3_1527">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="t1t_1527" class="t s3_1527">(P6 family processors)</span><span id="t1u_1527" class="t s4_1527">, </span><span id="t1v_1527" class="t s5_1527">20-134 </span>
<span id="t1w_1527" class="t s3_1527">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family processors)</span><span id="t1x_1527" class="t s4_1527">, </span><span id="t1y_1527" class="t s5_1527">20-134 </span>
<span id="t1z_1527" class="t s3_1527">Performance events </span>
<span id="t20_1527" class="t s3_1527">architectural</span><span id="t21_1527" class="t s4_1527">, </span><span id="t22_1527" class="t s5_1527">20-1 </span>
<span id="t23_1527" class="t s3_1527">Intel Core Solo and Intel Core Duo processors</span><span id="t24_1527" class="t s4_1527">, </span><span id="t25_1527" class="t s5_1527">20-1 </span>
<span id="t26_1527" class="t s3_1527">non-architectural</span><span id="t27_1527" class="t s4_1527">, </span><span id="t28_1527" class="t s5_1527">20-1 </span>
<span id="t29_1527" class="t s3_1527">Pentium 4 and Intel Xeon processors</span><span id="t2a_1527" class="t s4_1527">, </span><span id="t2b_1527" class="t s5_1527">18-35 </span>
<span id="t2c_1527" class="t s3_1527">Pentium M processors</span><span id="t2d_1527" class="t s4_1527">, </span><span id="t2e_1527" class="t s5_1527">18-39 </span>
<span id="t2f_1527" class="t s3_1527">Performance state</span><span id="t2g_1527" class="t s4_1527">, </span><span id="t2h_1527" class="t s5_1527">15-1 </span>
<span id="t2i_1527" class="t s3_1527">Performance-monitoring counters </span>
<span id="t2j_1527" class="t s3_1527">counted events (Pentium processors)</span><span id="t2k_1527" class="t s4_1527">, </span><span id="t2l_1527" class="t s5_1527">20-138 </span>
<span id="t2m_1527" class="t s3_1527">description of</span><span id="t2n_1527" class="t s4_1527">, </span><span id="t2o_1527" class="t s5_1527">20-1</span><span id="t2p_1527" class="t s4_1527">, </span><span id="t2q_1527" class="t s5_1527">20-2 </span>
<span id="t2r_1527" class="t s3_1527">interrupt</span><span id="t2s_1527" class="t s4_1527">, </span><span id="t2t_1527" class="t s5_1527">11-1 </span>
<span id="t2u_1527" class="t s3_1527">introduction of in IA-32 processors</span><span id="t2v_1527" class="t s4_1527">, </span><span id="t2w_1527" class="t s5_1527">23-37 </span>
<span id="t2x_1527" class="t s3_1527">monitoring counter overflow (P6 family processors)</span><span id="t2y_1527" class="t s4_1527">, </span><span id="t2z_1527" class="t s5_1527">20-136 </span>
<span id="t30_1527" class="t s3_1527">overflow, monitoring (P6 family processors)</span><span id="t31_1527" class="t s4_1527">, </span><span id="t32_1527" class="t s5_1527">20-136 </span>
<span id="t33_1527" class="t s3_1527">overview of</span><span id="t34_1527" class="t s4_1527">, </span><span id="t35_1527" class="t s5_1527">2-7 </span>
<span id="t36_1527" class="t s3_1527">P6 family processors</span><span id="t37_1527" class="t s4_1527">, </span><span id="t38_1527" class="t s5_1527">20-133 </span>
<span id="t39_1527" class="t s3_1527">Pentium II processor</span><span id="t3a_1527" class="t s4_1527">, </span><span id="t3b_1527" class="t s5_1527">20-133 </span>
<span id="t3c_1527" class="t s3_1527">Pentium Pro processor</span><span id="t3d_1527" class="t s4_1527">, </span><span id="t3e_1527" class="t s5_1527">20-133 </span>
<span id="t3f_1527" class="t s3_1527">Pentium processor</span><span id="t3g_1527" class="t s4_1527">, </span><span id="t3h_1527" class="t s5_1527">20-136 </span>
<span id="t3i_1527" class="t s3_1527">reading</span><span id="t3j_1527" class="t s4_1527">, </span><span id="t3k_1527" class="t s5_1527">2-26</span><span id="t3l_1527" class="t s4_1527">, </span><span id="t3m_1527" class="t s5_1527">20-135 </span>
<span id="t3n_1527" class="t s3_1527">setting up (P6 family processors)</span><span id="t3o_1527" class="t s4_1527">, </span><span id="t3p_1527" class="t s5_1527">20-134 </span>
<span id="t3q_1527" class="t s3_1527">software drivers for</span><span id="t3r_1527" class="t s4_1527">, </span><span id="t3s_1527" class="t s5_1527">20-135 </span>
<span id="t3t_1527" class="t s3_1527">starting and stopping</span><span id="t3u_1527" class="t s4_1527">, </span><span id="t3v_1527" class="t s5_1527">20-135 </span>
<span id="t3w_1527" class="t s3_1527">PG (paging) flag </span>
<span id="t3x_1527" class="t s3_1527">CR0 control register</span><span id="t3y_1527" class="t s4_1527">, </span><span id="t3z_1527" class="t s5_1527">2-15</span><span id="t40_1527" class="t s4_1527">, </span><span id="t41_1527" class="t s5_1527">5-1 </span>
<span id="t42_1527" class="t s3_1527">PG (paging) flag, CR0 control register</span><span id="t43_1527" class="t s4_1527">, </span><span id="t44_1527" class="t s5_1527">10-10</span><span id="t45_1527" class="t s4_1527">, </span><span id="t46_1527" class="t s5_1527">10-13</span><span id="t47_1527" class="t s4_1527">, </span><span id="t48_1527" class="t s5_1527">23-32</span><span id="t49_1527" class="t s4_1527">, </span><span id="t4a_1527" class="t s5_1527">32-9 </span>
<span id="t4b_1527" class="t s3_1527">PGE (page global enable) flag, CR4 control register</span><span id="t4c_1527" class="t s4_1527">, </span><span id="t4d_1527" class="t s5_1527">2-18</span><span id="t4e_1527" class="t s4_1527">, </span><span id="t4f_1527" class="t s5_1527">12-13</span><span id="t4g_1527" class="t s4_1527">, </span>
<span id="t4h_1527" class="t s5_1527">23-18</span><span id="t4i_1527" class="t s4_1527">, </span><span id="t4j_1527" class="t s5_1527">23-19 </span>
<span id="t4k_1527" class="t s3_1527">PhysBase field, IA32_MTRR_PHYSBASEn MTRR</span><span id="t4l_1527" class="t s4_1527">, </span><span id="t4m_1527" class="t s5_1527">12-24</span><span id="t4n_1527" class="t s4_1527">, </span><span id="t4o_1527" class="t s5_1527">12-26 </span>
<span id="t4p_1527" class="t s3_1527">Physical address extension </span>
<span id="t4q_1527" class="t s3_1527">introduction to</span><span id="t4r_1527" class="t s4_1527">, </span><span id="t4s_1527" class="t s5_1527">3-6 </span>
<span id="t4t_1527" class="t s3_1527">Physical address space </span>
<span id="t4u_1527" class="t s3_1527">4 GBytes</span><span id="t4v_1527" class="t s4_1527">, </span><span id="t4w_1527" class="t s5_1527">3-6 </span>
<span id="t4x_1527" class="t s3_1527">64 GBytes</span><span id="t4y_1527" class="t s4_1527">, </span><span id="t4z_1527" class="t s5_1527">3-6 </span>
<span id="t50_1527" class="t s3_1527">addressing</span><span id="t51_1527" class="t s4_1527">, </span><span id="t52_1527" class="t s5_1527">2-6 </span>
<span id="t53_1527" class="t s3_1527">defined</span><span id="t54_1527" class="t s4_1527">, </span><span id="t55_1527" class="t s5_1527">3-1 </span>
<span id="t56_1527" class="t s3_1527">description of</span><span id="t57_1527" class="t s4_1527">, </span><span id="t58_1527" class="t s5_1527">3-6 </span>
<span id="t59_1527" class="t s3_1527">IA-32e mode</span><span id="t5a_1527" class="t s4_1527">, </span><span id="t5b_1527" class="t s5_1527">3-6 </span>
<span id="t5c_1527" class="t s3_1527">mapped to a task</span><span id="t5d_1527" class="t s4_1527">, </span><span id="t5e_1527" class="t s5_1527">8-17 </span>
<span id="t5f_1527" class="t s3_1527">mapping with variable-range MTRRs</span><span id="t5g_1527" class="t s4_1527">, </span><span id="t5h_1527" class="t s5_1527">12-23</span><span id="t5i_1527" class="t s4_1527">, </span><span id="t5j_1527" class="t s5_1527">12-25 </span>
<span id="t5k_1527" class="t s3_1527">Physical destination mode, local APIC</span><span id="t5l_1527" class="t s4_1527">, </span><span id="t5m_1527" class="t s5_1527">11-23 </span>
<span id="t5n_1527" class="t s3_1527">PhysMask </span>
<span id="t5o_1527" class="t s3_1527">IA32_MTRR_PHYSMASKn MTRR</span><span id="t5p_1527" class="t s4_1527">, </span><span id="t5q_1527" class="t s5_1527">12-24</span><span id="t5r_1527" class="t s4_1527">, </span><span id="t5s_1527" class="t s5_1527">12-26 </span>
<span id="t5t_1527" class="t s3_1527">PM0/BP0 and PM1/BP1 (performance-monitor) pins (Pentium </span>
<span id="t5u_1527" class="t s3_1527">processor)</span><span id="t5v_1527" class="t s4_1527">, </span><span id="t5w_1527" class="t s5_1527">20-136</span><span id="t5x_1527" class="t s4_1527">, </span><span id="t5y_1527" class="t s5_1527">20-137</span><span id="t5z_1527" class="t s4_1527">, </span><span id="t60_1527" class="t s5_1527">20-138 </span>
<span id="t61_1527" class="t s3_1527">PML4 tables</span><span id="t62_1527" class="t s4_1527">, </span><span id="t63_1527" class="t s5_1527">2-6 </span>
<span id="t64_1527" class="t s3_1527">Pointers </span>
<span id="t65_1527" class="t s3_1527">code-segment pointer size</span><span id="t66_1527" class="t s4_1527">, </span><span id="t67_1527" class="t s5_1527">22-4 </span>
<span id="t68_1527" class="t s3_1527">limit checking</span><span id="t69_1527" class="t s4_1527">, </span><span id="t6a_1527" class="t s5_1527">5-25 </span>
<span id="t6b_1527" class="t s3_1527">validation</span><span id="t6c_1527" class="t s4_1527">, </span><span id="t6d_1527" class="t s5_1527">5-24 </span>
<span id="t6e_1527" class="t s3_1527">POP instruction</span><span id="t6f_1527" class="t s4_1527">, </span><span id="t6g_1527" class="t s5_1527">3-8 </span>
<span id="t6h_1527" class="t s3_1527">POPF instruction</span><span id="t6i_1527" class="t s4_1527">, </span><span id="t6j_1527" class="t s5_1527">6-7</span><span id="t6k_1527" class="t s4_1527">, </span><span id="t6l_1527" class="t s5_1527">18-11 </span>
<span id="t6m_1527" class="t s3_1527">Power consumption </span>
<span id="t6n_1527" class="t s3_1527">software controlled clock</span><span id="t6o_1527" class="t s4_1527">, </span><span id="t6p_1527" class="t s5_1527">15-36</span><span id="t6q_1527" class="t s4_1527">, </span><span id="t6r_1527" class="t s5_1527">15-40 </span>
<span id="t6s_1527" class="t s3_1527">Precise event-based sampling (see PEBS) </span>
<span id="t6t_1527" class="t s3_1527">PREFETCHh instruction</span><span id="t6u_1527" class="t s4_1527">, </span><span id="t6v_1527" class="t s5_1527">2-16</span><span id="t6w_1527" class="t s4_1527">, </span><span id="t6x_1527" class="t s5_1527">12-17 </span>
<span id="t6y_1527" class="t s3_1527">Previous task link field, TSS</span><span id="t6z_1527" class="t s4_1527">, </span><span id="t70_1527" class="t s5_1527">8-5</span><span id="t71_1527" class="t s4_1527">, </span><span id="t72_1527" class="t s5_1527">8-15</span><span id="t73_1527" class="t s4_1527">, </span><span id="t74_1527" class="t s5_1527">8-16 </span>
<span id="t75_1527" class="t s3_1527">Privilege levels </span>
<span id="t76_1527" class="t s3_1527">checking when accessing data segments</span><span id="t77_1527" class="t s4_1527">, </span><span id="t78_1527" class="t s5_1527">5-8 </span>
<span id="t79_1527" class="t s3_1527">checking, for call gates</span><span id="t7a_1527" class="t s4_1527">, </span><span id="t7b_1527" class="t s5_1527">5-15 </span>
<span id="t7c_1527" class="t s3_1527">checking, when transferring program control between code </span>
<span id="t7d_1527" class="t s3_1527">segments</span><span id="t7e_1527" class="t s4_1527">, </span><span id="t7f_1527" class="t s5_1527">5-10 </span>
<span id="t7g_1527" class="t s3_1527">description of</span><span id="t7h_1527" class="t s4_1527">, </span><span id="t7i_1527" class="t s5_1527">5-6 </span>
<span id="t7j_1527" class="t s3_1527">protection rings</span><span id="t7k_1527" class="t s4_1527">, </span><span id="t7l_1527" class="t s5_1527">5-8 </span>
<span id="t7m_1527" class="t s3_1527">Privileged instructions</span><span id="t7n_1527" class="t s4_1527">, </span><span id="t7o_1527" class="t s5_1527">5-23 </span>
<span id="t7p_1527" class="t s3_1527">Processor families </span>
<span id="t7q_1527" class="t s3_1527">06H</span><span id="t7r_1527" class="t s4_1527">, </span><span id="t7s_1527" class="t s5_1527">17-1 </span>
<span id="t7t_1527" class="t s3_1527">0FH</span><span id="t7u_1527" class="t s4_1527">, </span><span id="t7v_1527" class="t s5_1527">17-1 </span>
<span id="t7w_1527" class="t s3_1527">Processor management </span>
<span id="t7x_1527" class="t s3_1527">initialization</span><span id="t7y_1527" class="t s4_1527">, </span><span id="t7z_1527" class="t s5_1527">10-1 </span>
<span id="t80_1527" class="t s3_1527">local APIC</span><span id="t81_1527" class="t s4_1527">, </span><span id="t82_1527" class="t s5_1527">11-1 </span>
<span id="t83_1527" class="t s3_1527">microcode update facilities</span><span id="t84_1527" class="t s4_1527">, </span><span id="t85_1527" class="t s5_1527">10-27 </span>
<span id="t86_1527" class="t s3_1527">overview of</span><span id="t87_1527" class="t s4_1527">, </span><span id="t88_1527" class="t s5_1527">9-1 </span>
<span id="t89_1527" class="t s3_1527">See also: multiple-processor management </span>
<span id="t8a_1527" class="t s3_1527">Processor ordering, description of</span><span id="t8b_1527" class="t s4_1527">, </span><span id="t8c_1527" class="t s5_1527">9-6 </span>
<span id="t8d_1527" class="t s3_1527">PROCHOT# log</span><span id="t8e_1527" class="t s4_1527">, </span><span id="t8f_1527" class="t s5_1527">15-43</span><span id="t8g_1527" class="t s4_1527">, </span><span id="t8h_1527" class="t s5_1527">15-46 </span>
<span id="t8i_1527" class="t s3_1527">PROCHOT# or FORCEPR# event bit</span><span id="t8j_1527" class="t s4_1527">, </span><span id="t8k_1527" class="t s5_1527">15-42</span><span id="t8l_1527" class="t s4_1527">, </span><span id="t8m_1527" class="t s5_1527">15-46 </span>
<span id="t8n_1527" class="t s3_1527">Protected mode </span>
<span id="t8o_1527" class="t s3_1527">IDT initialization</span><span id="t8p_1527" class="t s4_1527">, </span><span id="t8q_1527" class="t s5_1527">10-10 </span>
<span id="t8r_1527" class="t s3_1527">initialization for</span><span id="t8s_1527" class="t s4_1527">, </span><span id="t8t_1527" class="t s5_1527">10-9 </span>
<span id="t8u_1527" class="t s3_1527">mixing 16-bit and 32-bit code modules</span><span id="t8v_1527" class="t s4_1527">, </span><span id="t8w_1527" class="t s5_1527">22-1 </span>
<span id="t8x_1527" class="t s3_1527">mode switching</span><span id="t8y_1527" class="t s4_1527">, </span><span id="t8z_1527" class="t s5_1527">10-13 </span>
<span id="t90_1527" class="t s3_1527">PE flag, CR0 register</span><span id="t91_1527" class="t s4_1527">, </span><span id="t92_1527" class="t s5_1527">5-1 </span>
<span id="t93_1527" class="t s3_1527">switching to</span><span id="t94_1527" class="t s4_1527">, </span><span id="t95_1527" class="t s5_1527">5-1</span><span id="t96_1527" class="t s4_1527">, </span><span id="t97_1527" class="t s5_1527">10-13 </span>
<span id="t98_1527" class="t s3_1527">system data structures required during initialization</span><span id="t99_1527" class="t s4_1527">, </span><span id="t9a_1527" class="t s5_1527">10-9 </span>
<span id="t9b_1527" class="t s3_1527">Protection </span>
<span id="t9c_1527" class="t s3_1527">combining segment &amp; page-level</span><span id="t9d_1527" class="t s4_1527">, </span><span id="t9e_1527" class="t s5_1527">5-29 </span>
<span id="t9f_1527" class="t s3_1527">disabling</span><span id="t9g_1527" class="t s4_1527">, </span><span id="t9h_1527" class="t s5_1527">5-1 </span>
<span id="t9i_1527" class="t s3_1527">enabling</span><span id="t9j_1527" class="t s4_1527">, </span><span id="t9k_1527" class="t s5_1527">5-1 </span>
<span id="t9l_1527" class="t s3_1527">flags used for page-level protection</span><span id="t9m_1527" class="t s4_1527">, </span><span id="t9n_1527" class="t s5_1527">5-2</span><span id="t9o_1527" class="t s4_1527">, </span><span id="t9p_1527" class="t s5_1527">5-3 </span>
<span id="t9q_1527" class="t s3_1527">flags used for segment-level protection</span><span id="t9r_1527" class="t s4_1527">, </span><span id="t9s_1527" class="t s5_1527">5-2 </span>
<span id="t9t_1527" class="t s3_1527">IA-32e mode</span><span id="t9u_1527" class="t s4_1527">, </span><span id="t9v_1527" class="t s5_1527">5-3 </span>
<span id="t9w_1527" class="t s3_1527">of exception, interrupt-handler procedures</span><span id="t9x_1527" class="t s4_1527">, </span><span id="t9y_1527" class="t s5_1527">6-16 </span>
<span id="t9z_1527" class="t s3_1527">overview of</span><span id="ta0_1527" class="t s4_1527">, </span><span id="ta1_1527" class="t s5_1527">5-1 </span>
<span id="ta2_1527" class="t s3_1527">page level</span><span id="ta3_1527" class="t s4_1527">, </span><span id="ta4_1527" class="t s5_1527">5-1</span><span id="ta5_1527" class="t s4_1527">, </span><span id="ta6_1527" class="t s5_1527">5-27</span><span id="ta7_1527" class="t s4_1527">, </span><span id="ta8_1527" class="t s5_1527">5-28</span><span id="ta9_1527" class="t s4_1527">, </span><span id="taa_1527" class="t s5_1527">5-30 </span>
<span id="tab_1527" class="t s3_1527">page level, overriding</span><span id="tac_1527" class="t s4_1527">, </span><span id="tad_1527" class="t s5_1527">5-29 </span>
<span id="tae_1527" class="t s3_1527">page-level protection flags</span><span id="taf_1527" class="t s4_1527">, </span><span id="tag_1527" class="t s5_1527">5-28 </span>
<span id="tah_1527" class="t s3_1527">read/write, page level</span><span id="tai_1527" class="t s4_1527">, </span><span id="taj_1527" class="t s5_1527">5-28 </span>
<span id="tak_1527" class="t s3_1527">segment level</span><span id="tal_1527" class="t s4_1527">, </span><span id="tam_1527" class="t s5_1527">5-1 </span>
<span id="tan_1527" class="t s3_1527">user/supervisor type</span><span id="tao_1527" class="t s4_1527">, </span><span id="tap_1527" class="t s5_1527">5-28 </span>
<span id="taq_1527" class="t s3_1527">Protection rings</span><span id="tar_1527" class="t s4_1527">, </span><span id="tas_1527" class="t s5_1527">5-8 </span>
<span id="tat_1527" class="t s3_1527">PSE (page size extension) flag </span>
<span id="tau_1527" class="t s3_1527">CR4 control register</span><span id="tav_1527" class="t s4_1527">, </span><span id="taw_1527" class="t s5_1527">2-17</span><span id="tax_1527" class="t s4_1527">, </span><span id="tay_1527" class="t s5_1527">12-20</span><span id="taz_1527" class="t s4_1527">, </span><span id="tb0_1527" class="t s5_1527">23-18</span><span id="tb1_1527" class="t s4_1527">, </span><span id="tb2_1527" class="t s5_1527">23-19 </span>
<span id="tb3_1527" class="t s3_1527">PSE-36 page size extension</span><span id="tb4_1527" class="t s4_1527">, </span><span id="tb5_1527" class="t s5_1527">3-6 </span>
<span id="tb6_1527" class="t s3_1527">Pseudo-functions </span>
<span id="tb7_1527" class="t s3_1527">VMfail</span><span id="tb8_1527" class="t s4_1527">, </span><span id="tb9_1527" class="t s5_1527">31-2 </span>
<span id="tba_1527" class="t s3_1527">VMfailInvalid</span><span id="tbb_1527" class="t s4_1527">, </span><span id="tbc_1527" class="t s5_1527">31-2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
