synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 01 11:27:26 2024


Command Line:  synthesis -f P3050FG_impl1_lattice.synproj -gui -msgset C:/Firmware/P3050FG/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Firmware/P3050FG/impl1 (searchpath added)
-p C:/Firmware/P3050FG (searchpath added)
VHDL library = work
VHDL design file = C:/Firmware/P3050FG/DAQ_RAM.vhd
VHDL design file = C:/Firmware/P3050FG/DAQ_RAM.vhd
VHDL design file = C:/Firmware/P3050FG/Main.vhd
NGD file = P3050FG_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Firmware/P3050FG/impl1". VHDL-1504
Analyzing VHDL file c:/firmware/p3050fg/daq_ram.vhd. VHDL-1481
INFO - synthesis: c:/firmware/p3050fg/daq_ram.vhd(14): analyzing entity daq_ram. VHDL-1012
INFO - synthesis: c:/firmware/p3050fg/daq_ram.vhd(28): analyzing architecture structure. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/firmware/p3050fg/daq_ram.vhd. VHDL-1481
INFO - synthesis: c:/firmware/p3050fg/daq_ram.vhd(14): analyzing entity daq_ram. VHDL-1012
INFO - synthesis: c:/firmware/p3050fg/daq_ram.vhd(28): analyzing architecture structure. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/firmware/p3050fg/main.vhd. VHDL-1481
INFO - synthesis: c:/firmware/p3050fg/main.vhd(12): analyzing entity main. VHDL-1012
INFO - synthesis: c:/firmware/p3050fg/main.vhd(136): analyzing architecture behavior. VHDL-1010
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
c:/firmware/p3050fg/main.vhd(12): executing main(behavior)

WARNING - synthesis: c:/firmware/p3050fg/main.vhd(173): not_reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(175): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(187): cont_addr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(189): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(307): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(314): rstcd1 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(314): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(324): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(331): rstcd2 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(331): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(341): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(382): cwr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(400): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(409): cwr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(427): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(495): spca should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(498): rama_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(501): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(505): spcb should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(508): ramb_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(511): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/firmware/p3050fg/main.vhd(133): replacing existing netlist main(behavior). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
WARNING - synthesis: I/O Port CK 's net has no driver and is unused.
WARNING - synthesis: I/O Port UPLOAD 's net has no driver and is unused.
WARNING - synthesis: I/O Port EMPTY 's net has no driver and is unused.
WARNING - synthesis: I/O Port ACTIV 's net has no driver and is unused.



WARNING - synthesis: I/O Port CK 's net has no driver and is unused.
WARNING - synthesis: I/O Port UPLOAD 's net has no driver and is unused.
WARNING - synthesis: I/O Port EMPTY 's net has no driver and is unused.
WARNING - synthesis: I/O Port ACTIV 's net has no driver and is unused.
GSR instance connected to net \i923/n1.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'CK' has no load.
WARNING - synthesis: input pad net 'CK' has no legal load.
WARNING - synthesis: logical net 'UPLOAD' has no load.
WARNING - synthesis: input pad net 'UPLOAD' has no legal load.
WARNING - synthesis: logical net 'EMPTY' has no load.
WARNING - synthesis: input pad net 'EMPTY' has no legal load.
WARNING - synthesis: logical net 'ACTIV' has no load.
WARNING - synthesis: input pad net 'ACTIV' has no legal load.
WARNING - synthesis: DRC complete with 8 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file P3050FG_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 290 of 7209 (4 % )
BB => 9
CCU2D => 113
DP8KC => 16
FD1P3AX => 179
FD1P3AY => 2
FD1P3DX => 26
FD1P3IX => 2
FD1S3AX => 15
FD1S3AY => 2
FD1S3DX => 62
FD1S3JX => 2
GSR => 1
IB => 12
INV => 1
LUT4 => 314
OB => 48
PFUMX => 9
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CK1_c, loads : 307
  Net : CK1_N_642, loads : 16
Clock Enable Nets
Number of Clock Enables: 25
Top 10 highest fanout Clock Enables:
  Net : RAM2_read.count_12__N_577, loads : 27
  Net : RAM1_read.count_12__N_541, loads : 27
  Net : CK1_c_enable_181, loads : 26
  Net : CK1_c_enable_51, loads : 10
  Net : CK1_c_enable_33, loads : 8
  Net : CK1_c_enable_78, loads : 8
  Net : CK1_c_enable_86, loads : 8
  Net : CK1_c_enable_123, loads : 8
  Net : CK1_c_enable_93, loads : 8
  Net : CK1_c_enable_162, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n2965, loads : 36
  Net : CWR, loads : 34
  Net : data_addr_3, loads : 33
  Net : data_addr_1, loads : 33
  Net : n7658, loads : 33
  Net : Clock_Divider_1.count_30__N_450, loads : 32
  Net : Clock_Divider_2.count_30__N_514, loads : 32
  Net : n7655, loads : 31
  Net : n7653, loads : 31
  Net : cont_addr_c_0, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CK1_N_642]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK1_c]                   |  200.000 MHz|   99.020 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 89.520  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.547  secs
--------------------------------------------------------------
