// Seed: 1488821490
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2
);
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd22,
    parameter id_5 = 32'd86,
    parameter id_8 = 32'd37
) (
    input  wire _id_0
    , id_7,
    input  wand id_1,
    output tri  id_2,
    output wire id_3,
    output wire id_4,
    input  tri  _id_5
);
  assign id_7[1] = 1;
  parameter id_8 = -1;
  wire [1  ==  id_0 : id_5  ?  -1 : -1] id_9 = -1;
  wor id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4
  );
  logic \id_11 [1 : id_8];
  logic id_12 = id_10, id_13, id_14;
  assign id_4 = id_14;
  assign id_2 = id_10;
  logic id_15 = id_0;
endmodule
