<stg><name>rcReceiver</name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="13">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="13" to="14">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="15">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="15" to="16">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="16" to="17">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="17" to="18">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="18" to="19">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="19" to="20">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="20" to="21">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="21" to="22">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="22" to="23">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="23" to="24">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="24" to="25">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
:13  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
:13  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %tmp = icmp eq i8 %SBUS_data_load, 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
:17  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
:17  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
:19  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
:19  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
:23  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
:23  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
:27  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="50" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
:27  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_8"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:29  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:29  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_9"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_11"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_10"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:33  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11">
<![CDATA[
:37  %channels_0_load = load i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name="channels_0_load"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11">
<![CDATA[
:38  %channels_1_load = load i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name="channels_1_load"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11">
<![CDATA[
:39  %channels_2_load = load i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name="channels_2_load"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11">
<![CDATA[
:40  %channels_3_load = load i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name="channels_3_load"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11">
<![CDATA[
:41  %channels_4_load = load i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name="channels_4_load"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11">
<![CDATA[
:42  %channels_5_load = load i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name="channels_5_load"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %tmp_9 = icmp eq i8 %SBUS_data_load_11, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %or_cond = and i1 %tmp, %tmp_9

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:45  br i1 %or_cond, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="8">
<![CDATA[
:0  %tmp_3 = trunc i8 %SBUS_data_load_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:1  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  store i11 %tmp_2, i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="8">
<![CDATA[
:4  %tmp_10 = trunc i8 %SBUS_data_load_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:5  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_10, i5 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  store i11 %tmp_6, i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="2">
<![CDATA[
:8  %tmp_4 = zext i2 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:9  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8">
<![CDATA[
:10  %tmp_15 = trunc i8 %SBUS_data_load_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:11  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %tmp_11 = or i10 %tmp_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
:13  %tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_15, i10 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  store i11 %tmp_12, i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="8">
<![CDATA[
:16  %tmp_18 = trunc i8 %SBUS_data_load_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:17  %tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_18, i7 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  store i11 %tmp_14, i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="8">
<![CDATA[
:20  %tmp_20 = trunc i8 %SBUS_data_load_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:21  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  store i11 %tmp_17, i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:23  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1">
<![CDATA[
:24  %tmp_19 = zext i1 %tmp_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:25  %tmp_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="8">
<![CDATA[
:26  %tmp_27 = trunc i8 %SBUS_data_load_9 to i2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:27  %tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp_24 = or i9 %tmp_22, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
:29  %tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_27, i9 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  store i11 %tmp_25, i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge248:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:0  %p_Val2_s = phi i11 [ %tmp_2, %._crit_edge248 ], [ %channels_0_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_28 = icmp ult i11 %p_Val2_s, 200

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %tmp_29 = icmp ugt i11 %p_Val2_s, -248

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:8  %p_channels_load_cast = select i1 %tmp_28, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_cast"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %tmp_30 = or i1 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:10  %tmp_31 = select i1 %tmp_30, i11 %p_channels_load_cast, i11 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:65  %tmp_39 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_s, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:66  %tmp_46_cast = zext i24 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:67  store i32 %tmp_46_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:33  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:31  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:32  br i1 %tmp_38, label %2, label %._crit_edge248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:1  %p_Val2_10 = phi i11 [ %tmp_6, %._crit_edge248 ], [ %channels_1_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:2  %p_Val2_11 = phi i11 [ %tmp_12, %._crit_edge248 ], [ %channels_2_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:3  %p_Val2_12 = phi i11 [ %tmp_14, %._crit_edge248 ], [ %channels_3_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:4  %p_Val2_13 = phi i11 [ %tmp_17, %._crit_edge248 ], [ %channels_4_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:5  %p_Val2_14 = phi i11 [ %tmp_25, %._crit_edge248 ], [ %channels_5_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:15  %tmp_143_1 = icmp ult i11 %p_Val2_10, 200

]]></Node>
<StgValue><ssdm name="tmp_143_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:16  %tmp_147_1 = icmp ugt i11 %p_Val2_10, -248

]]></Node>
<StgValue><ssdm name="tmp_147_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:17  %p_channels_load_3_1_c = select i1 %tmp_143_1, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_3_1_c"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %tmp_32 = or i1 %tmp_143_1, %tmp_147_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:19  %tmp_152_1 = select i1 %tmp_32, i11 %p_channels_load_3_1_c, i11 %p_Val2_10

]]></Node>
<StgValue><ssdm name="tmp_152_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:67  store i32 %tmp_46_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:68  %tmp_40 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_10, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:69  %tmp_48_cast = zext i24 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70  %test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_V_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:71  store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:13  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:20  %p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:23  %tmp_143_2 = icmp ult i11 %p_Val2_11, 200

]]></Node>
<StgValue><ssdm name="tmp_143_2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:24  %tmp_147_2 = icmp ugt i11 %p_Val2_11, -248

]]></Node>
<StgValue><ssdm name="tmp_147_2"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:25  %p_channels_load_3_2_c = select i1 %tmp_143_2, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_3_2_c"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %tmp_33 = or i1 %tmp_143_2, %tmp_147_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:27  %tmp_152_2 = select i1 %tmp_33, i11 %p_channels_load_3_2_c, i11 %p_Val2_11

]]></Node>
<StgValue><ssdm name="tmp_152_2"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:71  store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:72  %tmp_41 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_11, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:73  %tmp_50_cast = zext i24 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_V_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:75  store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:12  %p_Val2_4 = sext i15 %p_Val2_8 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:14  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_4, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:20  %p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:28  %p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_s_10"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:31  %tmp_143_3 = icmp ult i11 %p_Val2_12, 200

]]></Node>
<StgValue><ssdm name="tmp_143_3"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:32  %tmp_147_3 = icmp ugt i11 %p_Val2_12, -248

]]></Node>
<StgValue><ssdm name="tmp_147_3"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:33  %p_channels_load_3_3_c = select i1 %tmp_143_3, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_3_3_c"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp_34 = or i1 %tmp_143_3, %tmp_147_3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:35  %tmp_152_3 = select i1 %tmp_34, i11 %p_channels_load_3_3_c, i11 %p_Val2_12

]]></Node>
<StgValue><ssdm name="tmp_152_3"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:75  store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:76  %tmp_42 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_12, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:77  %tmp_52_cast = zext i24 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:78  %test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_V_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:79  store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:21  %p_Val2_5 = sext i15 %p_Val2_9 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:22  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_5, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:28  %p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_s_10"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:36  %p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39  %tmp_138_4 = icmp ult i11 %p_Val2_13, 200

]]></Node>
<StgValue><ssdm name="tmp_138_4"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40  %tmp_140_4 = icmp ugt i11 %p_Val2_13, -248

]]></Node>
<StgValue><ssdm name="tmp_140_4"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:41  %p_channels_load_1_4_c = select i1 %tmp_138_4, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_1_4_c"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %tmp_35 = or i1 %tmp_138_4, %tmp_140_4

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:43  %tmp_148_4 = select i1 %tmp_35, i11 %p_channels_load_1_4_c, i11 %p_Val2_13

]]></Node>
<StgValue><ssdm name="tmp_148_4"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:79  store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:80  %tmp_43 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_13, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:81  %tmp_54_cast = zext i24 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82  %test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_V_addr_4"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:83  store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:29  %p_Val2_6 = sext i15 %p_Val2_s_10 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:30  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_6, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:36  %p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:44  %op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)

]]></Node>
<StgValue><ssdm name="op_V_assign_1_0_4"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45  %tmp_141_5 = icmp ult i11 %p_Val2_14, 200

]]></Node>
<StgValue><ssdm name="tmp_141_5"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:46  %tmp_146_5 = icmp ugt i11 %p_Val2_14, -248

]]></Node>
<StgValue><ssdm name="tmp_146_5"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:47  %p_channels_load_2_5_c = select i1 %tmp_141_5, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_2_5_c"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp_36 = or i1 %tmp_141_5, %tmp_146_5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:49  %tmp_150_5 = select i1 %tmp_36, i11 %p_channels_load_2_5_c, i11 %p_Val2_14

]]></Node>
<StgValue><ssdm name="tmp_150_5"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:83  store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="11" op_2_bw="13">
<![CDATA[
_ifconv:84  %tmp_44 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_14, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:85  %tmp_56_cast = zext i24 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_V_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:87  store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:37  %p_Val2_7 = sext i15 %p_Val2_1 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:38  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_7, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:44  %op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)

]]></Node>
<StgValue><ssdm name="op_V_assign_1_0_4"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:50  %op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)

]]></Node>
<StgValue><ssdm name="op_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:51  %tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %op_V_assign_1_0_4, i32 12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:52  %icmp = icmp sgt i3 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:87  store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:88  %tmp_45 = sext i15 %p_Val2_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_V_addr_6"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:90  store i32 %tmp_45, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="198" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="15">
<![CDATA[
_ifconv:50  %op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)

]]></Node>
<StgValue><ssdm name="op_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
_ifconv:53  %p_Val2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:54  %p_Val2_2_cast = zext i14 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:55  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_2_cast, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:56  %tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %op_V_assign_2_0_5, i32 11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:57  %icmp1 = icmp slt i4 %tmp_53, 1

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:58  %tmp_1_i = icmp slt i15 %op_V_assign_2_0_5, 6144

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:59  %tmp_38_cast = select i1 %icmp1, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:60  %tmp_37 = select i1 %tmp_1_i, i2 %tmp_38_cast, i2 -2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:90  store i32 %tmp_45, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:91  %tmp_46 = sext i15 %p_Val2_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92  %test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_V_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:93  store i32 %tmp_46, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="2" op_2_bw="13">
<![CDATA[
_ifconv:61  %p_Val2_3 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_37, i13 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:62  %p_Val2_3_cast = zext i15 %p_Val2_3 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:63  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_3_cast, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:93  store i32 %tmp_46, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:94  %tmp_47 = sext i15 %p_Val2_s_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:95  %test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_V_addr_8"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:96  store i32 %tmp_47, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:64  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:96  store i32 %tmp_47, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:97  %tmp_48 = sext i15 %p_Val2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:98  %test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_V_addr_9"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:99  store i32 %tmp_48, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="223" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:64  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:99  store i32 %tmp_48, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:100  %tmp_49 = zext i14 %p_Val2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:101  %test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_V_addr_10"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:102  store i32 %tmp_49, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:64  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:102  store i32 %tmp_49, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:103  %tmp_50 = zext i15 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:104  %test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_V_addr_11"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:105  store i32 %tmp_50, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:64  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:105  store i32 %tmp_50, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %errors_load = load i32* @errors, align 4

]]></Node>
<StgValue><ssdm name="errors_load"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_s = add i32 %errors_load, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 %tmp_s, i32* @errors, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:0  %lost_load = load i32* @lost, align 4

]]></Node>
<StgValue><ssdm name="lost_load"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_26 = add nsw i32 %lost_load, 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_26, i32* @lost, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:64  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0">
<![CDATA[
_ifconv:106  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
