# do /home/borg/.local/lib/python3.6/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_fulladder(tb) -L vunit_lib -L lib -g/tb_fulladder/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/,tb path : /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 18:04:36 on Apr 03,2021
# ** Warning: Design size of 21444 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 18:04:38 on Apr 03,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
