Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 16:50:22 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/chunkIter_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------+
|      Characteristics      |                                               Path #1                                               |
+---------------------------+-----------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                              |
| Path Delay                | 4.458                                                                                               |
| Logic Delay               | 2.738(62%)                                                                                          |
| Net Delay                 | 1.720(38%)                                                                                          |
| Clock Skew                | -0.039                                                                                              |
| Slack                     | 5.568                                                                                               |
| Clock Uncertainty         | 0.035                                                                                               |
| Clock Pair Classification | Timed                                                                                               |
| Clock Delay Group         | Same Clock                                                                                          |
| Logic Levels              | 10                                                                                                  |
| Routes                    | NA                                                                                                  |
| Logical Path              | FDRE/C-(3)-LUT3-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(1)-CARRY4-(1)-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                              |
| End Point Clock           | ap_clk                                                                                              |
| DSP Block                 | None                                                                                                |
| RAM Registers             | None-None                                                                                           |
| IO Crossings              | 0                                                                                                   |
| Config Crossings          | 0                                                                                                   |
| SLR Crossings             | 0                                                                                                   |
| PBlocks                   | 0                                                                                                   |
| High Fanout               | 3                                                                                                   |
| ASYNC REG                 | 0                                                                                                   |
| Dont Touch                | 0                                                                                                   |
| Mark Debug                | 0                                                                                                   |
| Start Point Pin Primitive | FDRE/C                                                                                              |
| End Point Pin Primitive   | FDRE/D                                                                                              |
| Start Point Pin           | or_ln13_reg_561_reg[0]/C                                                                            |
| End Point Pin             | t1_reg_566_reg[31]/D                                                                                |
+---------------------------+-----------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (148, 99)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+---+---+---+---+---+---+----+
| End Point Clock | Requirement |  0  |  1  | 2 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
+-----------------+-------------+-----+-----+---+---+---+---+---+---+---+----+
| ap_clk          | 10.000ns    | 228 | 129 | 1 | 4 | 4 | 8 | 4 | 4 | 4 |  4 |
+-----------------+-------------+-----+-----+---+---+---+---+---+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 390 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


