

================================================================
== Synthesis Summary Report of 'block_mm'
================================================================
+ General Information: 
    * Date:           Mon Jul 28 11:59:01 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        block_mm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |              Modules             |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |          |            |            |     |
    |              & Loops             |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ block_mm                        |  Timing|  -0.24|       54|  270.000|         -|       55|     -|        no|     -|  48 (~0%)|  2519 (~0%)|  24613 (1%)|    -|
    | + block_mm_Pipeline_loadA        |       -|   1.52|       10|   50.000|         -|       10|     -|        no|     -|         -|    11 (~0%)|    70 (~0%)|    -|
    |  o loadA                         |       -|   3.65|        8|   40.000|         2|        1|     8|       yes|     -|         -|           -|           -|    -|
    | + block_mm_Pipeline_2            |       -|   2.56|       18|   90.000|         -|       18|     -|        no|     -|         -|     7 (~0%)|    49 (~0%)|    -|
    |  o Loop 1                        |       -|   3.65|       16|   80.000|         1|        1|    16|       yes|     -|         -|           -|           -|    -|
    | + block_mm_Pipeline_partialsum   |       -|   0.48|       12|   60.000|         -|       12|     -|        no|     -|  48 (~0%)|  1293 (~0%)|  1158 (~0%)|    -|
    |  o partialsum                    |       -|   3.65|       10|   50.000|         4|        1|     8|       yes|     -|         -|           -|           -|    -|
    | + block_mm_Pipeline_writeoutput  |  Timing|  -0.24|        6|   30.000|         -|        6|     -|        no|     -|         -|  1067 (~0%)|  22984 (1%)|    -|
    |  o writeoutput                   |       -|   3.65|        4|   20.000|         2|        1|     4|       yes|     -|         -|           -|           -|    -|
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| Arows     | 128        |
| Bcols     | 128        |
+-----------+------------+

* Other Ports
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| ABpartial_i | ap_ovld | 512      |
| ABpartial_o | ap_ovld | 512      |
| it          | ap_none | 32       |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| Arows     | in        | stream<blockvec, 0>& |
| Bcols     | in        | stream<blockvec, 0>& |
| ABpartial | inout     | &                    |
| it        | in        | int                  |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------------+-----------+
| Argument  | HW Interface       | HW Type   |
+-----------+--------------------+-----------+
| Arows     | Arows              | interface |
| Bcols     | Bcols              | interface |
| ABpartial | ABpartial_i        | port      |
| ABpartial | ABpartial_o        | port      |
| ABpartial | ABpartial_o_ap_vld | port      |
| it        | it                 | port      |
+-----------+--------------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + block_mm                       | 48  |        |             |     |        |         |
|  + block_mm_Pipeline_loadA       | 0   |        |             |     |        |         |
|    add_ln28_fu_132_p2            | -   |        | add_ln28    | add | fabric | 0       |
|  + block_mm_Pipeline_2           | 0   |        |             |     |        |         |
|    empty_17_fu_260_p2            | -   |        | empty_17    | add | fabric | 0       |
|  + block_mm_Pipeline_partialsum  | 48  |        |             |     |        |         |
|    add_ln43_fu_552_p2            | -   |        | add_ln43    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U22        | 3   |        | mul_ln48    | mul | auto   | 0       |
|    add_ln48_fu_717_p2            | -   |        | add_ln48    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U23        | 3   |        | mul_ln48_1  | mul | auto   | 0       |
|    add_ln48_1_fu_722_p2          | -   |        | add_ln48_1  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U24        | 3   |        | mul_ln48_2  | mul | auto   | 0       |
|    add_ln48_2_fu_727_p2          | -   |        | add_ln48_2  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U25        | 3   |        | mul_ln48_3  | mul | auto   | 0       |
|    add_ln48_3_fu_732_p2          | -   |        | add_ln48_3  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U26        | 3   |        | mul_ln48_4  | mul | auto   | 0       |
|    add_ln48_4_fu_737_p2          | -   |        | add_ln48_4  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U27        | 3   |        | mul_ln48_5  | mul | auto   | 0       |
|    add_ln48_5_fu_742_p2          | -   |        | add_ln48_5  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U28        | 3   |        | mul_ln48_6  | mul | auto   | 0       |
|    add_ln48_6_fu_747_p2          | -   |        | add_ln48_6  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U29        | 3   |        | mul_ln48_7  | mul | auto   | 0       |
|    add_ln48_7_fu_752_p2          | -   |        | add_ln48_7  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U30        | 3   |        | mul_ln48_8  | mul | auto   | 0       |
|    add_ln48_8_fu_757_p2          | -   |        | add_ln48_8  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U31        | 3   |        | mul_ln48_9  | mul | auto   | 0       |
|    add_ln48_9_fu_762_p2          | -   |        | add_ln48_9  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U32        | 3   |        | mul_ln48_10 | mul | auto   | 0       |
|    add_ln48_10_fu_767_p2         | -   |        | add_ln48_10 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U33        | 3   |        | mul_ln48_11 | mul | auto   | 0       |
|    add_ln48_11_fu_772_p2         | -   |        | add_ln48_11 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U34        | 3   |        | mul_ln48_12 | mul | auto   | 0       |
|    add_ln48_12_fu_777_p2         | -   |        | add_ln48_12 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U35        | 3   |        | mul_ln48_13 | mul | auto   | 0       |
|    add_ln48_13_fu_782_p2         | -   |        | add_ln48_13 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U36        | 3   |        | mul_ln48_14 | mul | auto   | 0       |
|    add_ln48_14_fu_787_p2         | -   |        | add_ln48_14 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U37        | 3   |        | mul_ln48_15 | mul | auto   | 0       |
|    add_ln48_15_fu_792_p2         | -   |        | add_ln48_15 | add | fabric | 0       |
|  + block_mm_Pipeline_writeoutput | 0   |        |             |     |        |         |
|    add_ln54_fu_228_p2            | -   |        | add_ln54    | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+------+---------+
| Name                                                              | BRAM | URAM | Pragma | Variable                                                      | Storage | Impl | Latency |
+-------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+------+---------+
| + block_mm                                                        | 0    | 0    |        |                                                               |         |      |         |
|   block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U   | -    | -    |        | block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A   | ram_1p  | auto | 1       |
|   block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U | -    | -    |        | block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 | ram_1p  | auto | 1       |
|   block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U | -    | -    |        | block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 | ram_1p  | auto | 1       |
|   block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U | -    | -    |        | block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 | ram_1p  | auto | 1       |
+-------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+----------------+---------+----------------------------------+-------------------------------------------------------------------+
| Type           | Options | Location                         | Messages                                                          |
+----------------+---------+----------------------------------+-------------------------------------------------------------------+
| loop_tripcount | min     | block_mm_fast.cpp:27 in block_mm | '#pragma HLS loop_tripcount' can only be applied inside loop body |
+----------------+---------+----------------------------------+-------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------+--------------------------------------+
| Type            | Options                    | Location                             |
+-----------------+----------------------------+--------------------------------------+
| pipeline        | II=1                       | block_mm_fast.cpp:29 in block_mm     |
| array_partition | variable=A complete dim=1  | block_mm_fast.cpp:40 in block_mm, A  |
| array_partition | variable=AB complete dim=1 | block_mm_fast.cpp:41 in block_mm, AB |
| array_partition | variable=AB complete dim=2 | block_mm_fast.cpp:42 in block_mm, AB |
| pipeline        | II=1                       | block_mm_fast.cpp:44 in block_mm     |
| pipeline        | II=1                       | block_mm_fast.cpp:55 in block_mm     |
+-----------------+----------------------------+--------------------------------------+


