Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Sep 01 15:47:22 2017
| Host         : CND71251GJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 80
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 67         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X35Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X32Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X33Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X32Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X34Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X33Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X35Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X36Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X29Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X34Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X31Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X30Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on devicestatus_tri_i[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on eth_mdio_mdc_mdio_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on eth_mii_crs relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_dv relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_er relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[0] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[1] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[2] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[3] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out2_system_clk_wiz_0_0 VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on spi_io0_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on spi_io1_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on spi_sck_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on spi_ss_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on ddr3_sdram_reset_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on eth_mdio_mdc_mdc relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on eth_mii_rst_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on eth_mii_tx_en relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[0] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[1] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[2] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[3] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on gpio_tri_o[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on gpio_tri_o[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on gpio_tri_o[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on gpio_tri_o[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on pwm[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on pwm[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on pwm[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on pwm[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on pwm[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on pwm[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on pwm[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on pwm[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>


