-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sat Sep 11 12:20:24 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                      37  133268     133273            1  0        ? 
    Design Total:                                     37  133268     133273            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                                             Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: amba]                                                                                                                              
    ccs_axi4_lite_slave_indirect(0,14,32,32,0,12,32,0)            960.000     0.000      0.000            0.000 0.635          1           0 
    ccs_axi4_lite_slave_indirect(0,15,32,32,0,12,32,0)            960.000     0.000      0.000            0.000 0.635          1           0 
    ccs_axi4_lite_slave_indirect(1,14,32,32,0,12,32,0)            960.000     0.000      0.000            0.000 0.635          0           1 
    ccs_axi4_lite_slave_indirect(1,15,32,32,0,12,32,0)            960.000     0.000      0.000            0.000 0.635          0           1 
    ccs_axi4_lite_slave_insync(12,0,12,32,0)                       30.000     0.000      0.000            0.000 0.103          1           1 
    ccs_axi4_lite_slave_outsync(18,0,12,32,0)                      30.000     0.000      0.000            0.000 0.103          1           1 
    ccs_axi4_slave_mem(13,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.635          1           1 
    ccs_axi4_slave_mem(16,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.635          1           1 
    ccs_axi4_slave_mem(17,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.635          1           1 
    [Lib: cluster]                                                                                                                           
    modulo_add_d2b0eb37ae7b9da6b6482c3e5a37a5c960f8()              96.000     0.000      0.000            0.000 0.102          1           1 
    modulo_sub_4b9d4a8c3392ffaece13b91b879140226381()              64.000     0.000      0.000            0.000 0.102          1           1 
    mult_b2c38bf0c7290d57699e4384f1b60d6970f0()                  6883.000     0.000      0.000            0.000 0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                                     
    mgc_add(10,0,10,0,10)                                          10.000     0.000     10.000            9.000 0.558          1           1 
    mgc_add(10,0,2,1,11)                                           10.000     0.000     10.000            9.000 0.558          1           1 
    mgc_add(11,0,10,0,11)                                          11.000     0.000     11.000           10.000 0.562          1           0 
    mgc_add(11,0,11,0,11)                                          11.000     0.000     11.000           10.000 0.562          1           1 
    mgc_add(32,0,32,0,32)                                          32.000     0.000     32.000           31.000 0.646          2           2 
    mgc_add(4,0,1,1,4)                                              4.000     0.000      4.000            3.000 0.250          1           0 
    mgc_add(4,0,4,0,4)                                              4.000     0.000      4.000            3.000 0.250          1           1 
    mgc_add(5,0,2,1,5)                                              5.000     0.000      5.000            4.000 0.538          1           1 
    mgc_add3(10,0,10,0,10,0,10)                                    10.000     0.000     10.000            9.000 0.835          1           1 
    mgc_and(1,2)                                                    1.000     0.000      1.000            0.000 0.266          0          35 
    mgc_and(1,5)                                                    1.000     0.000      1.000            0.000 0.266          0           1 
    mgc_and(10,2)                                                  10.000     0.000     10.000            0.000 0.266          0           6 
    mgc_and(32,2)                                                  32.000     0.000     32.000            0.000 0.266          0           1 
    mgc_mul(10,0,10,0,10)                                         667.000     1.000      0.000            0.000 2.070          1           1 
    mgc_mux(1,1,2)                                                  1.000     0.000      1.000            0.000 0.266          0           1 
    mgc_mux(10,1,2)                                                10.000     0.000     10.000            0.000 0.266          0           4 
    mgc_mux(11,1,2)                                                11.000     0.000     11.000            0.000 0.266          0           2 
    mgc_mux(32,1,2)                                                32.000     0.000     32.000            0.000 0.266          0           5 
    mgc_mux(4,1,2)                                                  4.000     0.000      4.000            0.000 0.266          0           2 
    mgc_nand(1,2)                                                   1.000     0.000      1.000            0.000 0.266          0           1 
    mgc_nor(1,2)                                                    1.000     0.000      1.000            0.000 0.266          0          16 
    mgc_not(1)                                                      0.000     0.000      0.000            0.000 0.000          0          28 
    mgc_not(10)                                                     0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                     0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                      0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                     1.000     0.000      1.000            0.000 0.266          0           8 
    mgc_or(1,3)                                                     1.000     0.000      1.000            0.000 0.266          0           6 
    mgc_or(1,5)                                                     1.000     0.000      1.000            0.000 0.266          0           2 
    mgc_or(1,9)                                                     2.000     0.000      2.000            0.000 0.532          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                      0.000     0.000      0.000            0.000 0.103          0           8 
    mgc_reg_pos(1,0,0,1,1,1,1)                                      0.000     0.000      0.000            0.000 0.103          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.103          0           6 
    mgc_reg_pos(11,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.103          0           9 
    mgc_reg_pos(4,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_shift_l(1,0,4,10)                                           8.738     0.000      8.738            0.000 0.266          1           0 
    mgc_shift_l(1,0,4,11)                                           9.595     0.000      9.595            0.000 0.266          1           1 
    [Lib: mgc_ioport]                                                                                                                        
    mgc_io_sync(0)                                                  0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                             
    TOTAL AREA (After Assignment):                              13087.595     1.000    518.000          106.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:  12717.3         13240.6         13092.6        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:          12717.3 (100%)  13235.6 (100%)  13087.6 (100%) 
      MUX:                 0.0           415.3   (3%)    231.0   (2%) 
      FUNC:             7917.3  (62%)   7853.3  (59%)   7893.6  (60%) 
      LOGIC:               0.0           167.0   (1%)    163.0   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              4800.0  (38%)   4800.0  (36%)   4800.0  (37%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f.sva                    32         Y           Y      COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help.sva                 32         Y           Y      COMP_LOOP:twiddle_help.sva                            
    factor2.sva                                32         Y                  factor2.sva                                           
    p.sva                                      32         Y           Y      p.sva                                                 
    p:rsci.idat.bfwt                           32         Y           Y      p:rsci.idat.bfwt                                      
    twiddle:rsci.s_din.bfwt                    32         Y           Y      twiddle:rsci.s_din.bfwt                               
    twiddle_h:rsci.s_din.bfwt                  32         Y           Y      twiddle_h:rsci.s_din.bfwt                             
    vec:rsci.s_din.bfwt                        32         Y           Y      vec:rsci.s_din.bfwt                                   
    vec:rsci.s_dout.core                       32         Y                  vec:rsci.s_dout.core                                  
    STAGE_LOOP:lshift.psp.sva                  11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0).sva#1                     11         Y           Y      VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:k(10:0).sva(9:0)                 10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    VEC_LOOP:acc#1.cse.sva                     10         Y           Y      VEC_LOOP:acc#1.cse.sva                                
                                                                             VEC_LOOP:j(10:0).sva(9:0)                             
    VEC_LOOP:acc#10.cse.sva                    10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    reg(twiddle:rsci.s_raddr.core).cse         10         Y                  reg(twiddle:rsci.s_raddr.core).cse                    
    vec:rsci.s_raddr.core                      10         Y                  vec:rsci.s_raddr.core                                 
    vec:rsci.s_waddr.core                      10         Y                  vec:rsci.s_waddr.core                                 
    STAGE_LOOP:i(3:0).sva                       4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    complete:rsci.bcwt                          1                            complete:rsci.bcwt                                    
    core.wten                                   1                            core.wten                                             
    p:rsci.bcwt                                 1                            p:rsci.bcwt                                           
    reg(complete:rsci.oswt).cse                 1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                        1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                          1         Y                  reg(ensig.cgo).cse                                    
    reg(p:rsci.oswt).cse                        1         Y                  reg(p:rsci.oswt).cse                                  
    reg(run:rsci.oswt).cse                      1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                  1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse           1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                    1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                      1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                               1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                          1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                    1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                           1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                         1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                               1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                             1                            vec:rsci.bcwt#1                                       
                                                                                                                                   
    Total:                                    393            385         282 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.72) 
    
  Timing Report
    Critical Path
      Max Delay:  2.9550101025641027
      Slack:      2.0449898974358973
      
      Path                                                                                                Startpoint                                                            Endpoint                                                   Delay  Slack  
      --------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ---------------------------------------------------------- ------ ------
      1                                                                                                   inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core) 2.9550 2.0450 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                                                        0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                  0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1                                                    mgc_not_4                                                                                                                        0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                 0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc                                               mgc_addc_4_0_4_0_4                                                                                                               0.2500 0.3526 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                            0.0000 0.3526 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1                                             mgc_mux_4_1_2                                                                                                                    0.2660 0.6186 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                          0.0000 0.6186 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                         mgc_shift_l_v5_1_0_4_11                                                                                                          0.2660 0.8846 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                  0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)                                                                                                                                                                    0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm                                                                                                                                                                0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                               mgc_mul_10_0_10_0_10                                                                                                             2.0704 2.9550 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                            0.0000 2.9550 
        inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core)                                        mgc_reg_pos_10_0_0_0_0_1_1                                                                                                       0.0000 2.9550 
                                                                                                                                                                                                                                                         
      2                                                                                                   inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core) 2.7050 2.2950 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                                                        0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                  0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1                                             mgc_mux_4_1_2                                                                                                                    0.2660 0.3686 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                          0.0000 0.3686 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                         mgc_shift_l_v5_1_0_4_11                                                                                                          0.2660 0.6346 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                  0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)                                                                                                                                                                    0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm                                                                                                                                                                0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                               mgc_mul_10_0_10_0_10                                                                                                             2.0704 2.7050 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                            0.0000 2.7050 
        inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core)                                        mgc_reg_pos_10_0_0_0_0_1_1                                                                                                       0.0000 2.7050 
                                                                                                                                                                                                                                                         
      3                                                                                                   inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core) 2.6024 2.3976 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                             inPlaceNTT_DIF_precomp:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#6                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#6.itm                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1                                             mgc_mux_4_1_2                                                                                                                    0.2660 0.2660 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#1.itm                                                                                                                                                                          0.0000 0.2660 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                         mgc_shift_l_v5_1_0_4_11                                                                                                          0.2660 0.5321 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                  0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0)                                                                                                                                                                    0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(9-0).itm                                                                                                                                                                0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                               mgc_mul_10_0_10_0_10                                                                                                             2.0704 2.6024 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                            0.0000 2.6024 
        inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core)                                        mgc_reg_pos_10_0_0_0_0_1_1                                                                                                       0.0000 2.6024 
                                                                                                                                                                                                                                                         
      4                                                                                                   inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                         inPlaceNTT_DIF_precomp:core/modulo_sub():cmp               2.4586 2.5414 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                                                     ccs_axi4_slave_mem_13_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_din                                                                                                                                                                                0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din                                                                                                                                                              0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                             mgc_mux_32_1_2                                                                                                                   0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt                                                                                                                                                         0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_din.mxwt                                                                                                                                                                           0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core/vec:rsci.s_din.mxwt                                                                                                                                                                                    0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                        mgc_addc_32_0_32_0_32                                                                                                            0.6460 1.5466 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm                                                                                                                                                                                     0.0000 1.5466 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp                                                      modulo_sub                                                                                                                       0.0000 2.4586 
                                                                                                                                                                                                                                                         
      5                                                                                                   inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                         inPlaceNTT_DIF_precomp:core/modulo_add():cmp               2.4586 2.5414 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                                                     ccs_axi4_slave_mem_13_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_din                                                                                                                                                                                0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din                                                                                                                                                              0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                             mgc_mux_32_1_2                                                                                                                   0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt                                                                                                                                                         0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_din.mxwt                                                                                                                                                                           0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core/vec:rsci.s_din.mxwt                                                                                                                                                                                    0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5                                                        mgc_addc_32_0_32_0_32                                                                                                            0.6460 1.5466 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm                                                                                                                                                                                     0.0000 1.5466 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                      modulo_add                                                                                                                       0.0000 2.4586 
                                                                                                                                                                                                                                                         
      6                                                                                                   inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                         inPlaceNTT_DIF_precomp:core/modulo_add():cmp               2.3447 2.6553 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                                                     ccs_axi4_slave_mem_13_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_rrdy                                                                                                                                                                               0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_rrdy                                                                                                                                                           0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#1                           mgc_and_1_2                                                                                                                      0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt                                                                                                                                                             0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt                                                                                                                                                                                 0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt                                                                                                                                                               0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:or#1                              mgc_or_1_3                                                                                                                       0.2660 1.1667 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp                                                                                                                                                           0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp                                                                                                                                                                             0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp                                                                                                                                                                                      0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp                                                                                                                                                                              0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/and                                                           mgc_and_1_5                                                                                                                      0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/core.wen                                                                                                                                                                                               0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#14                                               mgc_and_1_2                                                                                                                      0.2660 1.4327 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                  0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                          0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                      modulo_add                                                                                                                       0.0000 2.3447 
                                                                                                                                                                                                                                                         
      7                                                                                                   inPlaceNTT_DIF_precomp:core:twiddle_h:rsci/twiddle_h:rsci             inPlaceNTT_DIF_precomp:core/modulo_add():cmp               2.3447 2.6553 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci/twiddle_h:rsci                                         ccs_axi4_slave_mem_17_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci/twiddle_h:rsci.s_rrdy                                                                                                                                                                   0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.s_rrdy                                                                                                                                         0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#1 mgc_and_1_2                                                                                                                      0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt                                                                                                                                           0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci/twiddle_h:rsci.biwt                                                                                                                                                                     0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt                                                                                                                                             0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:or#1    mgc_or_1_3                                                                                                                       0.2660 1.1667 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp                                                                                                                                         0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp                                                                                                                                                                 0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.wen_comp                                                                                                                                                                                0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/twiddle_h:rsci.wen_comp                                                                                                                                                                        0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/and                                                           mgc_and_1_5                                                                                                                      0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/core.wen                                                                                                                                                                                               0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#14                                               mgc_and_1_2                                                                                                                      0.2660 1.4327 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                  0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                          0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                      modulo_add                                                                                                                       0.0000 2.3447 
                                                                                                                                                                                                                                                         
      8                                                                                                   inPlaceNTT_DIF_precomp:core:twiddle:rsci/twiddle:rsci                 inPlaceNTT_DIF_precomp:core/modulo_add():cmp               2.3447 2.6553 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:twiddle:rsci/twiddle:rsci                                             ccs_axi4_slave_mem_16_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci/twiddle:rsci.s_rrdy                                                                                                                                                                       0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy                                                                                                                                               0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#1        mgc_and_1_2                                                                                                                      0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt                                                                                                                                                 0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci/twiddle:rsci.biwt                                                                                                                                                                         0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt                                                                                                                                                   0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:or#1           mgc_or_1_3                                                                                                                       0.2660 1.1667 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp                                                                                                                                               0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci/twiddle:rsci.wen_comp                                                                                                                                                                     0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.wen_comp                                                                                                                                                                                  0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/twiddle:rsci.wen_comp                                                                                                                                                                          0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/and                                                           mgc_and_1_5                                                                                                                      0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/core.wen                                                                                                                                                                                               0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#14                                               mgc_and_1_2                                                                                                                      0.2660 1.4327 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                  0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                          0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                      modulo_add                                                                                                                       0.0000 2.3447 
                                                                                                                                                                                                                                                         
      9                                                                                                   inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                         inPlaceNTT_DIF_precomp:core/modulo_add():cmp               2.3447 2.6553 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci                                                     ccs_axi4_slave_mem_13_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                                                        0.6346 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.s_wrdy                                                                                                                                                                               0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_wrdy                                                                                                                                                           0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#6                           mgc_and_1_2                                                                                                                      0.2660 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1                                                                                                                                                           0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt#1                                                                                                                                                                               0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1                                                                                                                                                             0.0000 0.9006 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:or#3                              mgc_or_1_3                                                                                                                       0.2660 1.1667 
        inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1                                                                                                                                                         0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp#1                                                                                                                                                                           0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp#1                                                                                                                                                                                    0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp#1                                                                                                                                                                            0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/and                                                           mgc_and_1_5                                                                                                                      0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:staller/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core/core.wen                                                                                                                                                                                               0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                       0.0000 1.1667 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#14                                               mgc_and_1_2                                                                                                                      0.2660 1.4327 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                  0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                          0.0000 1.4327 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                      modulo_add                                                                                                                       0.0000 2.3447 
                                                                                                                                                                                                                                                         
      10                                                                                                  inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))           inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core) 2.1730 2.8270 
                                                                                                                                                                                                                                                         
        Instance                                                                                          Component                                                                                                                        Delta  Delay  
        --------                                                                                          ---------                                                                                                                        -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                       mgc_reg_pos_10_0_0_0_0_1_1                                                                                                       0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)                                                                                                                                                                             0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                               mgc_mul_10_0_10_0_10                                                                                                             2.0704 2.1730 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                            0.0000 2.1730 
        inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core)                                        mgc_reg_pos_10_0_0_0_0_1_1                                                                                                       0.0000 2.1730 
                                                                                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                          Port                               Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------- --------------------------------- ------ ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                    slc(fsm_output)(1)#1.itm          5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                    or#14.itm                         4.7340  0.2660          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                  or#15.itm                         4.7340  0.2660          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.s_raddr.core)                                            VEC_LOOP:mux#3.itm                3.7964  1.2036          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.s_waddr.core)                                            VEC_LOOP:mux#4.itm                4.6314  0.3686          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.s_dout.core)                                             VEC_LOOP:mux#5.itm                4.6315  0.3685          
      inPlaceNTT_DIF_precomp:core/reg(p:rsci.oswt)                                                      VEC_LOOP:p:not.itm                5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                slc(fsm_output)(3).itm            5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.s_raddr.core)                                        COMP_LOOP:twiddle_f:mul.itm       2.0450  2.9550          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                               and#55.itm                        3.2697  1.7303          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                         slc(fsm_output)(17)#1.itm         5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                        or#23.rmff                        4.2019  0.7981          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                      or#25.rmff                        3.5559  1.4441          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                             run:rsci.ivld.mxwt                4.6314  0.3686          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm 3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                p:rsci.idat.mxwt                  4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                            z.out                             2.0450  2.9550          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                       COMP_LOOP:k:COMP_LOOP:k:and.itm   3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)                                           twiddle_h:rsci.s_din.mxwt         4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)                                              twiddle:rsci.s_din.mxwt           4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                   COMP_LOOP:k:COMP_LOOP:k:and#1.itm 3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))                                                 z.out#1                           3.2457  1.7543          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                  VEC_LOOP:acc#10.cse.sva:mx0w0     3.7964  1.2036          
      inPlaceNTT_DIF_precomp:core/reg(factor2)                                                          vec:rsci.s_din.mxwt               2.5414  2.4586          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                               if:nor.itm                        3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                          run:rsci.ivld                     4.6314  0.3686          
      inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                         VEC_LOOP:nor.itm                  3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                       VEC_LOOP:nor#3.itm                3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)                   vec:rsci.s_din                    4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core:p:rsci:p:rsc.@:wait_dp/reg(p:rsci.bcwt)                               p:nor.itm                         3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:p:rsci:p:rsc.@:wait_dp/reg(p:rsci.idat.bfwt)                          p:rsci.idat                       4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             COMP_LOOP:twiddle_f:nor.itm       3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       COMP_LOOP:twiddle_help:nor.itm    3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din              4.0994  0.9006          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                if:nor#3.itm                      3.3013  1.6987          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                not.itm                           3.8333  1.1667          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.triosy                    4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.RVALID                    4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.RRESP                     4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.RDATA                     4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.ARREADY                   4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.BVALID                    4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.BRESP                     4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.WREADY                    4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.AWREADY                   4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RVALID                    4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RUSER                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RLAST                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RRESP                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RDATA                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.RID                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.ARREADY                   4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.BVALID                    4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.BUSER                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.BRESP                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.BID                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.WREADY                    4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.AWREADY                   4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.triosy.lz                 4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.RVALID                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.RRESP                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.RDATA                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.ARREADY                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.BVALID                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.BRESP                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.WREADY                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.AWREADY                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.triosy.lz                   4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.RVALID                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.RRESP                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.RDATA                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.ARREADY                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.BVALID                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.BRESP                       4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.WREADY                      4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.AWREADY                     4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.triosy.lz                   4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RVALID                4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RUSER                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RLAST                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RRESP                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RDATA                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.RID                   4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.ARREADY               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.BVALID                4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.BUSER                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.BRESP                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.BID                   4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.WREADY                4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.AWREADY               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.triosy.lz             4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RVALID              4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RUSER               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RLAST               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RRESP               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RDATA               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.RID                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.ARREADY             4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.BVALID              4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.BUSER               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.BRESP               4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.BID                 4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.WREADY              4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.AWREADY             4.3654  0.6346          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.triosy.lz           4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.triosy               4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.RVALID               4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.RRESP                4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.RDATA                4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.ARREADY              4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.BVALID               4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.BRESP                4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.WREADY               4.8974  0.1026          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.AWREADY              4.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        11     2 
    -                                                        10     1 
    add3                                                              
    -                                                        10     1 
    and                                                               
    -                                                        32     1 
    -                                                        10     6 
    -                                                         1    36 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    modulo_add_d2b0eb37ae7b9da6b6482c3e5a37a5c960f8                   
    -                                                        32     1 
    modulo_sub_4b9d4a8c3392ffaece13b91b879140226381                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     1 
    mult_b2c38bf0c7290d57699e4384f1b60d6970f0                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32     5 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1     1 
    nand                                                              
    -                                                         1     1 
    nor                                                               
    -                                                         1    16 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     1 
    -                                                         1    28 
    or                                                                
    -                                                         1    17 
    read_port                                                         
    -                                                        32     2 
    read_ram                                                          
    -                                                        32     3 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32     9 
    -                                                        11     2 
    -                                                        10     6 
    -                                                         1    19 
    
  End of Report
