{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536343947217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536343947224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 13:12:27 2018 " "Processing started: Fri Sep 07 13:12:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536343947224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343947224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343947224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536343948177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536343948178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-keyboard " "Found design unit 1: Keyboard-keyboard" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536343964341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536343964341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Keyboard " "Elaborating entity \"Keyboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536343964395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "green Keyboard.vhd(13) " "VHDL Signal Declaration warning at Keyboard.vhd(13): used implicit default value for signal \"green\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536343964396 "|Keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data Keyboard.vhd(173) " "VHDL Process Statement warning at Keyboard.vhd(173): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536343964397 "|Keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x2 Keyboard.vhd(189) " "VHDL Process Statement warning at Keyboard.vhd(189): inferring latch(es) for signal or variable \"x2\", which holds its previous value in one or more paths through the process" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536343964399 "|Keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x Keyboard.vhd(189) " "VHDL Process Statement warning at Keyboard.vhd(189): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536343964399 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Keyboard.vhd(189) " "Inferred latch for \"x\[0\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Keyboard.vhd(189) " "Inferred latch for \"x\[1\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Keyboard.vhd(189) " "Inferred latch for \"x\[2\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] Keyboard.vhd(189) " "Inferred latch for \"x\[3\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] Keyboard.vhd(189) " "Inferred latch for \"x\[4\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] Keyboard.vhd(189) " "Inferred latch for \"x\[5\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] Keyboard.vhd(189) " "Inferred latch for \"x\[6\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[0\] Keyboard.vhd(189) " "Inferred latch for \"x2\[0\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[1\] Keyboard.vhd(189) " "Inferred latch for \"x2\[1\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[2\] Keyboard.vhd(189) " "Inferred latch for \"x2\[2\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964400 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[3\] Keyboard.vhd(189) " "Inferred latch for \"x2\[3\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[4\] Keyboard.vhd(189) " "Inferred latch for \"x2\[4\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[5\] Keyboard.vhd(189) " "Inferred latch for \"x2\[5\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[6\] Keyboard.vhd(189) " "Inferred latch for \"x2\[6\]\" at Keyboard.vhd(189)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] Keyboard.vhd(173) " "Inferred latch for \"data\[1\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] Keyboard.vhd(173) " "Inferred latch for \"data\[2\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] Keyboard.vhd(173) " "Inferred latch for \"data\[3\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] Keyboard.vhd(173) " "Inferred latch for \"data\[4\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] Keyboard.vhd(173) " "Inferred latch for \"data\[5\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964401 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] Keyboard.vhd(173) " "Inferred latch for \"data\[6\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964402 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] Keyboard.vhd(173) " "Inferred latch for \"data\[7\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964402 "|Keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] Keyboard.vhd(173) " "Inferred latch for \"data\[8\]\" at Keyboard.vhd(173)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343964402 "|Keyboard"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\]\$latch " "Latch x\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965170 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\]\$latch " "Latch x\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965170 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\]\$latch " "Latch x\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965170 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\]\$latch " "Latch x\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965170 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\]\$latch " "Latch x\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\]\$latch " "Latch x\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\]\$latch " "Latch x\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[0\]\$latch " "Latch x2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[1\]\$latch " "Latch x2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[2\]\$latch " "Latch x2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[3\]\$latch " "Latch x2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965171 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[4\]\$latch " "Latch x2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965172 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[5\]\$latch " "Latch x2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965172 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x2\[6\]\$latch " "Latch x2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[5\] " "Ports D and ENA on the latch are fed by the same signal data\[5\]" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1536343965172 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 189 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1536343965172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green GND " "Pin \"green\" is stuck at GND" {  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536343965212 "|Keyboard|green"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536343965212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1536343965321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536343966134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536343966134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536343966192 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536343966192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536343966192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536343966192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536343966212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 13:12:46 2018 " "Processing ended: Fri Sep 07 13:12:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536343966212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536343966212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536343966212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536343966212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1536343968128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536343968140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 13:12:47 2018 " "Processing started: Fri Sep 07 13:12:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536343968140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536343968140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536343968140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536343968589 ""}
{ "Info" "0" "" "Project  = Keyboard" {  } {  } 0 0 "Project  = Keyboard" 0 0 "Fitter" 0 0 1536343968590 ""}
{ "Info" "0" "" "Revision = Keyboard" {  } {  } 0 0 "Revision = Keyboard" 0 0 "Fitter" 0 0 1536343968591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1536343968704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536343968705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Keyboard EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Keyboard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536343968718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536343968807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536343968807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1536343969449 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1536343969463 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536343969986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536343969986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536343969990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536343969990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536343969990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536343969990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1536343969990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1536343969990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536343969994 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1536343971621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Keyboard.sdc " "Synopsys Design Constraints File file not found: 'Keyboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1536343971622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1536343971623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1536343971626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1536343971627 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1536343971627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal1~2  " "Automatically promoted node Equal1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536343971646 ""}  } { { "Keyboard.vhd" "" { Text "C:/Users/user/Desktop/Keyboard/Keyboard.vhd" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536343971646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536343972085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536343972090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536343972091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536343972094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536343972095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536343972102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536343972110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536343972111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536343972228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1536343972228 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536343972228 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536343972298 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1536343972304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536343977173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536343977352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536343977409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536343984509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536343984509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536343984820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y61 X22_Y73 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/Keyboard/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y61 to location X22_Y73"} { { 12 { 0 ""} 11 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1536343989574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536343989574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1536343992434 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1536343992434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536343992436 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1536343992606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536343992619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536343992962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536343992962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536343993308 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536343993861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Keyboard/output_files/Keyboard.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Keyboard/output_files/Keyboard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536343994365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536343994775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 13:13:14 2018 " "Processing ended: Fri Sep 07 13:13:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536343994775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536343994775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536343994775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536343994775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536343996210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536343996217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 13:13:16 2018 " "Processing started: Fri Sep 07 13:13:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536343996217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1536343996217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1536343996217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1536343996808 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1536344000934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1536344001100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536344001497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 13:13:21 2018 " "Processing ended: Fri Sep 07 13:13:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536344001497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536344001497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536344001497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1536344001497 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1536344002187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1536344003293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536344003302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 13:13:22 2018 " "Processing started: Fri Sep 07 13:13:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536344003302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1536344003302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Keyboard -c Keyboard " "Command: quartus_sta Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1536344003302 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1536344003615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1536344004134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1536344004134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004213 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1536344004848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Keyboard.sdc " "Synopsys Design Constraints File file not found: 'Keyboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1536344004867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1536344004868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[0\] count\[0\] " "create_clock -period 1.000 -name count\[0\] count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1536344004868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data\[1\] data\[1\] " "create_clock -period 1.000 -name data\[1\] data\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1536344004868 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536344004868 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1536344004870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536344004871 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1536344004871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1536344004883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1536344004940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1536344004940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.618 " "Worst-case setup slack is -5.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.618            -259.835 clock  " "   -5.618            -259.835 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -27.834 data\[1\]  " "   -2.248             -27.834 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -14.413 count\[0\]  " "   -2.125             -14.413 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.826 " "Worst-case hold slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -0.826 clock  " "   -0.826              -0.826 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 data\[1\]  " "    0.405               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 count\[0\]  " "    1.373               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.635 " "Worst-case recovery slack is -6.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.635            -211.036 clock  " "   -6.635            -211.036 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 clock  " "    1.175               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 clock  " "   -3.000             -68.535 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 data\[1\]  " "    0.411               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 count\[0\]  " "    0.440               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344004966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344004966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1536344005093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1536344005130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1536344005537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536344005605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1536344005638 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1536344005638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.049 " "Worst-case setup slack is -5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049            -233.591 clock  " "   -5.049            -233.591 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066             -25.815 data\[1\]  " "   -2.066             -25.815 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868             -12.639 count\[0\]  " "   -1.868             -12.639 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.754 " "Worst-case hold slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -0.754 clock  " "   -0.754              -0.754 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 data\[1\]  " "    0.275               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 count\[0\]  " "    1.279               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.918 " "Worst-case recovery slack is -5.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.918            -188.366 clock  " "   -5.918            -188.366 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.012 " "Worst-case removal slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 clock  " "    1.012               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 clock  " "   -3.000             -68.535 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 count\[0\]  " "    0.383               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 data\[1\]  " "    0.422               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005682 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1536344005811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536344005909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1536344005914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1536344005914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.271 " "Worst-case setup slack is -2.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271             -98.771 clock  " "   -2.271             -98.771 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -9.785 data\[1\]  " "   -0.893              -9.785 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886              -5.722 count\[0\]  " "   -0.886              -5.722 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.816 " "Worst-case hold slack is -0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -0.816 clock  " "   -0.816              -0.816 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 data\[1\]  " "    0.271               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 count\[0\]  " "    0.984               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.862 " "Worst-case recovery slack is -2.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862             -90.931 clock  " "   -2.862             -90.931 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clock  " "    0.392               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.301 clock  " "   -3.000             -62.301 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 data\[1\]  " "    0.334               0.000 data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 count\[0\]  " "    0.427               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536344005959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536344005959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1536344006881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1536344006882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536344007043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 13:13:27 2018 " "Processing ended: Fri Sep 07 13:13:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536344007043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536344007043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536344007043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1536344007043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1536344008540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536344008547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 13:13:28 2018 " "Processing started: Fri Sep 07 13:13:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536344008547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1536344008547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1536344008547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1536344009626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_7_1200mv_85c_slow.vo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_7_1200mv_85c_slow.vo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344009833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_7_1200mv_0c_slow.vo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_7_1200mv_0c_slow.vo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344009872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_min_1200mv_0c_fast.vo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344009917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard.vo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard.vo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344009969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_7_1200mv_85c_v_slow.sdo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344010015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_7_1200mv_0c_v_slow.sdo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344010065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_min_1200mv_0c_v_fast.sdo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344010115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Keyboard_v.sdo C:/Users/user/Desktop/Keyboard/simulation/modelsim/ simulation " "Generated file Keyboard_v.sdo in folder \"C:/Users/user/Desktop/Keyboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1536344010171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536344010215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 13:13:30 2018 " "Processing ended: Fri Sep 07 13:13:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536344010215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536344010215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536344010215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1536344010215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1536344010933 ""}
