# VHDL complier
•This is the project I implemented in the course:Object Oriented Programming, using C++ to analysis Verilog statement.

•To test te project, you can use the test verilog files bus.evl, cpu8_flat.evl, cpu32_flat.evl, io.evl or any other evl files, change the directory to test.
