Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 15:25:48 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Red_screen_timing_summary_routed.rpt -pb Red_screen_timing_summary_routed.pb -rpx Red_screen_timing_summary_routed.rpx -warn_on_violation
| Design       : Red_screen
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.570        0.000                      0                   38        0.172        0.000                      0                   38        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz_pixel  {0.000 19.862}     39.724          25.174          
  clkfbout_clk_wiz_pixel   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz_pixel       35.570        0.000                      0                   38        0.172        0.000                      0                   38       19.362        0.000                       0                    22  
  clkfbout_clk_wiz_pixel                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_pixel
  To Clock:  clk_pixel_clk_wiz_pixel

Setup :            0  Failing Endpoints,  Worst Slack       35.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.684ns (18.760%)  route 2.962ns (81.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.392     3.325    Pulser_V/Pixel_puls_H_n_14
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[6]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.373    38.895    Pulser_V/Counter_V_reg[6]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.684ns (18.760%)  route 2.962ns (81.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.392     3.325    Pulser_V/Pixel_puls_H_n_14
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.373    38.895    Pulser_V/Counter_V_reg[7]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.684ns (18.760%)  route 2.962ns (81.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.392     3.325    Pulser_V/Pixel_puls_H_n_14
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[8]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.373    38.895    Pulser_V/Counter_V_reg[8]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.684ns (18.760%)  route 2.962ns (81.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.392     3.325    Pulser_V/Pixel_puls_H_n_14
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[9]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.373    38.895    Pulser_V/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.629ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.684ns (18.760%)  route 2.962ns (81.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.392     3.325    Pulser_V/Pixel_puls_H_n_14
    SLICE_X85Y127        FDRE                                         r  Pulser_V/Counter_V_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X85Y127        FDRE                                         r  Pulser_V/Counter_V_reg[2]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X85Y127        FDRE (Setup_fdre_C_R)       -0.314    38.954    Pulser_V/Counter_V_reg[2]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 35.629    

Slack (MET) :             35.777ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.684ns (19.551%)  route 2.814ns (80.449%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.245     3.177    Pulser_V/Pixel_puls_H_n_14
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.314    38.954    Pulser_V/Counter_V_reg[3]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                 35.777    

Slack (MET) :             35.777ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.684ns (19.551%)  route 2.814ns (80.449%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.245     3.177    Pulser_V/Pixel_puls_H_n_14
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[4]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.314    38.954    Pulser_V/Counter_V_reg[4]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                 35.777    

Slack (MET) :             35.777ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.684ns (19.551%)  route 2.814ns (80.449%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.830     2.836    Pulser_V/Pixel_puls_H/E[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I0_O)        0.097     2.933 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=8, routed)           0.245     3.177    Pulser_V/Pixel_puls_H_n_14
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[5]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.314    38.954    Pulser_V/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                 35.777    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.587ns (18.913%)  route 2.517ns (81.087%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.777     2.783    Pulser_V/Counter_V
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X82Y127        FDRE (Setup_fdre_C_CE)      -0.150    39.118    Pulser_V/Counter_V_reg[0]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_pixel_clk_wiz_pixel rise@39.724ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.587ns (18.913%)  route 2.517ns (81.087%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 39.009 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.296    -0.321    Pulser_V/Pixel_puls_H/CLK
    SLICE_X84Y115        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.393     0.072 f  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=33, routed)          1.631     1.702    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.097     1.799 f  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.109     1.909    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I4_O)        0.097     2.006 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=11, routed)          0.777     2.783    Pulser_V/Counter_V
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                     39.724    39.724 r  
    E3                                                0.000    39.724 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.724    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.986 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.903    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.513 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.747    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.819 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          1.189    39.009    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[1]/C
                         clock pessimism              0.346    39.354    
                         clock uncertainty           -0.086    39.268    
    SLICE_X82Y127        FDRE (Setup_fdre_C_CE)      -0.150    39.118    Pulser_V/Counter_V_reg[1]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                 36.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.161%)  route 0.091ns (32.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Pulser_V/Counter_V_reg[1]/Q
                         net (fo=9, routed)           0.091    -0.342    Pulser_V/Counter_V_reg__0[1]
    SLICE_X83Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  Pulser_V/Counter_V[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    Pulser_V/p_0_in[5]
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[5]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.092    -0.469    Pulser_V/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.605%)  route 0.128ns (40.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Pulser_V/Counter_V_reg[0]/Q
                         net (fo=10, routed)          0.128    -0.305    Pulser_V/Counter_V_reg__0[0]
    SLICE_X83Y127        LUT4 (Prop_lut4_I2_O)        0.048    -0.257 r  Pulser_V/Counter_V[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Pulser_V/Counter_V[3]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.105    -0.456    Pulser_V/Counter_V_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.190ns (59.545%)  route 0.129ns (40.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Pulser_V/Counter_V_reg[0]/Q
                         net (fo=10, routed)          0.129    -0.304    Pulser_V/Counter_V_reg__0[0]
    SLICE_X83Y127        LUT5 (Prop_lut5_I2_O)        0.049    -0.255 r  Pulser_V/Counter_V[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Pulser_V/p_0_in[4]
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[4]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.104    -0.457    Pulser_V/Counter_V_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.828%)  route 0.153ns (45.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  Pulser_V/Counter_V_reg[3]/Q
                         net (fo=9, routed)           0.153    -0.280    Pulser_V/Counter_V_reg__0[3]
    SLICE_X82Y127        LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  Pulser_V/Counter_V[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Pulser_V/Counter_V[0]_i_1_n_0
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[0]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.091    -0.470    Pulser_V/Counter_V_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Pulser_V/Counter_V_reg[5]/Q
                         net (fo=7, routed)           0.183    -0.250    Pulser_V/Counter_V_reg__0[5]
    SLICE_X84Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  Pulser_V/Counter_V[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.205    Pulser_V/p_0_in[9]
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[9]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.121    -0.440    Pulser_V/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.861%)  route 0.159ns (46.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X83Y127        FDRE                                         r  Pulser_V/Counter_V_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  Pulser_V/Counter_V_reg[3]/Q
                         net (fo=9, routed)           0.159    -0.274    Pulser_V/Counter_V_reg__0[3]
    SLICE_X82Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  Pulser_V/Counter_V[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Pulser_V/Counter_V[1]_i_1_n_0
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X82Y127        FDRE                                         r  Pulser_V/Counter_V_reg[1]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.092    -0.469    Pulser_V/Counter_V_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    Pulser_V/Pixel_puls_H/CLK
    SLICE_X89Y114        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Pulser_V/Pixel_puls_H/Counter_reg[1]/Q
                         net (fo=33, routed)          0.166    -0.260    Pulser_V/Pixel_puls_H/Counter[1]
    SLICE_X89Y114        LUT3 (Prop_lut3_I2_O)        0.042    -0.218 r  Pulser_V/Pixel_puls_H/Counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Pulser_V/Pixel_puls_H/Counter[2]_i_1_n_0
    SLICE_X89Y114        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -0.805    Pulser_V/Pixel_puls_H/CLK
    SLICE_X89Y114        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[2]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X89Y114        FDRE (Hold_fdre_C_D)         0.107    -0.460    Pulser_V/Pixel_puls_H/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.276%)  route 0.165ns (43.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  Pulser_V/Counter_V_reg[7]/Q
                         net (fo=5, routed)           0.165    -0.245    Pulser_V/Counter_V_reg__0[7]
    SLICE_X84Y127        LUT5 (Prop_lut5_I4_O)        0.048    -0.197 r  Pulser_V/Counter_V[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    Pulser_V/p_0_in[8]
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[8]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.131    -0.443    Pulser_V/Counter_V_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Counter_V_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.925%)  route 0.165ns (44.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.574    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  Pulser_V/Counter_V_reg[7]/Q
                         net (fo=5, routed)           0.165    -0.245    Pulser_V/Counter_V_reg__0[7]
    SLICE_X84Y127        LUT4 (Prop_lut4_I3_O)        0.045    -0.200 r  Pulser_V/Counter_V[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Pulser_V/p_0_in[7]
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.814    Pulser_V/CLK
    SLICE_X84Y127        FDRE                                         r  Pulser_V/Counter_V_reg[7]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.121    -0.453    Pulser_V/Counter_V_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_pixel  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_pixel_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_pixel rise@0.000ns - clk_pixel_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    Pulser_V/Pixel_puls_H/CLK
    SLICE_X83Y116        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Pulser_V/Pixel_puls_H/Counter_reg[7]/Q
                         net (fo=40, routed)          0.159    -0.269    Pulser_V/Pixel_puls_H/Counter[7]
    SLICE_X83Y116        LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  Pulser_V/Pixel_puls_H/Counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    Pulser_V/Pixel_puls_H/Counter[9]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clocking_wizard/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clocking_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clocking_wizard/inst/CLK100MHZ_clk_wiz_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clocking_wizard/inst/clk_pixel_clk_wiz_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clocking_wizard/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    Pulser_V/Pixel_puls_H/CLK
    SLICE_X83Y116        FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[9]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.477    Pulser_V/Pixel_puls_H/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_pixel
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         39.724      38.131     BUFGCTRL_X0Y16   Clocking_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X82Y127    Pulser_V/Counter_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X82Y127    Pulser_V/Counter_V_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X85Y127    Pulser_V/Counter_V_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X83Y127    Pulser_V/Counter_V_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X83Y127    Pulser_V/Counter_V_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X83Y127    Pulser_V/Counter_V_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X84Y127    Pulser_V/Counter_V_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X84Y127    Pulser_V/Counter_V_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.637    MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X82Y127    Pulser_V/Counter_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X82Y127    Pulser_V/Counter_V_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X85Y127    Pulser_V/Counter_V_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X82Y127    Pulser_V/Counter_V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X82Y127    Pulser_V/Counter_V_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X85Y127    Pulser_V/Counter_V_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X83Y127    Pulser_V/Counter_V_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X84Y127    Pulser_V/Counter_V_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_pixel
  To Clock:  clkfbout_clk_wiz_pixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_pixel
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   Clocking_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT



