INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:26:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 tehb0/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.274ns (29.813%)  route 2.999ns (70.187%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 7.195 - 6.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=610, unset)          1.280     1.280    tehb0/clk
    SLICE_X16Y112        FDCE                                         r  tehb0/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     1.539 r  tehb0/full_reg_reg/Q
                         net (fo=25, routed)          0.565     2.104    tehb0/full_reg
    SLICE_X18Y113        LUT3 (Prop_lut3_I1_O)        0.043     2.147 r  tehb0/Memory_reg[2][1]_srl3_i_1/O
                         net (fo=4, routed)           0.541     2.689    tehb0/data_reg_reg[1]_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I2_O)        0.043     2.732 r  tehb0/data_reg[6]_i_4/O
                         net (fo=21, routed)          0.414     3.146    control_merge4/oehb1/cmpi2_dataOutArray_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.043     3.189 r  control_merge4/oehb1/full_reg_i_2__7/O
                         net (fo=6, routed)           0.378     3.567    control_merge5/fork_C1/generateBlocks[0].regblock/oehb1_valid
    SLICE_X18Y115        LUT3 (Prop_lut3_I2_O)        0.051     3.618 r  control_merge5/fork_C1/generateBlocks[0].regblock/end_valid_INST_0_i_6/O
                         net (fo=4, routed)           0.683     4.301    control_merge5/fork_C1/generateBlocks[0].regblock/constant2_pValidArray_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I0_O)        0.138     4.439 r  control_merge5/fork_C1/generateBlocks[0].regblock/minusOp__0_carry_i_1/O
                         net (fo=1, routed)           0.109     4.548    mem_controller0/DI[0]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.801 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.801    mem_controller0/minusOp__0_carry_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.855 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.855    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.909 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.909    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.963 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.963    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.017 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.007     5.024    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.078 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.078    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.132 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.132    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     5.252 r  mem_controller0/minusOp__0_carry__6/O[2]
                         net (fo=2, routed)           0.301     5.553    mem_controller0/counter[30]
    SLICE_X3Y127         FDCE                                         r  mem_controller0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=610, unset)          1.195     7.195    mem_controller0/clk
    SLICE_X3Y127         FDCE                                         r  mem_controller0/counter_reg[30]/C
                         clock pessimism              0.085     7.280    
                         clock uncertainty           -0.035     7.245    
    SLICE_X3Y127         FDCE (Setup_fdce_C_D)       -0.103     7.142    mem_controller0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  1.588    




