ISim log file
Running: C:\Users\pravinkumar\Documents\GitHub\AsyncARM\cpu_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=        16, r5=         0 at time                  107
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=        16, r5=        16 at time                  117
 In ALU, mul00000000000000000000000100000000 00000000000000000000000000010000 00000000000000000000000000010000 1 
In RGB, r1=00000000000000000000000100000000, r2=         0, r3=         0, r4=        16, r5=        16 at time                  131
In RGB, r1=00000000000000000000000011111111, r2=         0, r3=         0, r4=        16, r5=        16 at time                  143
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=        16, r5=         0 at time                  107
In RGB, r1=00000000000000000000000000000000, r2=         0, r3=         0, r4=        16, r5=        16 at time                  117
In RGB, r1=00000000000000000000000100000000, r2=         0, r3=         0, r4=        16, r5=        16 at time                  131
In RGB, r1=00000000000000000000000011111111, r2=         0, r3=         0, r4=        16, r5=        16 at time                  143
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
