INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/AES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/AES_ENC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_round_key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/Key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/Mix_columns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mix_columns
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sources_1/new/Shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Xilinx/FPGA_lab/AES/AES.srcs/sim_1/new/AES_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_sim
