
Bai5_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036a8  08007ec8  08007ec8  00017ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b570  0800b570  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b570  0800b570  0001b570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b578  0800b578  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b578  0800b578  0001b578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b57c  0800b57c  0001b57c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000324  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000039c  2000039c  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cc7d  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d1e  00000000  00000000  0003cd25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001578  00000000  00000000  00040a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001400  00000000  00000000  00041fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000246ad  00000000  00000000  000433c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c2f6  00000000  00000000  00067a6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d389c  00000000  00000000  00083d63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001575ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d30  00000000  00000000  00157654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007eb0 	.word	0x08007eb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007eb0 	.word	0x08007eb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2108      	movs	r1, #8
 8000580:	4802      	ldr	r0, [pc, #8]	; (800058c <button_init+0x14>)
 8000582:	f003 f821 	bl	80035c8 <HAL_GPIO_WritePin>
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40020c00 	.word	0x40020c00

08000590 <button_Scan>:

void button_Scan(){
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2108      	movs	r1, #8
 800059a:	482f      	ldr	r0, [pc, #188]	; (8000658 <button_Scan+0xc8>)
 800059c:	f003 f814 	bl	80035c8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	482c      	ldr	r0, [pc, #176]	; (8000658 <button_Scan+0xc8>)
 80005a6:	f003 f80f 	bl	80035c8 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005aa:	230a      	movs	r3, #10
 80005ac:	2202      	movs	r2, #2
 80005ae:	492b      	ldr	r1, [pc, #172]	; (800065c <button_Scan+0xcc>)
 80005b0:	482b      	ldr	r0, [pc, #172]	; (8000660 <button_Scan+0xd0>)
 80005b2:	f004 fe36 	bl	8005222 <HAL_SPI_Receive>
	  int button_index = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005be:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005c0:	2300      	movs	r3, #0
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	e03f      	b.n	8000646 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db06      	blt.n	80005da <button_Scan+0x4a>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b03      	cmp	r3, #3
 80005d0:	dc03      	bgt.n	80005da <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	3304      	adds	r3, #4
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e018      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2b03      	cmp	r3, #3
 80005de:	dd07      	ble.n	80005f0 <button_Scan+0x60>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b07      	cmp	r3, #7
 80005e4:	dc04      	bgt.n	80005f0 <button_Scan+0x60>
			  button_index = 7 - i;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f1c3 0307 	rsb	r3, r3, #7
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	e00d      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b07      	cmp	r3, #7
 80005f4:	dd06      	ble.n	8000604 <button_Scan+0x74>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b0b      	cmp	r3, #11
 80005fa:	dc03      	bgt.n	8000604 <button_Scan+0x74>
			  button_index = i + 4;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3304      	adds	r3, #4
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	e003      	b.n	800060c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f1c3 0317 	rsb	r3, r3, #23
 800060a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800060c:	4b13      	ldr	r3, [pc, #76]	; (800065c <button_Scan+0xcc>)
 800060e:	881a      	ldrh	r2, [r3, #0]
 8000610:	897b      	ldrh	r3, [r7, #10]
 8000612:	4013      	ands	r3, r2
 8000614:	b29b      	uxth	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d005      	beq.n	8000626 <button_Scan+0x96>
 800061a:	4a12      	ldr	r2, [pc, #72]	; (8000664 <button_Scan+0xd4>)
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	2100      	movs	r1, #0
 8000620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000624:	e009      	b.n	800063a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000626:	4a0f      	ldr	r2, [pc, #60]	; (8000664 <button_Scan+0xd4>)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800062e:	3301      	adds	r3, #1
 8000630:	b299      	uxth	r1, r3
 8000632:	4a0c      	ldr	r2, [pc, #48]	; (8000664 <button_Scan+0xd4>)
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800063a:	897b      	ldrh	r3, [r7, #10]
 800063c:	085b      	lsrs	r3, r3, #1
 800063e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b0f      	cmp	r3, #15
 800064a:	ddbc      	ble.n	80005c6 <button_Scan+0x36>
	  }
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020c00 	.word	0x40020c00
 800065c:	20000094 	.word	0x20000094
 8000660:	20000200 	.word	0x20000200
 8000664:	200000f0 	.word	0x200000f0

08000668 <ds3231_Write>:
			;
	};
}

void ds3231_Write(uint8_t address, uint8_t value)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af04      	add	r7, sp, #16
 800066e:	4603      	mov	r3, r0
 8000670:	460a      	mov	r2, r1
 8000672:	71fb      	strb	r3, [r7, #7]
 8000674:	4613      	mov	r3, r2
 8000676:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000678:	79bb      	ldrb	r3, [r7, #6]
 800067a:	4618      	mov	r0, r3
 800067c:	f002 fb80 	bl	8002d80 <DEC2BCD>
 8000680:	4603      	mov	r3, r0
 8000682:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	b29a      	uxth	r2, r3
 8000688:	230a      	movs	r3, #10
 800068a:	9302      	str	r3, [sp, #8]
 800068c:	2301      	movs	r3, #1
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	f107 030f 	add.w	r3, r7, #15
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	2301      	movs	r3, #1
 8000698:	21d0      	movs	r1, #208	; 0xd0
 800069a:	4803      	ldr	r0, [pc, #12]	; (80006a8 <ds3231_Write+0x40>)
 800069c:	f003 f90c 	bl	80038b8 <HAL_I2C_Mem_Write>
}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000170 	.word	0x20000170

080006ac <ds3231_ReadTime>:

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, time_data, 7, 50);
}

void ds3231_ReadTime()
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80006b2:	230a      	movs	r3, #10
 80006b4:	9302      	str	r3, [sp, #8]
 80006b6:	2307      	movs	r3, #7
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	4b25      	ldr	r3, [pc, #148]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	2200      	movs	r2, #0
 80006c2:	21d0      	movs	r1, #208	; 0xd0
 80006c4:	4823      	ldr	r0, [pc, #140]	; (8000754 <ds3231_ReadTime+0xa8>)
 80006c6:	f003 f9f1 	bl	8003aac <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 80006ca:	4b21      	ldr	r3, [pc, #132]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 fb3c 	bl	8002d4c <BCD2DEC>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b1f      	ldr	r3, [pc, #124]	; (8000758 <ds3231_ReadTime+0xac>)
 80006da:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006de:	785b      	ldrb	r3, [r3, #1]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f002 fb33 	bl	8002d4c <BCD2DEC>
 80006e6:	4603      	mov	r3, r0
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b1c      	ldr	r3, [pc, #112]	; (800075c <ds3231_ReadTime+0xb0>)
 80006ec:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80006ee:	4b18      	ldr	r3, [pc, #96]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006f0:	789b      	ldrb	r3, [r3, #2]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fb2a 	bl	8002d4c <BCD2DEC>
 80006f8:	4603      	mov	r3, r0
 80006fa:	461a      	mov	r2, r3
 80006fc:	4b18      	ldr	r3, [pc, #96]	; (8000760 <ds3231_ReadTime+0xb4>)
 80006fe:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000700:	4b13      	ldr	r3, [pc, #76]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	4618      	mov	r0, r3
 8000706:	f002 fb21 	bl	8002d4c <BCD2DEC>
 800070a:	4603      	mov	r3, r0
 800070c:	461a      	mov	r2, r3
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <ds3231_ReadTime+0xb8>)
 8000710:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f002 fb18 	bl	8002d4c <BCD2DEC>
 800071c:	4603      	mov	r3, r0
 800071e:	461a      	mov	r2, r3
 8000720:	4b11      	ldr	r3, [pc, #68]	; (8000768 <ds3231_ReadTime+0xbc>)
 8000722:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000726:	795b      	ldrb	r3, [r3, #5]
 8000728:	4618      	mov	r0, r3
 800072a:	f002 fb0f 	bl	8002d4c <BCD2DEC>
 800072e:	4603      	mov	r3, r0
 8000730:	461a      	mov	r2, r3
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <ds3231_ReadTime+0xc0>)
 8000734:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000738:	799b      	ldrb	r3, [r3, #6]
 800073a:	4618      	mov	r0, r3
 800073c:	f002 fb06 	bl	8002d4c <BCD2DEC>
 8000740:	4603      	mov	r3, r0
 8000742:	461a      	mov	r2, r3
 8000744:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <ds3231_ReadTime+0xc4>)
 8000746:	701a      	strb	r2, [r3, #0]
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000118 	.word	0x20000118
 8000754:	20000170 	.word	0x20000170
 8000758:	20000110 	.word	0x20000110
 800075c:	20000112 	.word	0x20000112
 8000760:	20000115 	.word	0x20000115
 8000764:	20000114 	.word	0x20000114
 8000768:	20000113 	.word	0x20000113
 800076c:	20000116 	.word	0x20000116
 8000770:	20000111 	.word	0x20000111

08000774 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08e      	sub	sp, #56	; 0x38
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]
 800078a:	615a      	str	r2, [r3, #20]
 800078c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800078e:	463b      	mov	r3, r7
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
 800079c:	615a      	str	r2, [r3, #20]
 800079e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <MX_FSMC_Init+0xec>)
 80007a2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80007a6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80007a8:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <MX_FSMC_Init+0xec>)
 80007aa:	4a2e      	ldr	r2, [pc, #184]	; (8000864 <MX_FSMC_Init+0xf0>)
 80007ac:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80007ae:	4b2c      	ldr	r3, [pc, #176]	; (8000860 <MX_FSMC_Init+0xec>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <MX_FSMC_Init+0xec>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80007ba:	4b29      	ldr	r3, [pc, #164]	; (8000860 <MX_FSMC_Init+0xec>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80007c0:	4b27      	ldr	r3, [pc, #156]	; (8000860 <MX_FSMC_Init+0xec>)
 80007c2:	2210      	movs	r2, #16
 80007c4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80007c6:	4b26      	ldr	r3, [pc, #152]	; (8000860 <MX_FSMC_Init+0xec>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80007cc:	4b24      	ldr	r3, [pc, #144]	; (8000860 <MX_FSMC_Init+0xec>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <MX_FSMC_Init+0xec>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80007d8:	4b21      	ldr	r3, [pc, #132]	; (8000860 <MX_FSMC_Init+0xec>)
 80007da:	2200      	movs	r2, #0
 80007dc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80007de:	4b20      	ldr	r3, [pc, #128]	; (8000860 <MX_FSMC_Init+0xec>)
 80007e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007e4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80007e6:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <MX_FSMC_Init+0xec>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <MX_FSMC_Init+0xec>)
 80007ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007f2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_FSMC_Init+0xec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80007fa:	4b19      	ldr	r3, [pc, #100]	; (8000860 <MX_FSMC_Init+0xec>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000800:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_FSMC_Init+0xec>)
 8000802:	2200      	movs	r2, #0
 8000804:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000806:	230f      	movs	r3, #15
 8000808:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800080a:	230f      	movs	r3, #15
 800080c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800080e:	233c      	movs	r3, #60	; 0x3c
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000816:	2310      	movs	r3, #16
 8000818:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800081a:	2311      	movs	r3, #17
 800081c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800081e:	2300      	movs	r3, #0
 8000820:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000822:	2308      	movs	r3, #8
 8000824:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000826:	230f      	movs	r3, #15
 8000828:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800082a:	2309      	movs	r3, #9
 800082c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000832:	2310      	movs	r3, #16
 8000834:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000836:	2311      	movs	r3, #17
 8000838:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800083e:	463a      	mov	r2, r7
 8000840:	f107 031c 	add.w	r3, r7, #28
 8000844:	4619      	mov	r1, r3
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <MX_FSMC_Init+0xec>)
 8000848:	f005 f8ce 	bl	80059e8 <HAL_SRAM_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000852:	f000 ffb3 	bl	80017bc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000856:	bf00      	nop
 8000858:	3738      	adds	r7, #56	; 0x38
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000120 	.word	0x20000120
 8000864:	a0000104 	.word	0xa0000104

08000868 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800087c:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <HAL_FSMC_MspInit+0x88>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d131      	bne.n	80008e8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <HAL_FSMC_MspInit+0x88>)
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	603b      	str	r3, [r7, #0]
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 8000890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000892:	4a18      	ldr	r2, [pc, #96]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6393      	str	r3, [r2, #56]	; 0x38
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 800089c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80008a6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80008aa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80008b8:	230c      	movs	r3, #12
 80008ba:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	4619      	mov	r1, r3
 80008c0:	480d      	ldr	r0, [pc, #52]	; (80008f8 <HAL_FSMC_MspInit+0x90>)
 80008c2:	f002 fce5 	bl	8003290 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80008c6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80008ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80008d8:	230c      	movs	r3, #12
 80008da:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4619      	mov	r1, r3
 80008e0:	4806      	ldr	r0, [pc, #24]	; (80008fc <HAL_FSMC_MspInit+0x94>)
 80008e2:	f002 fcd5 	bl	8003290 <HAL_GPIO_Init>
 80008e6:	e000      	b.n	80008ea <HAL_FSMC_MspInit+0x82>
    return;
 80008e8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000098 	.word	0x20000098
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40020c00 	.word	0x40020c00

08000900 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000908:	f7ff ffae 	bl	8000868 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08c      	sub	sp, #48	; 0x30
 8000918:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	4b6f      	ldr	r3, [pc, #444]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a6e      	ldr	r2, [pc, #440]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000934:	f043 0310 	orr.w	r3, r3, #16
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b6c      	ldr	r3, [pc, #432]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	61bb      	str	r3, [r7, #24]
 8000944:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	4b68      	ldr	r3, [pc, #416]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a67      	ldr	r2, [pc, #412]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000950:	f043 0304 	orr.w	r3, r3, #4
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b65      	ldr	r3, [pc, #404]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f003 0304 	and.w	r3, r3, #4
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b61      	ldr	r3, [pc, #388]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a60      	ldr	r2, [pc, #384]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800096c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b5e      	ldr	r3, [pc, #376]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b5a      	ldr	r3, [pc, #360]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a59      	ldr	r2, [pc, #356]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b57      	ldr	r3, [pc, #348]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b53      	ldr	r3, [pc, #332]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a52      	ldr	r2, [pc, #328]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009a4:	f043 0308 	orr.w	r3, r3, #8
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b50      	ldr	r3, [pc, #320]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0308 	and.w	r3, r3, #8
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b4c      	ldr	r3, [pc, #304]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a4b      	ldr	r2, [pc, #300]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b49      	ldr	r3, [pc, #292]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b45      	ldr	r3, [pc, #276]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a44      	ldr	r2, [pc, #272]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009dc:	f043 0302 	orr.w	r3, r3, #2
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b42      	ldr	r3, [pc, #264]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0302 	and.w	r3, r3, #2
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2170      	movs	r1, #112	; 0x70
 80009f2:	483f      	ldr	r0, [pc, #252]	; (8000af0 <MX_GPIO_Init+0x1dc>)
 80009f4:	f002 fde8 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fe:	483d      	ldr	r0, [pc, #244]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a00:	f002 fde2 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2140      	movs	r1, #64	; 0x40
 8000a08:	483b      	ldr	r0, [pc, #236]	; (8000af8 <MX_GPIO_Init+0x1e4>)
 8000a0a:	f002 fddd 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a14:	4839      	ldr	r0, [pc, #228]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000a16:	f002 fdd7 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2108      	movs	r1, #8
 8000a1e:	4838      	ldr	r0, [pc, #224]	; (8000b00 <MX_GPIO_Init+0x1ec>)
 8000a20:	f002 fdd2 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000a24:	2370      	movs	r3, #112	; 0x70
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	482d      	ldr	r0, [pc, #180]	; (8000af0 <MX_GPIO_Init+0x1dc>)
 8000a3c:	f002 fc28 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	4826      	ldr	r0, [pc, #152]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a5a:	f002 fc19 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000a5e:	23c0      	movs	r3, #192	; 0xc0
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a62:	2300      	movs	r3, #0
 8000a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4822      	ldr	r0, [pc, #136]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000a72:	f002 fc0d 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000a76:	2330      	movs	r3, #48	; 0x30
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	481a      	ldr	r0, [pc, #104]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a8a:	f002 fc01 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000a8e:	2340      	movs	r3, #64	; 0x40
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4814      	ldr	r0, [pc, #80]	; (8000af8 <MX_GPIO_Init+0x1e4>)
 8000aa6:	f002 fbf3 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480e      	ldr	r0, [pc, #56]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000ac4:	f002 fbe4 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	4808      	ldr	r0, [pc, #32]	; (8000b00 <MX_GPIO_Init+0x1ec>)
 8000ae0:	f002 fbd6 	bl	8003290 <HAL_GPIO_Init>

}
 8000ae4:	bf00      	nop
 8000ae6:	3730      	adds	r7, #48	; 0x30
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40021000 	.word	0x40021000
 8000af4:	40020800 	.word	0x40020800
 8000af8:	40021800 	.word	0x40021800
 8000afc:	40020000 	.word	0x40020000
 8000b00:	40020c00 	.word	0x40020c00

08000b04 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b0a:	4a13      	ldr	r2, [pc, #76]	; (8000b58 <MX_I2C1_Init+0x54>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b10:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <MX_I2C1_Init+0x58>)
 8000b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b40:	4804      	ldr	r0, [pc, #16]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b42:	f002 fd75 	bl	8003630 <HAL_I2C_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b4c:	f000 fe36 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000170 	.word	0x20000170
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	000186a0 	.word	0x000186a0

08000b60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a19      	ldr	r2, [pc, #100]	; (8000be4 <HAL_I2C_MspInit+0x84>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d12b      	bne.n	8000bda <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b8c:	f043 0302 	orr.w	r3, r3, #2
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b9e:	23c0      	movs	r3, #192	; 0xc0
 8000ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ba2:	2312      	movs	r3, #18
 8000ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bae:	2304      	movs	r3, #4
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480c      	ldr	r0, [pc, #48]	; (8000bec <HAL_I2C_MspInit+0x8c>)
 8000bba:	f002 fb69 	bl	8003290 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	4a08      	ldr	r2, [pc, #32]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bce:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000bda:	bf00      	nop
 8000bdc:	3728      	adds	r7, #40	; 0x28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40005400 	.word	0x40005400
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020400 	.word	0x40020400

08000bf0 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000bfa:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <LCD_WR_REG+0x1c>)
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	8013      	strh	r3, [r2, #0]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	600ffffe 	.word	0x600ffffe

08000c10 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <LCD_WR_DATA+0x1c>)
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	8053      	strh	r3, [r2, #2]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	600ffffe 	.word	0x600ffffe

08000c30 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000c36:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <LCD_RD_DATA+0x20>)
 8000c38:	885b      	ldrh	r3, [r3, #2]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000c3e:	88fb      	ldrh	r3, [r7, #6]
 8000c40:	b29b      	uxth	r3, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	600ffffe 	.word	0x600ffffe

08000c54 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	4608      	mov	r0, r1
 8000c5e:	4611      	mov	r1, r2
 8000c60:	461a      	mov	r2, r3
 8000c62:	4623      	mov	r3, r4
 8000c64:	80fb      	strh	r3, [r7, #6]
 8000c66:	4603      	mov	r3, r0
 8000c68:	80bb      	strh	r3, [r7, #4]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	807b      	strh	r3, [r7, #2]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000c72:	202a      	movs	r0, #42	; 0x2a
 8000c74:	f7ff ffbc 	bl	8000bf0 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000c78:	88fb      	ldrh	r3, [r7, #6]
 8000c7a:	0a1b      	lsrs	r3, r3, #8
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ffc6 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ffc0 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000c90:	887b      	ldrh	r3, [r7, #2]
 8000c92:	0a1b      	lsrs	r3, r3, #8
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ffba 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000c9c:	887b      	ldrh	r3, [r7, #2]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffb4 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000ca8:	202b      	movs	r0, #43	; 0x2b
 8000caa:	f7ff ffa1 	bl	8000bf0 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000cae:	88bb      	ldrh	r3, [r7, #4]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ffab 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000cba:	88bb      	ldrh	r3, [r7, #4]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ffa5 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000cc6:	883b      	ldrh	r3, [r7, #0]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff9f 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000cd2:	883b      	ldrh	r3, [r7, #0]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ff99 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000cde:	202c      	movs	r0, #44	; 0x2c
 8000ce0:	f7ff ff86 	bl	8000bf0 <LCD_WR_REG>
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd90      	pop	{r4, r7, pc}

08000cec <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <lcd_Clear+0x70>)
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	b29a      	uxth	r2, r3
 8000d0e:	4b13      	ldr	r3, [pc, #76]	; (8000d5c <lcd_Clear+0x70>)
 8000d10:	885b      	ldrh	r3, [r3, #2]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	2100      	movs	r1, #0
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f7ff ff9b 	bl	8000c54 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000d1e:	2300      	movs	r3, #0
 8000d20:	81fb      	strh	r3, [r7, #14]
 8000d22:	e011      	b.n	8000d48 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	81bb      	strh	r3, [r7, #12]
 8000d28:	e006      	b.n	8000d38 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8000d2a:	88fb      	ldrh	r3, [r7, #6]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff6f 	bl	8000c10 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000d32:	89bb      	ldrh	r3, [r7, #12]
 8000d34:	3301      	adds	r3, #1
 8000d36:	81bb      	strh	r3, [r7, #12]
 8000d38:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <lcd_Clear+0x70>)
 8000d3a:	885b      	ldrh	r3, [r3, #2]
 8000d3c:	89ba      	ldrh	r2, [r7, #12]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d3f3      	bcc.n	8000d2a <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8000d42:	89fb      	ldrh	r3, [r7, #14]
 8000d44:	3301      	adds	r3, #1
 8000d46:	81fb      	strh	r3, [r7, #14]
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <lcd_Clear+0x70>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	89fa      	ldrh	r2, [r7, #14]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d3e8      	bcc.n	8000d24 <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8000d52:	bf00      	nop
 8000d54:	bf00      	nop
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	200001c4 	.word	0x200001c4

08000d60 <lcd_Fill>:

void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4604      	mov	r4, r0
 8000d68:	4608      	mov	r0, r1
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4623      	mov	r3, r4
 8000d70:	80fb      	strh	r3, [r7, #6]
 8000d72:	4603      	mov	r3, r0
 8000d74:	80bb      	strh	r3, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	807b      	strh	r3, [r7, #2]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000d7e:	887b      	ldrh	r3, [r7, #2]
 8000d80:	3b01      	subs	r3, #1
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	883b      	ldrh	r3, [r7, #0]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	88b9      	ldrh	r1, [r7, #4]
 8000d8c:	88f8      	ldrh	r0, [r7, #6]
 8000d8e:	f7ff ff61 	bl	8000c54 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000d92:	88bb      	ldrh	r3, [r7, #4]
 8000d94:	81fb      	strh	r3, [r7, #14]
 8000d96:	e010      	b.n	8000dba <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000d98:	88fb      	ldrh	r3, [r7, #6]
 8000d9a:	81bb      	strh	r3, [r7, #12]
 8000d9c:	e006      	b.n	8000dac <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000d9e:	8c3b      	ldrh	r3, [r7, #32]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff35 	bl	8000c10 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000da6:	89bb      	ldrh	r3, [r7, #12]
 8000da8:	3301      	adds	r3, #1
 8000daa:	81bb      	strh	r3, [r7, #12]
 8000dac:	89ba      	ldrh	r2, [r7, #12]
 8000dae:	887b      	ldrh	r3, [r7, #2]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d3f4      	bcc.n	8000d9e <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	3301      	adds	r3, #1
 8000db8:	81fb      	strh	r3, [r7, #14]
 8000dba:	89fa      	ldrh	r2, [r7, #14]
 8000dbc:	883b      	ldrh	r3, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d3ea      	bcc.n	8000d98 <lcd_Fill+0x38>
		}
	}
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd90      	pop	{r4, r7, pc}

08000dcc <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	80bb      	strh	r3, [r7, #4]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000dde:	88bb      	ldrh	r3, [r7, #4]
 8000de0:	88fa      	ldrh	r2, [r7, #6]
 8000de2:	88b9      	ldrh	r1, [r7, #4]
 8000de4:	88f8      	ldrh	r0, [r7, #6]
 8000de6:	f7ff ff35 	bl	8000c54 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000dea:	887b      	ldrh	r3, [r7, #2]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff0f 	bl	8000c10 <LCD_WR_DATA>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000dfc:	b590      	push	{r4, r7, lr}
 8000dfe:	b087      	sub	sp, #28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4604      	mov	r4, r0
 8000e04:	4608      	mov	r0, r1
 8000e06:	4611      	mov	r1, r2
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4623      	mov	r3, r4
 8000e0c:	80fb      	strh	r3, [r7, #6]
 8000e0e:	4603      	mov	r3, r0
 8000e10:	80bb      	strh	r3, [r7, #4]
 8000e12:	460b      	mov	r3, r1
 8000e14:	70fb      	strb	r3, [r7, #3]
 8000e16:	4613      	mov	r3, r2
 8000e18:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000e22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e26:	085b      	lsrs	r3, r3, #1
 8000e28:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
 8000e2c:	08db      	lsrs	r3, r3, #3
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	f003 0307 	and.w	r3, r3, #7
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	bf14      	ite	ne
 8000e3e:	2301      	movne	r3, #1
 8000e40:	2300      	moveq	r3, #0
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	fb12 f303 	smulbb	r3, r2, r3
 8000e52:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	3b20      	subs	r3, #32
 8000e58:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	88fb      	ldrh	r3, [r7, #6]
 8000e60:	4413      	add	r3, r2
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	3b01      	subs	r3, #1
 8000e66:	b29c      	uxth	r4, r3
 8000e68:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	88bb      	ldrh	r3, [r7, #4]
 8000e70:	4413      	add	r3, r2
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	88b9      	ldrh	r1, [r7, #4]
 8000e7a:	88f8      	ldrh	r0, [r7, #6]
 8000e7c:	4622      	mov	r2, r4
 8000e7e:	f7ff fee9 	bl	8000c54 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000e82:	2300      	movs	r3, #0
 8000e84:	827b      	strh	r3, [r7, #18]
 8000e86:	e07a      	b.n	8000f7e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000e88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e8c:	2b0c      	cmp	r3, #12
 8000e8e:	d028      	beq.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8000e90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e94:	2b10      	cmp	r3, #16
 8000e96:	d108      	bne.n	8000eaa <lcd_ShowChar+0xae>
 8000e98:	78fa      	ldrb	r2, [r7, #3]
 8000e9a:	8a7b      	ldrh	r3, [r7, #18]
 8000e9c:	493c      	ldr	r1, [pc, #240]	; (8000f90 <lcd_ShowChar+0x194>)
 8000e9e:	0112      	lsls	r2, r2, #4
 8000ea0:	440a      	add	r2, r1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	75fb      	strb	r3, [r7, #23]
 8000ea8:	e01b      	b.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8000eaa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eae:	2b18      	cmp	r3, #24
 8000eb0:	d10b      	bne.n	8000eca <lcd_ShowChar+0xce>
 8000eb2:	78fa      	ldrb	r2, [r7, #3]
 8000eb4:	8a79      	ldrh	r1, [r7, #18]
 8000eb6:	4837      	ldr	r0, [pc, #220]	; (8000f94 <lcd_ShowChar+0x198>)
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	011b      	lsls	r3, r3, #4
 8000ec0:	4403      	add	r3, r0
 8000ec2:	440b      	add	r3, r1
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	75fb      	strb	r3, [r7, #23]
 8000ec8:	e00b      	b.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8000eca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ece:	2b20      	cmp	r3, #32
 8000ed0:	d15a      	bne.n	8000f88 <lcd_ShowChar+0x18c>
 8000ed2:	78fa      	ldrb	r2, [r7, #3]
 8000ed4:	8a7b      	ldrh	r3, [r7, #18]
 8000ed6:	4930      	ldr	r1, [pc, #192]	; (8000f98 <lcd_ShowChar+0x19c>)
 8000ed8:	0192      	lsls	r2, r2, #6
 8000eda:	440a      	add	r2, r1
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	75bb      	strb	r3, [r7, #22]
 8000ee6:	e044      	b.n	8000f72 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000ee8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d120      	bne.n	8000f32 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000ef0:	7dfa      	ldrb	r2, [r7, #23]
 8000ef2:	7dbb      	ldrb	r3, [r7, #22]
 8000ef4:	fa42 f303 	asr.w	r3, r2, r3
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <lcd_ShowChar+0x10e>
 8000f00:	883b      	ldrh	r3, [r7, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff fe84 	bl	8000c10 <LCD_WR_DATA>
 8000f08:	e003      	b.n	8000f12 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000f0a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe7f 	bl	8000c10 <LCD_WR_DATA>
				m++;
 8000f12:	7d7b      	ldrb	r3, [r7, #21]
 8000f14:	3301      	adds	r3, #1
 8000f16:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000f18:	7d7b      	ldrb	r3, [r7, #21]
 8000f1a:	7bfa      	ldrb	r2, [r7, #15]
 8000f1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f20:	fb02 f201 	mul.w	r2, r2, r1
 8000f24:	1a9b      	subs	r3, r3, r2
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d11f      	bne.n	8000f6c <lcd_ShowChar+0x170>
				{
					m=0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	757b      	strb	r3, [r7, #21]
					break;
 8000f30:	e022      	b.n	8000f78 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000f32:	7dfa      	ldrb	r2, [r7, #23]
 8000f34:	7dbb      	ldrb	r3, [r7, #22]
 8000f36:	fa42 f303 	asr.w	r3, r2, r3
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d005      	beq.n	8000f4e <lcd_ShowChar+0x152>
 8000f42:	883a      	ldrh	r2, [r7, #0]
 8000f44:	88b9      	ldrh	r1, [r7, #4]
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff3f 	bl	8000dcc <lcd_DrawPoint>
				x++;
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	3301      	adds	r3, #1
 8000f52:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000f54:	88fa      	ldrh	r2, [r7, #6]
 8000f56:	8a3b      	ldrh	r3, [r7, #16]
 8000f58:	1ad2      	subs	r2, r2, r3
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d105      	bne.n	8000f6c <lcd_ShowChar+0x170>
				{
					x=x0;
 8000f60:	8a3b      	ldrh	r3, [r7, #16]
 8000f62:	80fb      	strh	r3, [r7, #6]
					y++;
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	3301      	adds	r3, #1
 8000f68:	80bb      	strh	r3, [r7, #4]
					break;
 8000f6a:	e005      	b.n	8000f78 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000f6c:	7dbb      	ldrb	r3, [r7, #22]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	75bb      	strb	r3, [r7, #22]
 8000f72:	7dbb      	ldrb	r3, [r7, #22]
 8000f74:	2b07      	cmp	r3, #7
 8000f76:	d9b7      	bls.n	8000ee8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000f78:	8a7b      	ldrh	r3, [r7, #18]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	827b      	strh	r3, [r7, #18]
 8000f7e:	8a7a      	ldrh	r2, [r7, #18]
 8000f80:	89bb      	ldrh	r3, [r7, #12]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d380      	bcc.n	8000e88 <lcd_ShowChar+0x8c>
 8000f86:	e000      	b.n	8000f8a <lcd_ShowChar+0x18e>
		else return;
 8000f88:	bf00      	nop
				}
			}
		}
	}
}
 8000f8a:	371c      	adds	r7, #28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd90      	pop	{r4, r7, pc}
 8000f90:	080084a4 	.word	0x080084a4
 8000f94:	08008a94 	.word	0x08008a94
 8000f98:	08009c64 	.word	0x08009c64

08000f9c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d007      	beq.n	8000fc6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fb8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fbc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fc0:	22f0      	movs	r2, #240	; 0xf0
 8000fc2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000fc4:	e006      	b.n	8000fd4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fc8:	22f0      	movs	r2, #240	; 0xf0
 8000fca:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fd2:	805a      	strh	r2, [r3, #2]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	200001c4 	.word	0x200001c4

08000fe4 <lcd_init>:


void lcd_init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fee:	48aa      	ldr	r0, [pc, #680]	; (8001298 <lcd_init+0x2b4>)
 8000ff0:	f002 faea 	bl	80035c8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000ff4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ff8:	f001 ff82 	bl	8002f00 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001002:	48a5      	ldr	r0, [pc, #660]	; (8001298 <lcd_init+0x2b4>)
 8001004:	f002 fae0 	bl	80035c8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001008:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800100c:	f001 ff78 	bl	8002f00 <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff ffc3 	bl	8000f9c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001016:	20d3      	movs	r0, #211	; 0xd3
 8001018:	f7ff fdea 	bl	8000bf0 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800101c:	f7ff fe08 	bl	8000c30 <LCD_RD_DATA>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	4b9d      	ldr	r3, [pc, #628]	; (800129c <lcd_init+0x2b8>)
 8001026:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001028:	f7ff fe02 	bl	8000c30 <LCD_RD_DATA>
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	4b9a      	ldr	r3, [pc, #616]	; (800129c <lcd_init+0x2b8>)
 8001032:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001034:	f7ff fdfc 	bl	8000c30 <LCD_RD_DATA>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	4b97      	ldr	r3, [pc, #604]	; (800129c <lcd_init+0x2b8>)
 800103e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001040:	4b96      	ldr	r3, [pc, #600]	; (800129c <lcd_init+0x2b8>)
 8001042:	889b      	ldrh	r3, [r3, #4]
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	b29a      	uxth	r2, r3
 8001048:	4b94      	ldr	r3, [pc, #592]	; (800129c <lcd_init+0x2b8>)
 800104a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800104c:	f7ff fdf0 	bl	8000c30 <LCD_RD_DATA>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	4b91      	ldr	r3, [pc, #580]	; (800129c <lcd_init+0x2b8>)
 8001056:	889b      	ldrh	r3, [r3, #4]
 8001058:	4313      	orrs	r3, r2
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b8f      	ldr	r3, [pc, #572]	; (800129c <lcd_init+0x2b8>)
 800105e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001060:	20cf      	movs	r0, #207	; 0xcf
 8001062:	f7ff fdc5 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff fdd2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800106c:	20c1      	movs	r0, #193	; 0xc1
 800106e:	f7ff fdcf 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001072:	2030      	movs	r0, #48	; 0x30
 8001074:	f7ff fdcc 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001078:	20ed      	movs	r0, #237	; 0xed
 800107a:	f7ff fdb9 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800107e:	2064      	movs	r0, #100	; 0x64
 8001080:	f7ff fdc6 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001084:	2003      	movs	r0, #3
 8001086:	f7ff fdc3 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800108a:	2012      	movs	r0, #18
 800108c:	f7ff fdc0 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001090:	2081      	movs	r0, #129	; 0x81
 8001092:	f7ff fdbd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001096:	20e8      	movs	r0, #232	; 0xe8
 8001098:	f7ff fdaa 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800109c:	2085      	movs	r0, #133	; 0x85
 800109e:	f7ff fdb7 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80010a2:	2010      	movs	r0, #16
 80010a4:	f7ff fdb4 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80010a8:	207a      	movs	r0, #122	; 0x7a
 80010aa:	f7ff fdb1 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80010ae:	20cb      	movs	r0, #203	; 0xcb
 80010b0:	f7ff fd9e 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80010b4:	2039      	movs	r0, #57	; 0x39
 80010b6:	f7ff fdab 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80010ba:	202c      	movs	r0, #44	; 0x2c
 80010bc:	f7ff fda8 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f7ff fda5 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80010c6:	2034      	movs	r0, #52	; 0x34
 80010c8:	f7ff fda2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80010cc:	2002      	movs	r0, #2
 80010ce:	f7ff fd9f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80010d2:	20f7      	movs	r0, #247	; 0xf7
 80010d4:	f7ff fd8c 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80010d8:	2020      	movs	r0, #32
 80010da:	f7ff fd99 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80010de:	20ea      	movs	r0, #234	; 0xea
 80010e0:	f7ff fd86 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff fd93 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff fd90 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80010f0:	20c0      	movs	r0, #192	; 0xc0
 80010f2:	f7ff fd7d 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80010f6:	201b      	movs	r0, #27
 80010f8:	f7ff fd8a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80010fc:	20c1      	movs	r0, #193	; 0xc1
 80010fe:	f7ff fd77 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff fd84 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001108:	20c5      	movs	r0, #197	; 0xc5
 800110a:	f7ff fd71 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800110e:	2030      	movs	r0, #48	; 0x30
 8001110:	f7ff fd7e 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001114:	2030      	movs	r0, #48	; 0x30
 8001116:	f7ff fd7b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800111a:	20c7      	movs	r0, #199	; 0xc7
 800111c:	f7ff fd68 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001120:	20b7      	movs	r0, #183	; 0xb7
 8001122:	f7ff fd75 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001126:	2036      	movs	r0, #54	; 0x36
 8001128:	f7ff fd62 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 800112c:	2008      	movs	r0, #8
 800112e:	f7ff fd6f 	bl	8000c10 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8001132:	203a      	movs	r0, #58	; 0x3a
 8001134:	f7ff fd5c 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001138:	2055      	movs	r0, #85	; 0x55
 800113a:	f7ff fd69 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800113e:	20b1      	movs	r0, #177	; 0xb1
 8001140:	f7ff fd56 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff fd63 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800114a:	201a      	movs	r0, #26
 800114c:	f7ff fd60 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001150:	20b6      	movs	r0, #182	; 0xb6
 8001152:	f7ff fd4d 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001156:	200a      	movs	r0, #10
 8001158:	f7ff fd5a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800115c:	20a2      	movs	r0, #162	; 0xa2
 800115e:	f7ff fd57 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001162:	20f2      	movs	r0, #242	; 0xf2
 8001164:	f7ff fd44 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fd51 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800116e:	2026      	movs	r0, #38	; 0x26
 8001170:	f7ff fd3e 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fd4b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800117a:	20e0      	movs	r0, #224	; 0xe0
 800117c:	f7ff fd38 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001180:	200f      	movs	r0, #15
 8001182:	f7ff fd45 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001186:	202a      	movs	r0, #42	; 0x2a
 8001188:	f7ff fd42 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800118c:	2028      	movs	r0, #40	; 0x28
 800118e:	f7ff fd3f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001192:	2008      	movs	r0, #8
 8001194:	f7ff fd3c 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001198:	200e      	movs	r0, #14
 800119a:	f7ff fd39 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800119e:	2008      	movs	r0, #8
 80011a0:	f7ff fd36 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80011a4:	2054      	movs	r0, #84	; 0x54
 80011a6:	f7ff fd33 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80011aa:	20a9      	movs	r0, #169	; 0xa9
 80011ac:	f7ff fd30 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80011b0:	2043      	movs	r0, #67	; 0x43
 80011b2:	f7ff fd2d 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80011b6:	200a      	movs	r0, #10
 80011b8:	f7ff fd2a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80011bc:	200f      	movs	r0, #15
 80011be:	f7ff fd27 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7ff fd24 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff fd21 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7ff fd1e 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fd1b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80011da:	20e1      	movs	r0, #225	; 0xe1
 80011dc:	f7ff fd08 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff fd15 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80011e6:	2015      	movs	r0, #21
 80011e8:	f7ff fd12 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80011ec:	2017      	movs	r0, #23
 80011ee:	f7ff fd0f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80011f2:	2007      	movs	r0, #7
 80011f4:	f7ff fd0c 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80011f8:	2011      	movs	r0, #17
 80011fa:	f7ff fd09 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80011fe:	2006      	movs	r0, #6
 8001200:	f7ff fd06 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001204:	202b      	movs	r0, #43	; 0x2b
 8001206:	f7ff fd03 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800120a:	2056      	movs	r0, #86	; 0x56
 800120c:	f7ff fd00 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001210:	203c      	movs	r0, #60	; 0x3c
 8001212:	f7ff fcfd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001216:	2005      	movs	r0, #5
 8001218:	f7ff fcfa 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800121c:	2010      	movs	r0, #16
 800121e:	f7ff fcf7 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001222:	200f      	movs	r0, #15
 8001224:	f7ff fcf4 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001228:	203f      	movs	r0, #63	; 0x3f
 800122a:	f7ff fcf1 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800122e:	203f      	movs	r0, #63	; 0x3f
 8001230:	f7ff fcee 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001234:	200f      	movs	r0, #15
 8001236:	f7ff fceb 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800123a:	202b      	movs	r0, #43	; 0x2b
 800123c:	f7ff fcd8 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff fce5 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fce2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800124c:	2001      	movs	r0, #1
 800124e:	f7ff fcdf 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001252:	203f      	movs	r0, #63	; 0x3f
 8001254:	f7ff fcdc 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001258:	202a      	movs	r0, #42	; 0x2a
 800125a:	f7ff fcc9 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff fcd6 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001264:	2000      	movs	r0, #0
 8001266:	f7ff fcd3 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fcd0 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001270:	20ef      	movs	r0, #239	; 0xef
 8001272:	f7ff fccd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001276:	2011      	movs	r0, #17
 8001278:	f7ff fcba 	bl	8000bf0 <LCD_WR_REG>
	HAL_Delay(120);
 800127c:	2078      	movs	r0, #120	; 0x78
 800127e:	f001 fe3f 	bl	8002f00 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001282:	2029      	movs	r0, #41	; 0x29
 8001284:	f7ff fcb4 	bl	8000bf0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001288:	2201      	movs	r2, #1
 800128a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <lcd_init+0x2bc>)
 8001290:	f002 f99a 	bl	80035c8 <HAL_GPIO_WritePin>
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40020800 	.word	0x40020800
 800129c:	200001c4 	.word	0x200001c4
 80012a0:	40020000 	.word	0x40020000

080012a4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b08b      	sub	sp, #44	; 0x2c
 80012a8:	af04      	add	r7, sp, #16
 80012aa:	60ba      	str	r2, [r7, #8]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	81fb      	strh	r3, [r7, #14]
 80012b2:	460b      	mov	r3, r1
 80012b4:	81bb      	strh	r3, [r7, #12]
 80012b6:	4613      	mov	r3, r2
 80012b8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 80012be:	2300      	movs	r3, #0
 80012c0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80012c2:	e048      	b.n	8001356 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80012c4:	7dfb      	ldrb	r3, [r7, #23]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d145      	bne.n	8001356 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80012ca:	89fa      	ldrh	r2, [r7, #14]
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <lcd_ShowStr+0xc4>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012d6:	085b      	lsrs	r3, r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	1acb      	subs	r3, r1, r3
 80012dc:	429a      	cmp	r2, r3
 80012de:	dc3f      	bgt.n	8001360 <lcd_ShowStr+0xbc>
 80012e0:	89ba      	ldrh	r2, [r7, #12]
 80012e2:	4b21      	ldr	r3, [pc, #132]	; (8001368 <lcd_ShowStr+0xc4>)
 80012e4:	885b      	ldrh	r3, [r3, #2]
 80012e6:	4619      	mov	r1, r3
 80012e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012ec:	1acb      	subs	r3, r1, r3
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dc36      	bgt.n	8001360 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b80      	cmp	r3, #128	; 0x80
 80012f8:	d902      	bls.n	8001300 <lcd_ShowStr+0x5c>
 80012fa:	2301      	movs	r3, #1
 80012fc:	75fb      	strb	r3, [r7, #23]
 80012fe:	e02a      	b.n	8001356 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b0d      	cmp	r3, #13
 8001306:	d10b      	bne.n	8001320 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001308:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800130c:	b29a      	uxth	r2, r3
 800130e:	89bb      	ldrh	r3, [r7, #12]
 8001310:	4413      	add	r3, r2
 8001312:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001314:	8abb      	ldrh	r3, [r7, #20]
 8001316:	81fb      	strh	r3, [r7, #14]
					str++;
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	3301      	adds	r3, #1
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	e017      	b.n	8001350 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	781a      	ldrb	r2, [r3, #0]
 8001324:	88fc      	ldrh	r4, [r7, #6]
 8001326:	89b9      	ldrh	r1, [r7, #12]
 8001328:	89f8      	ldrh	r0, [r7, #14]
 800132a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800132e:	9302      	str	r3, [sp, #8]
 8001330:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	4623      	mov	r3, r4
 800133c:	f7ff fd5e 	bl	8000dfc <lcd_ShowChar>
					x+=sizey/2;
 8001340:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001344:	085b      	lsrs	r3, r3, #1
 8001346:	b2db      	uxtb	r3, r3
 8001348:	b29a      	uxth	r2, r3
 800134a:	89fb      	ldrh	r3, [r7, #14]
 800134c:	4413      	add	r3, r2
 800134e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	3301      	adds	r3, #1
 8001354:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1b2      	bne.n	80012c4 <lcd_ShowStr+0x20>
 800135e:	e000      	b.n	8001362 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001360:	bf00      	nop
			}
		}
	}
}
 8001362:	371c      	adds	r7, #28
 8001364:	46bd      	mov	sp, r7
 8001366:	bd90      	pop	{r4, r7, pc}
 8001368:	200001c4 	.word	0x200001c4

0800136c <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001370:	2201      	movs	r2, #1
 8001372:	2140      	movs	r1, #64	; 0x40
 8001374:	4802      	ldr	r0, [pc, #8]	; (8001380 <led7_init+0x14>)
 8001376:	f002 f927 	bl	80035c8 <HAL_GPIO_WritePin>
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40021800 	.word	0x40021800

08001384 <led7_Scan>:

void led7_Scan(){
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001388:	4b3f      	ldr	r3, [pc, #252]	; (8001488 <led7_Scan+0x104>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b3d      	ldr	r3, [pc, #244]	; (8001488 <led7_Scan+0x104>)
 8001392:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001394:	4b3d      	ldr	r3, [pc, #244]	; (800148c <led7_Scan+0x108>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a3d      	ldr	r2, [pc, #244]	; (8001490 <led7_Scan+0x10c>)
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	b21a      	sxth	r2, r3
 80013a0:	4b39      	ldr	r3, [pc, #228]	; (8001488 <led7_Scan+0x104>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b36      	ldr	r3, [pc, #216]	; (8001488 <led7_Scan+0x104>)
 80013ae:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80013b0:	4b36      	ldr	r3, [pc, #216]	; (800148c <led7_Scan+0x108>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d847      	bhi.n	8001448 <led7_Scan+0xc4>
 80013b8:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <led7_Scan+0x3c>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013ef 	.word	0x080013ef
 80013c8:	0800140d 	.word	0x0800140d
 80013cc:	0800142b 	.word	0x0800142b
	case 0:
		spi_buffer |= 0x00b0;
 80013d0:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <led7_Scan+0x104>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80013d8:	b29a      	uxth	r2, r3
 80013da:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <led7_Scan+0x104>)
 80013dc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80013de:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <led7_Scan+0x104>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	4b27      	ldr	r3, [pc, #156]	; (8001488 <led7_Scan+0x104>)
 80013ea:	801a      	strh	r2, [r3, #0]
		break;
 80013ec:	e02d      	b.n	800144a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <led7_Scan+0x104>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <led7_Scan+0x104>)
 80013fa:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80013fc:	4b22      	ldr	r3, [pc, #136]	; (8001488 <led7_Scan+0x104>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	f023 0320 	bic.w	r3, r3, #32
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <led7_Scan+0x104>)
 8001408:	801a      	strh	r2, [r3, #0]
		break;
 800140a:	e01e      	b.n	800144a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <led7_Scan+0x104>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001414:	b29a      	uxth	r2, r3
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <led7_Scan+0x104>)
 8001418:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <led7_Scan+0x104>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	f023 0310 	bic.w	r3, r3, #16
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <led7_Scan+0x104>)
 8001426:	801a      	strh	r2, [r3, #0]
		break;
 8001428:	e00f      	b.n	800144a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <led7_Scan+0x104>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001432:	b29a      	uxth	r2, r3
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <led7_Scan+0x104>)
 8001436:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <led7_Scan+0x104>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001440:	b29a      	uxth	r2, r3
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <led7_Scan+0x104>)
 8001444:	801a      	strh	r2, [r3, #0]
		break;
 8001446:	e000      	b.n	800144a <led7_Scan+0xc6>
	default:
		break;
 8001448:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <led7_Scan+0x108>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	3301      	adds	r3, #1
 8001450:	425a      	negs	r2, r3
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	f002 0203 	and.w	r2, r2, #3
 800145a:	bf58      	it	pl
 800145c:	4253      	negpl	r3, r2
 800145e:	4a0b      	ldr	r2, [pc, #44]	; (800148c <led7_Scan+0x108>)
 8001460:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2140      	movs	r1, #64	; 0x40
 8001466:	480b      	ldr	r0, [pc, #44]	; (8001494 <led7_Scan+0x110>)
 8001468:	f002 f8ae 	bl	80035c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800146c:	2301      	movs	r3, #1
 800146e:	2202      	movs	r2, #2
 8001470:	4905      	ldr	r1, [pc, #20]	; (8001488 <led7_Scan+0x104>)
 8001472:	4809      	ldr	r0, [pc, #36]	; (8001498 <led7_Scan+0x114>)
 8001474:	f003 fd99 	bl	8004faa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001478:	2201      	movs	r2, #1
 800147a:	2140      	movs	r1, #64	; 0x40
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <led7_Scan+0x110>)
 800147e:	f002 f8a3 	bl	80035c8 <HAL_GPIO_WritePin>
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000004 	.word	0x20000004
 800148c:	2000009c 	.word	0x2000009c
 8001490:	20000000 	.word	0x20000000
 8001494:	40021800 	.word	0x40021800
 8001498:	20000200 	.word	0x20000200

0800149c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a2:	f001 fcbb 	bl	8002e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a6:	f000 f853 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014aa:	f7ff fa33 	bl	8000914 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014ae:	f000 fb07 	bl	8001ac0 <MX_TIM2_Init>
  MX_SPI1_Init();
 80014b2:	f000 f9d9 	bl	8001868 <MX_SPI1_Init>
  MX_FSMC_Init();
 80014b6:	f7ff f95d 	bl	8000774 <MX_FSMC_Init>
  MX_I2C1_Init();
 80014ba:	f7ff fb23 	bl	8000b04 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80014be:	f001 fbcb 	bl	8002c58 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80014c2:	f000 f8af 	bl	8001624 <system_init>
  /* Infinite loop */
  uint8_t rx_char;

  while (1)
  {
    while (!flag_timer2)
 80014c6:	bf00      	nop
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <main+0xa4>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0fb      	beq.n	80014c8 <main+0x2c>
      ;
    flag_timer2 = 0;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <main+0xa4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	801a      	strh	r2, [r3, #0]

    button_Scan();
 80014d6:	f7ff f85b 	bl	8000590 <button_Scan>
    test_LedDebug();
 80014da:	f000 f8c5 	bl	8001668 <test_LedDebug>
    ds3231_ReadTime();
 80014de:	f7ff f8e5 	bl	80006ac <ds3231_ReadTime>
    test_Uart();
 80014e2:	f000 f8e5 	bl	80016b0 <test_Uart>

    // Hiển thị thời gian trên LCD (chỉ khi không trong chế độ cập nhật)
    if (time_update_state == TIME_UPDATE_IDLE)
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <main+0xa8>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <main+0x56>
    {
      display_time_on_lcd();
 80014ee:	f000 f917 	bl	8001720 <display_time_on_lcd>
    }

    // --- Xử lý UART (Bài 1 và Bài 2) ---
    // Xử lý chế độ cập nhật thời gian liên tục
    if (time_update_state != TIME_UPDATE_IDLE &&
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <main+0xa8>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d00a      	beq.n	8001510 <main+0x74>
        time_update_state != TIME_UPDATE_COMPLETE &&
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <main+0xa8>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
    if (time_update_state != TIME_UPDATE_IDLE &&
 80014fe:	2b04      	cmp	r3, #4
 8001500:	d006      	beq.n	8001510 <main+0x74>
        time_update_state != TIME_UPDATE_ERROR)
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <main+0xa8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
        time_update_state != TIME_UPDATE_COMPLETE &&
 8001506:	2b05      	cmp	r3, #5
 8001508:	d002      	beq.n	8001510 <main+0x74>
    {
      // FIX: Xử lý liên tục cho cả bài 1 và bài 2 (không cần uart_data_ready)
      // Timeout cần được kiểm tra liên tục, không chỉ khi có dữ liệu
      uart_ProcessTimeUpdate();
 800150a:	f000 ff1f 	bl	800234c <uart_ProcessTimeUpdate>
 800150e:	e015      	b.n	800153c <main+0xa0>
    }
    else if (uart_data_ready)
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <main+0xac>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0d5      	beq.n	80014c6 <main+0x2a>
    {
      uart_data_ready = 0;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <main+0xac>)
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
      // Chế độ echo bình thường
      while (uart_read_byte(&rx_char))
 8001520:	e005      	b.n	800152e <main+0x92>
      {
        HAL_UART_Transmit(&huart1, &rx_char, 1, 10); // Echo lại
 8001522:	1df9      	adds	r1, r7, #7
 8001524:	230a      	movs	r3, #10
 8001526:	2201      	movs	r2, #1
 8001528:	4808      	ldr	r0, [pc, #32]	; (800154c <main+0xb0>)
 800152a:	f004 ff70 	bl	800640e <HAL_UART_Transmit>
      while (uart_read_byte(&rx_char))
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fb85 	bl	8001c40 <uart_read_byte>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f2      	bne.n	8001522 <main+0x86>
    while (!flag_timer2)
 800153c:	e7c3      	b.n	80014c6 <main+0x2a>
 800153e:	bf00      	nop
 8001540:	200000a2 	.word	0x200000a2
 8001544:	200000b1 	.word	0x200000b1
 8001548:	200000b0 	.word	0x200000b0
 800154c:	20000344 	.word	0x20000344

08001550 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	; 0x50
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2230      	movs	r2, #48	; 0x30
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f005 ffce 	bl	8007500 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	4b28      	ldr	r3, [pc, #160]	; (800161c <SystemClock_Config+0xcc>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	4a27      	ldr	r2, [pc, #156]	; (800161c <SystemClock_Config+0xcc>)
 800157e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001582:	6413      	str	r3, [r2, #64]	; 0x40
 8001584:	4b25      	ldr	r3, [pc, #148]	; (800161c <SystemClock_Config+0xcc>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	4b22      	ldr	r3, [pc, #136]	; (8001620 <SystemClock_Config+0xd0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a21      	ldr	r2, [pc, #132]	; (8001620 <SystemClock_Config+0xd0>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <SystemClock_Config+0xd0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ac:	2302      	movs	r3, #2
 80015ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b0:	2301      	movs	r3, #1
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b4:	2310      	movs	r3, #16
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b8:	2302      	movs	r3, #2
 80015ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015bc:	2300      	movs	r3, #0
 80015be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015c0:	2308      	movs	r3, #8
 80015c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015c4:	23a8      	movs	r3, #168	; 0xa8
 80015c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015cc:	2304      	movs	r3, #4
 80015ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	f107 0320 	add.w	r3, r7, #32
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 ffeb 	bl	80045b0 <HAL_RCC_OscConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015e0:	f000 f8ec 	bl	80017bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015e4:	230f      	movs	r3, #15
 80015e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2302      	movs	r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80015f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	2105      	movs	r1, #5
 8001602:	4618      	mov	r0, r3
 8001604:	f003 fa4c 	bl	8004aa0 <HAL_RCC_ClockConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800160e:	f000 f8d5 	bl	80017bc <Error_Handler>
  }
}
 8001612:	bf00      	nop
 8001614:	3750      	adds	r7, #80	; 0x50
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40023800 	.word	0x40023800
 8001620:	40007000 	.word	0x40007000

08001624 <system_init>:

/* USER CODE BEGIN 4 */
void system_init()
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2120      	movs	r1, #32
 800162c:	480d      	ldr	r0, [pc, #52]	; (8001664 <system_init+0x40>)
 800162e:	f001 ffcb 	bl	80035c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2140      	movs	r1, #64	; 0x40
 8001636:	480b      	ldr	r0, [pc, #44]	; (8001664 <system_init+0x40>)
 8001638:	f001 ffc6 	bl	80035c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2110      	movs	r1, #16
 8001640:	4808      	ldr	r0, [pc, #32]	; (8001664 <system_init+0x40>)
 8001642:	f001 ffc1 	bl	80035c8 <HAL_GPIO_WritePin>
  timer_init();
 8001646:	f000 f8bf 	bl	80017c8 <timer_init>
  led7_init();
 800164a:	f7ff fe8f 	bl	800136c <led7_init>
  button_init();
 800164e:	f7fe ff93 	bl	8000578 <button_init>
  lcd_init();
 8001652:	f7ff fcc7 	bl	8000fe4 <lcd_init>
  uart_init_rs232();
 8001656:	f000 faa5 	bl	8001ba4 <uart_init_rs232>
  setTimer2(50);
 800165a:	2032      	movs	r0, #50	; 0x32
 800165c:	f000 f8be 	bl	80017dc <setTimer2>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000

08001668 <test_LedDebug>:

uint16_t count_led_debug = 0;

void test_LedDebug()
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  count_led_debug = (count_led_debug + 1) % 20;
 800166c:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <test_LedDebug+0x3c>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <test_LedDebug+0x40>)
 8001674:	fb83 1302 	smull	r1, r3, r3, r2
 8001678:	10d9      	asrs	r1, r3, #3
 800167a:	17d3      	asrs	r3, r2, #31
 800167c:	1ac9      	subs	r1, r1, r3
 800167e:	460b      	mov	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	1ad1      	subs	r1, r2, r3
 8001688:	b28a      	uxth	r2, r1
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <test_LedDebug+0x3c>)
 800168c:	801a      	strh	r2, [r3, #0]
  if (count_led_debug == 0)
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <test_LedDebug+0x3c>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d103      	bne.n	800169e <test_LedDebug+0x36>
  {
    HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001696:	2110      	movs	r1, #16
 8001698:	4804      	ldr	r0, [pc, #16]	; (80016ac <test_LedDebug+0x44>)
 800169a:	f001 ffae 	bl	80035fa <HAL_GPIO_TogglePin>
  }
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200000a0 	.word	0x200000a0
 80016a8:	66666667 	.word	0x66666667
 80016ac:	40021000 	.word	0x40021000

080016b0 <test_Uart>:
    }
  }
}

void test_Uart()
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  // Button 12: Gửi thời gian qua UART (Bài 1)
  if (button_count[12] == 1)
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <test_Uart+0x58>)
 80016b6:	8b1b      	ldrh	r3, [r3, #24]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d117      	bne.n	80016ec <test_Uart+0x3c>
  {
    uart_Rs232SendNum(ds3231_hours);
 80016bc:	4b13      	ldr	r3, [pc, #76]	; (800170c <test_Uart+0x5c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 fb05 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString(":");
 80016c6:	4812      	ldr	r0, [pc, #72]	; (8001710 <test_Uart+0x60>)
 80016c8:	f000 faec 	bl	8001ca4 <uart_Rs232SendString>
    uart_Rs232SendNum(ds3231_min);
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <test_Uart+0x64>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 fafd 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString(":");
 80016d6:	480e      	ldr	r0, [pc, #56]	; (8001710 <test_Uart+0x60>)
 80016d8:	f000 fae4 	bl	8001ca4 <uart_Rs232SendString>
    uart_Rs232SendNum(ds3231_sec);
 80016dc:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <test_Uart+0x68>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 faf5 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString("\n");
 80016e6:	480d      	ldr	r0, [pc, #52]	; (800171c <test_Uart+0x6c>)
 80016e8:	f000 fadc 	bl	8001ca4 <uart_Rs232SendString>
  }

  // Button 13: Cập nhật thời gian - Bài 1 (không có timeout/retry)
  if (button_count[13] == 1)
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <test_Uart+0x58>)
 80016ee:	8b5b      	ldrh	r3, [r3, #26]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <test_Uart+0x48>
  {
    uart_StartTimeUpdate();
 80016f4:	f000 fd38 	bl	8002168 <uart_StartTimeUpdate>
  }

  // Button 14: Cập nhật thời gian - Bài 2 (có timeout và retry)
  if (button_count[14] == 1)
 80016f8:	4b03      	ldr	r3, [pc, #12]	; (8001708 <test_Uart+0x58>)
 80016fa:	8b9b      	ldrh	r3, [r3, #28]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <test_Uart+0x54>
  {
    uart_StartTimeUpdateEx();
 8001700:	f000 fd9e 	bl	8002240 <uart_StartTimeUpdateEx>
  }
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200000f0 	.word	0x200000f0
 800170c:	20000115 	.word	0x20000115
 8001710:	08007ec8 	.word	0x08007ec8
 8001714:	20000112 	.word	0x20000112
 8001718:	20000110 	.word	0x20000110
 800171c:	08007ecc 	.word	0x08007ecc

08001720 <display_time_on_lcd>:

void display_time_on_lcd()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af04      	add	r7, sp, #16
  static uint8_t prev_sec = 0xFF; // Để kiểm tra xem có cần cập nhật LCD không

  if (ds3231_sec != prev_sec)
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <display_time_on_lcd+0x84>)
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	4b1f      	ldr	r3, [pc, #124]	; (80017a8 <display_time_on_lcd+0x88>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	429a      	cmp	r2, r3
 8001730:	d034      	beq.n	800179c <display_time_on_lcd+0x7c>
  { // Chỉ cập nhật LCD khi giây thay đổi
    prev_sec = ds3231_sec;
 8001732:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <display_time_on_lcd+0x84>)
 8001734:	781a      	ldrb	r2, [r3, #0]
 8001736:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <display_time_on_lcd+0x88>)
 8001738:	701a      	strb	r2, [r3, #0]

    char time_str[20];

    // Xóa toàn bộ màn hình
    lcd_Fill(0, 0, 240, 320, BLACK);
 800173a:	2300      	movs	r3, #0
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001742:	22f0      	movs	r2, #240	; 0xf0
 8001744:	2100      	movs	r1, #0
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff fb0a 	bl	8000d60 <lcd_Fill>

    // Hiển thị tiêu đề
    lcd_ShowStr(50, 80, (uint8_t *)"DIGITAL CLOCK", WHITE, BLACK, 24, 0);
 800174c:	2300      	movs	r3, #0
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	2318      	movs	r3, #24
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2300      	movs	r3, #0
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175c:	4a13      	ldr	r2, [pc, #76]	; (80017ac <display_time_on_lcd+0x8c>)
 800175e:	2150      	movs	r1, #80	; 0x50
 8001760:	2032      	movs	r0, #50	; 0x32
 8001762:	f7ff fd9f 	bl	80012a4 <lcd_ShowStr>

    // Hiển thị thời gian HH:MM:SS (căn giữa màn hình)
    sprintf(time_str, "%02d:%02d:%02d", ds3231_hours, ds3231_min, ds3231_sec);
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <display_time_on_lcd+0x90>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <display_time_on_lcd+0x94>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	4619      	mov	r1, r3
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <display_time_on_lcd+0x84>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	1d38      	adds	r0, r7, #4
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	460b      	mov	r3, r1
 800177c:	490e      	ldr	r1, [pc, #56]	; (80017b8 <display_time_on_lcd+0x98>)
 800177e:	f005 fec7 	bl	8007510 <siprintf>
    lcd_ShowStr(40, 140, (uint8_t *)time_str, YELLOW, BLACK, 32, 0);
 8001782:	1d3a      	adds	r2, r7, #4
 8001784:	2300      	movs	r3, #0
 8001786:	9302      	str	r3, [sp, #8]
 8001788:	2320      	movs	r3, #32
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	2300      	movs	r3, #0
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001794:	218c      	movs	r1, #140	; 0x8c
 8001796:	2028      	movs	r0, #40	; 0x28
 8001798:	f7ff fd84 	bl	80012a4 <lcd_ShowStr>
  }
}
 800179c:	bf00      	nop
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000110 	.word	0x20000110
 80017a8:	20000006 	.word	0x20000006
 80017ac:	08007ed0 	.word	0x08007ed0
 80017b0:	20000115 	.word	0x20000115
 80017b4:	20000112 	.word	0x20000112
 80017b8:	08007ee0 	.word	0x08007ee0

080017bc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>
	...

080017c8 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80017cc:	4802      	ldr	r0, [pc, #8]	; (80017d8 <timer_init+0x10>)
 80017ce:	f004 f99f 	bl	8005b10 <HAL_TIM_Base_Start_IT>
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000258 	.word	0x20000258

080017dc <setTimer2>:

void setTimer2(uint16_t duration){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80017e6:	4a08      	ldr	r2, [pc, #32]	; (8001808 <setTimer2+0x2c>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <setTimer2+0x2c>)
 80017ee:	881a      	ldrh	r2, [r3, #0]
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <setTimer2+0x30>)
 80017f2:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <setTimer2+0x34>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	801a      	strh	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200000a6 	.word	0x200000a6
 800180c:	200000a4 	.word	0x200000a4
 8001810:	200000a2 	.word	0x200000a2

08001814 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001824:	d116      	bne.n	8001854 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8001826:	4b0d      	ldr	r3, [pc, #52]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d010      	beq.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001838:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d106      	bne.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001844:	2201      	movs	r2, #1
 8001846:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800184a:	881a      	ldrh	r2, [r3, #0]
 800184c:	4b03      	ldr	r3, [pc, #12]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800184e:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8001850:	f7ff fd98 	bl	8001384 <led7_Scan>
	}
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200000a4 	.word	0x200000a4
 8001860:	200000a2 	.word	0x200000a2
 8001864:	200000a6 	.word	0x200000a6

08001868 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_SPI1_Init+0x64>)
 800186e:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_SPI1_Init+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <MX_SPI1_Init+0x64>)
 8001874:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001878:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_SPI1_Init+0x64>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_SPI1_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_SPI1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_SPI1_Init+0x64>)
 8001894:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001898:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_SPI1_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_SPI1_Init+0x64>)
 80018b4:	220a      	movs	r2, #10
 80018b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ba:	f003 faed 	bl	8004e98 <HAL_SPI_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018c4:	f7ff ff7a 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000200 	.word	0x20000200
 80018d0:	40013000 	.word	0x40013000

080018d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a19      	ldr	r2, [pc, #100]	; (8001958 <HAL_SPI_MspInit+0x84>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d12b      	bne.n	800194e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_SPI_MspInit+0x88>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	4a17      	ldr	r2, [pc, #92]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001900:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001904:	6453      	str	r3, [r2, #68]	; 0x44
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a10      	ldr	r2, [pc, #64]	; (800195c <HAL_SPI_MspInit+0x88>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800192e:	2338      	movs	r3, #56	; 0x38
 8001930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800193e:	2305      	movs	r3, #5
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4805      	ldr	r0, [pc, #20]	; (8001960 <HAL_SPI_MspInit+0x8c>)
 800194a:	f001 fca1 	bl	8003290 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	; 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40013000 	.word	0x40013000
 800195c:	40023800 	.word	0x40023800
 8001960:	40020400 	.word	0x40020400

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <HAL_MspInit+0x4c>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_MspInit+0x4c>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x4c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x4c>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	; 0x40
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <NMI_Handler+0x4>

080019ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019be:	e7fe      	b.n	80019be <HardFault_Handler+0x4>

080019c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <MemManage_Handler+0x4>

080019c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ca:	e7fe      	b.n	80019ca <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	e7fe      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a00:	f001 fa5e 	bl	8002ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <TIM2_IRQHandler+0x10>)
 8001a0e:	f004 f8ef 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000258 	.word	0x20000258

08001a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <USART1_IRQHandler+0x10>)
 8001a22:	f004 fdb7 	bl	8006594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000344 	.word	0x20000344

08001a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a38:	4a14      	ldr	r2, [pc, #80]	; (8001a8c <_sbrk+0x5c>)
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <_sbrk+0x60>)
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <_sbrk+0x64>)
 8001a4e:	4a12      	ldr	r2, [pc, #72]	; (8001a98 <_sbrk+0x68>)
 8001a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a52:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d207      	bcs.n	8001a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a60:	f005 fd24 	bl	80074ac <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	220c      	movs	r2, #12
 8001a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e009      	b.n	8001a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a70:	4b08      	ldr	r3, [pc, #32]	; (8001a94 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a76:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a05      	ldr	r2, [pc, #20]	; (8001a94 <_sbrk+0x64>)
 8001a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20020000 	.word	0x20020000
 8001a90:	00000400 	.word	0x00000400
 8001a94:	200000a8 	.word	0x200000a8
 8001a98:	200003a0 	.word	0x200003a0

08001a9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <SystemInit+0x20>)
 8001aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aa6:	4a05      	ldr	r2, [pc, #20]	; (8001abc <SystemInit+0x20>)
 8001aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001ade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ae2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001ae6:	f240 3247 	movw	r2, #839	; 0x347
 8001aea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aec:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001af2:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001af4:	2263      	movs	r2, #99	; 0x63
 8001af6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af8:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b04:	4813      	ldr	r0, [pc, #76]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b06:	f003 ffb3 	bl	8005a70 <HAL_TIM_Base_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b10:	f7ff fe54 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b1a:	f107 0308 	add.w	r3, r7, #8
 8001b1e:	4619      	mov	r1, r3
 8001b20:	480c      	ldr	r0, [pc, #48]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b22:	f004 f96d 	bl	8005e00 <HAL_TIM_ConfigClockSource>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001b2c:	f7ff fe46 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b30:	2300      	movs	r3, #0
 8001b32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b38:	463b      	mov	r3, r7
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b3e:	f004 fb89 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001b48:	f7ff fe38 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000258 	.word	0x20000258

08001b58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b68:	d115      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	201c      	movs	r0, #28
 8001b8c:	f001 fab7 	bl	80030fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b90:	201c      	movs	r0, #28
 8001b92:	f001 fad0 	bl	8003136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <uart_init_rs232>:
static uint8_t retry_count = 0;         // Số lần retry hiện tại
static uint8_t use_advanced_mode = 0;   // 1 = Bài 2, 0 = Bài 1

// ---------------------- Hàm khởi tạo UART ----------------------
void uart_init_rs232(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1); // Bắt đầu nhận 1 byte đầu tiên
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4903      	ldr	r1, [pc, #12]	; (8001bb8 <uart_init_rs232+0x14>)
 8001bac:	4803      	ldr	r0, [pc, #12]	; (8001bbc <uart_init_rs232+0x18>)
 8001bae:	f004 fcc0 	bl	8006532 <HAL_UART_Receive_IT>
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000340 	.word	0x20000340
 8001bbc:	20000344 	.word	0x20000344

08001bc0 <HAL_UART_RxCpltCallback>:

// ---------------------- Ngắt UART Receive ----------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a15      	ldr	r2, [pc, #84]	; (8001c24 <HAL_UART_RxCpltCallback+0x64>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d124      	bne.n	8001c1c <HAL_UART_RxCpltCallback+0x5c>
    {
        uint16_t next = (uart_head + 1) % UART_BUFFER_SIZE;
 8001bd2:	4b15      	ldr	r3, [pc, #84]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	3301      	adds	r3, #1
 8001bda:	425a      	negs	r2, r3
 8001bdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001be0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001be4:	bf58      	it	pl
 8001be6:	4253      	negpl	r3, r2
 8001be8:	81fb      	strh	r3, [r7, #14]
        if (next != uart_tail)
 8001bea:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_UART_RxCpltCallback+0x6c>)
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	89fa      	ldrh	r2, [r7, #14]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d00d      	beq.n	8001c12 <HAL_UART_RxCpltCallback+0x52>
        {                                     // Kiểm tra tràn bộ đệm
            uart_buffer[uart_head] = rx_byte; // Ghi byte nhận vào buffer
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001bf8:	881b      	ldrh	r3, [r3, #0]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <HAL_UART_RxCpltCallback+0x70>)
 8001c00:	7819      	ldrb	r1, [r3, #0]
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_UART_RxCpltCallback+0x74>)
 8001c04:	5499      	strb	r1, [r3, r2]
            uart_head = next;
 8001c06:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001c08:	89fb      	ldrh	r3, [r7, #14]
 8001c0a:	8013      	strh	r3, [r2, #0]
            uart_data_ready = 1; // Báo có dữ liệu mới
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_UART_RxCpltCallback+0x78>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1); // Tiếp tục nhận byte kế tiếp
 8001c12:	2201      	movs	r2, #1
 8001c14:	4906      	ldr	r1, [pc, #24]	; (8001c30 <HAL_UART_RxCpltCallback+0x70>)
 8001c16:	4809      	ldr	r0, [pc, #36]	; (8001c3c <HAL_UART_RxCpltCallback+0x7c>)
 8001c18:	f004 fc8b 	bl	8006532 <HAL_UART_Receive_IT>
    }
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40011000 	.word	0x40011000
 8001c28:	200000ac 	.word	0x200000ac
 8001c2c:	200000ae 	.word	0x200000ae
 8001c30:	20000340 	.word	0x20000340
 8001c34:	200002c0 	.word	0x200002c0
 8001c38:	200000b0 	.word	0x200000b0
 8001c3c:	20000344 	.word	0x20000344

08001c40 <uart_read_byte>:

// ---------------------- Đọc 1 byte từ ring buffer ----------------------
int uart_read_byte(uint8_t *data)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
    if (uart_head == uart_tail)
 8001c48:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <uart_read_byte+0x58>)
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <uart_read_byte+0x5c>)
 8001c50:	881b      	ldrh	r3, [r3, #0]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d101      	bne.n	8001c5c <uart_read_byte+0x1c>
        return 0; // Buffer rỗng
 8001c58:	2300      	movs	r3, #0
 8001c5a:	e016      	b.n	8001c8a <uart_read_byte+0x4a>
    *data = uart_buffer[uart_tail];
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <uart_read_byte+0x5c>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <uart_read_byte+0x60>)
 8001c66:	5c9a      	ldrb	r2, [r3, r2]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	701a      	strb	r2, [r3, #0]
    uart_tail = (uart_tail + 1) % UART_BUFFER_SIZE;
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <uart_read_byte+0x5c>)
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	3301      	adds	r3, #1
 8001c74:	425a      	negs	r2, r3
 8001c76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c7e:	bf58      	it	pl
 8001c80:	4253      	negpl	r3, r2
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <uart_read_byte+0x5c>)
 8001c86:	801a      	strh	r2, [r3, #0]
    return 1; // Đọc thành công
 8001c88:	2301      	movs	r3, #1
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	200000ac 	.word	0x200000ac
 8001c9c:	200000ae 	.word	0x200000ae
 8001ca0:	200002c0 	.word	0x200002c0

08001ca4 <uart_Rs232SendString>:

// ---------------------- Gửi chuỗi ký tự ----------------------
void uart_Rs232SendString(uint8_t *str)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, str, strlen((char *)str), HAL_MAX_DELAY);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7fe fa8f 	bl	80001d0 <strlen>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	4803      	ldr	r0, [pc, #12]	; (8001ccc <uart_Rs232SendString+0x28>)
 8001cbe:	f004 fba6 	bl	800640e <HAL_UART_Transmit>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000344 	.word	0x20000344

08001cd0 <uart_Rs232SendNum>:

// ---------------------- Gửi số nguyên ----------------------
void uart_Rs232SendNum(uint32_t num)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
    char msg[16];
    sprintf(msg, "%lu", (unsigned long)num);
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	4906      	ldr	r1, [pc, #24]	; (8001cf8 <uart_Rs232SendNum+0x28>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f005 fc15 	bl	8007510 <siprintf>
    uart_Rs232SendString((uint8_t *)msg);
 8001ce6:	f107 0308 	add.w	r3, r7, #8
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ffda 	bl	8001ca4 <uart_Rs232SendString>
}
 8001cf0:	bf00      	nop
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	08007ef0 	.word	0x08007ef0

08001cfc <uart_ResetLineBuffer>:
static uint8_t line_index = 0;
static uint8_t line_ready = 0;

// Function to reset static variables
void uart_ResetLineBuffer(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08e      	sub	sp, #56	; 0x38
 8001d00:	af00      	add	r7, sp, #0
    // DEBUG: Check if buffer had old data
    if (line_index > 0 || line_buffer[0] != 0)
 8001d02:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <uart_ResetLineBuffer+0x4c>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d103      	bne.n	8001d12 <uart_ResetLineBuffer+0x16>
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <uart_ResetLineBuffer+0x50>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00a      	beq.n	8001d28 <uart_ResetLineBuffer+0x2c>
    {
        char old_debug[50];
        sprintf(old_debug, "DEBUG: Clearing old buffer: [%s] idx=%d\n", line_buffer, line_index);
 8001d12:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <uart_ResetLineBuffer+0x4c>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	1d38      	adds	r0, r7, #4
 8001d18:	4a0c      	ldr	r2, [pc, #48]	; (8001d4c <uart_ResetLineBuffer+0x50>)
 8001d1a:	490d      	ldr	r1, [pc, #52]	; (8001d50 <uart_ResetLineBuffer+0x54>)
 8001d1c:	f005 fbf8 	bl	8007510 <siprintf>
        uart_Rs232SendString((uint8_t *)old_debug);
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ffbe 	bl	8001ca4 <uart_Rs232SendString>
    }

    line_index = 0;
 8001d28:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <uart_ResetLineBuffer+0x4c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
    line_ready = 0;
 8001d2e:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <uart_ResetLineBuffer+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
    memset(line_buffer, 0, sizeof(line_buffer));
 8001d34:	2220      	movs	r2, #32
 8001d36:	2100      	movs	r1, #0
 8001d38:	4804      	ldr	r0, [pc, #16]	; (8001d4c <uart_ResetLineBuffer+0x50>)
 8001d3a:	f005 fbe1 	bl	8007500 <memset>
}
 8001d3e:	bf00      	nop
 8001d40:	3738      	adds	r7, #56	; 0x38
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200000e0 	.word	0x200000e0
 8001d4c:	200000c0 	.word	0x200000c0
 8001d50:	08007ef4 	.word	0x08007ef4
 8001d54:	200000e1 	.word	0x200000e1

08001d58 <uart_ReadLine>:

int uart_ReadLine(uint8_t *buffer, uint8_t max_len)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	70fb      	strb	r3, [r7, #3]
    uint8_t byte;

    // Nếu đã có dòng sẵn sàng, trả về nó
    if (line_ready)
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <uart_ReadLine+0x114>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d071      	beq.n	8001e50 <uart_ReadLine+0xf8>
    {
        strncpy((char *)buffer, (char *)line_buffer, max_len - 1);
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	461a      	mov	r2, r3
 8001d72:	493f      	ldr	r1, [pc, #252]	; (8001e70 <uart_ReadLine+0x118>)
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f005 fbeb 	bl	8007550 <strncpy>
        buffer[max_len - 1] = '\0';
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
        line_ready = 0;
 8001d86:	4b39      	ldr	r3, [pc, #228]	; (8001e6c <uart_ReadLine+0x114>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
        line_index = 0;
 8001d8c:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <uart_ReadLine+0x11c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
        memset(line_buffer, 0, sizeof(line_buffer)); // FIX: Clear buffer sau khi dùng
 8001d92:	2220      	movs	r2, #32
 8001d94:	2100      	movs	r1, #0
 8001d96:	4836      	ldr	r0, [pc, #216]	; (8001e70 <uart_ReadLine+0x118>)
 8001d98:	f005 fbb2 	bl	8007500 <memset>
        return 1;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e060      	b.n	8001e62 <uart_ReadLine+0x10a>

    // Đọc byte mới từ buffer
    while (uart_read_byte(&byte))
    {
        // Bỏ qua ký tự không hợp lệ và reset nếu có ký tự lạ
        if (byte < 0x20 && byte != '\n' && byte != '\r')
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	2b1f      	cmp	r3, #31
 8001da4:	d806      	bhi.n	8001db4 <uart_ReadLine+0x5c>
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	2b0a      	cmp	r3, #10
 8001daa:	d003      	beq.n	8001db4 <uart_ReadLine+0x5c>
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	2b0d      	cmp	r3, #13
 8001db0:	d000      	beq.n	8001db4 <uart_ReadLine+0x5c>
        {
            continue;
 8001db2:	e04d      	b.n	8001e50 <uart_ReadLine+0xf8>
        }

        if (byte == '\n' || byte == '\r')
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b0a      	cmp	r3, #10
 8001db8:	d002      	beq.n	8001dc0 <uart_ReadLine+0x68>
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	2b0d      	cmp	r3, #13
 8001dbe:	d120      	bne.n	8001e02 <uart_ReadLine+0xaa>
        {
            if (line_index > 0)
 8001dc0:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <uart_ReadLine+0x11c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d043      	beq.n	8001e50 <uart_ReadLine+0xf8>
            {
                line_buffer[line_index] = '\0'; // Đảm bảo null-terminated
 8001dc8:	4b2a      	ldr	r3, [pc, #168]	; (8001e74 <uart_ReadLine+0x11c>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b28      	ldr	r3, [pc, #160]	; (8001e70 <uart_ReadLine+0x118>)
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	5499      	strb	r1, [r3, r2]
                strncpy((char *)buffer, (char *)line_buffer, max_len - 1);
 8001dd4:	78fb      	ldrb	r3, [r7, #3]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4925      	ldr	r1, [pc, #148]	; (8001e70 <uart_ReadLine+0x118>)
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f005 fbb7 	bl	8007550 <strncpy>
                buffer[max_len - 1] = '\0';
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	3b01      	subs	r3, #1
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]

                // FIX: Reset buffer ngay lập tức để tránh concat
                line_index = 0;
 8001dee:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <uart_ReadLine+0x11c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	701a      	strb	r2, [r3, #0]
                memset(line_buffer, 0, sizeof(line_buffer));
 8001df4:	2220      	movs	r2, #32
 8001df6:	2100      	movs	r1, #0
 8001df8:	481d      	ldr	r0, [pc, #116]	; (8001e70 <uart_ReadLine+0x118>)
 8001dfa:	f005 fb81 	bl	8007500 <memset>

                return 1; // Trả về ngay lập tức
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e02f      	b.n	8001e62 <uart_ReadLine+0x10a>
            }
        }
        else if (byte >= 0x20 && byte <= 0x7E)  // Accept all printable ASCII characters
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	2b1f      	cmp	r3, #31
 8001e06:	d923      	bls.n	8001e50 <uart_ReadLine+0xf8>
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	2b7e      	cmp	r3, #126	; 0x7e
 8001e0c:	d820      	bhi.n	8001e50 <uart_ReadLine+0xf8>
        {
            // Accept all printable characters, let validation handle correctness
            if (line_index < sizeof(line_buffer) - 1)
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b1e      	cmp	r3, #30
 8001e14:	d80a      	bhi.n	8001e2c <uart_ReadLine+0xd4>
            {
                line_buffer[line_index++] = byte;
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	b2d1      	uxtb	r1, r2
 8001e1e:	4a15      	ldr	r2, [pc, #84]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e20:	7011      	strb	r1, [r2, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	7bf9      	ldrb	r1, [r7, #15]
 8001e26:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <uart_ReadLine+0x118>)
 8001e28:	5499      	strb	r1, [r3, r2]
 8001e2a:	e011      	b.n	8001e50 <uart_ReadLine+0xf8>
            }
            else
            {
                // Buffer đầy, reset để tránh overflow
                line_index = 0;
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]
                memset(line_buffer, 0, sizeof(line_buffer));
 8001e32:	2220      	movs	r2, #32
 8001e34:	2100      	movs	r1, #0
 8001e36:	480e      	ldr	r0, [pc, #56]	; (8001e70 <uart_ReadLine+0x118>)
 8001e38:	f005 fb62 	bl	8007500 <memset>
                line_buffer[line_index++] = byte;
 8001e3c:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	1c5a      	adds	r2, r3, #1
 8001e42:	b2d1      	uxtb	r1, r2
 8001e44:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <uart_ReadLine+0x11c>)
 8001e46:	7011      	strb	r1, [r2, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	7bf9      	ldrb	r1, [r7, #15]
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <uart_ReadLine+0x118>)
 8001e4e:	5499      	strb	r1, [r3, r2]
    while (uart_read_byte(&byte))
 8001e50:	f107 030f 	add.w	r3, r7, #15
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fef3 	bl	8001c40 <uart_read_byte>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d19f      	bne.n	8001da0 <uart_ReadLine+0x48>
            }
        }
        // Note: Non-printable characters (except \n, \r) are ignored (continue in while loop)
    }

    return 0; // Chưa đọc đủ một dòng
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200000e1 	.word	0x200000e1
 8001e70:	200000c0 	.word	0x200000c0
 8001e74:	200000e0 	.word	0x200000e0

08001e78 <uart_ValidateInputDetailed>:
    VALIDATION_NON_NUMERIC = 3,
    VALIDATION_OUT_OF_RANGE = 4
} ValidationResult_t;

ValidationResult_t uart_ValidateInputDetailed(uint8_t *str, TimeUpdateState_t state)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	70fb      	strb	r3, [r7, #3]
    // Kiểm tra chuỗi rỗng
    if (str == NULL || strlen((char *)str) == 0)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <uart_ValidateInputDetailed+0x1a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <uart_ValidateInputDetailed+0x1e>
    {
        return VALIDATION_EMPTY;
 8001e92:	2302      	movs	r3, #2
 8001e94:	e047      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
    }

    // Kiểm tra chỉ chứa số
    for (int i = 0; i < strlen((char *)str); i++)
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	e010      	b.n	8001ebe <uart_ValidateInputDetailed+0x46>
    {
        if (str[i] < '0' || str[i] > '9')
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b2f      	cmp	r3, #47	; 0x2f
 8001ea6:	d905      	bls.n	8001eb4 <uart_ValidateInputDetailed+0x3c>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b39      	cmp	r3, #57	; 0x39
 8001eb2:	d901      	bls.n	8001eb8 <uart_ValidateInputDetailed+0x40>
        {
            return VALIDATION_NON_NUMERIC;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e036      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
    for (int i = 0; i < strlen((char *)str); i++)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7fe f986 	bl	80001d0 <strlen>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d8e7      	bhi.n	8001e9c <uart_ValidateInputDetailed+0x24>
        }
    }

    int num = atoi((char *)str);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f005 fae9 	bl	80074a4 <atoi>
 8001ed2:	60b8      	str	r0, [r7, #8]

    // Validation theo trạng thái
    switch (state)
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d01a      	beq.n	8001f10 <uart_ValidateInputDetailed+0x98>
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	dc22      	bgt.n	8001f24 <uart_ValidateInputDetailed+0xac>
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d002      	beq.n	8001ee8 <uart_ValidateInputDetailed+0x70>
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d00a      	beq.n	8001efc <uart_ValidateInputDetailed+0x84>
 8001ee6:	e01d      	b.n	8001f24 <uart_ValidateInputDetailed+0xac>
    {
    case TIME_UPDATE_HOURS:
        return (num >= 0 && num <= 23) ? VALIDATION_OK : VALIDATION_OUT_OF_RANGE;
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	db04      	blt.n	8001ef8 <uart_ValidateInputDetailed+0x80>
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b17      	cmp	r3, #23
 8001ef2:	dc01      	bgt.n	8001ef8 <uart_ValidateInputDetailed+0x80>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e016      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
 8001ef8:	2304      	movs	r3, #4
 8001efa:	e014      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
    case TIME_UPDATE_MINUTES:
        return (num >= 0 && num <= 59) ? VALIDATION_OK : VALIDATION_OUT_OF_RANGE;
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db04      	blt.n	8001f0c <uart_ValidateInputDetailed+0x94>
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	2b3b      	cmp	r3, #59	; 0x3b
 8001f06:	dc01      	bgt.n	8001f0c <uart_ValidateInputDetailed+0x94>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e00c      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	e00a      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
    case TIME_UPDATE_SECONDS:
        return (num >= 0 && num <= 59) ? VALIDATION_OK : VALIDATION_OUT_OF_RANGE;
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	db04      	blt.n	8001f20 <uart_ValidateInputDetailed+0xa8>
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	2b3b      	cmp	r3, #59	; 0x3b
 8001f1a:	dc01      	bgt.n	8001f20 <uart_ValidateInputDetailed+0xa8>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e002      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
 8001f20:	2304      	movs	r3, #4
 8001f22:	e000      	b.n	8001f26 <uart_ValidateInputDetailed+0xae>
    default:
        return VALIDATION_OUT_OF_RANGE;
 8001f24:	2304      	movs	r3, #4
    }
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <uart_ValidateInput>:

// Backward compatibility function
uint8_t uart_ValidateInput(uint8_t *str, TimeUpdateState_t state)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
 8001f36:	460b      	mov	r3, r1
 8001f38:	70fb      	strb	r3, [r7, #3]
    return (uart_ValidateInputDetailed(str, state) == VALIDATION_OK) ? 1 : 0;
 8001f3a:	78fb      	ldrb	r3, [r7, #3]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ff9a 	bl	8001e78 <uart_ValidateInputDetailed>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	bf0c      	ite	eq
 8001f4a:	2301      	moveq	r3, #1
 8001f4c:	2300      	movne	r3, #0
 8001f4e:	b2db      	uxtb	r3, r3
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <uart_HandleValidationErrorDetailed>:

// Enhanced validation error handler with specific messages
void uart_HandleValidationErrorDetailed(uint8_t *input, TimeUpdateState_t state)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	460b      	mov	r3, r1
 8001f62:	70fb      	strb	r3, [r7, #3]
    uart_ClearInputBuffer(); // Clear buffers
 8001f64:	f000 f958 	bl	8002218 <uart_ClearInputBuffer>

    ValidationResult_t result = uart_ValidateInputDetailed(input, state);
 8001f68:	78fb      	ldrb	r3, [r7, #3]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff83 	bl	8001e78 <uart_ValidateInputDetailed>
 8001f72:	4603      	mov	r3, r0
 8001f74:	73fb      	strb	r3, [r7, #15]

    switch (result)
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	2b04      	cmp	r3, #4
 8001f7a:	d00e      	beq.n	8001f9a <uart_HandleValidationErrorDetailed+0x42>
 8001f7c:	2b04      	cmp	r3, #4
 8001f7e:	dc2a      	bgt.n	8001fd6 <uart_HandleValidationErrorDetailed+0x7e>
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d002      	beq.n	8001f8a <uart_HandleValidationErrorDetailed+0x32>
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d004      	beq.n	8001f92 <uart_HandleValidationErrorDetailed+0x3a>
 8001f88:	e025      	b.n	8001fd6 <uart_HandleValidationErrorDetailed+0x7e>
    {
    case VALIDATION_EMPTY:
        uart_Rs232SendString((uint8_t *)"ERROR: Empty input! Please enter a number.\n");
 8001f8a:	4822      	ldr	r0, [pc, #136]	; (8002014 <uart_HandleValidationErrorDetailed+0xbc>)
 8001f8c:	f7ff fe8a 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8001f90:	e025      	b.n	8001fde <uart_HandleValidationErrorDetailed+0x86>

    case VALIDATION_NON_NUMERIC:
        uart_Rs232SendString((uint8_t *)"ERROR: Non-numeric characters detected! Only numbers (0-9) allowed.\n");
 8001f92:	4821      	ldr	r0, [pc, #132]	; (8002018 <uart_HandleValidationErrorDetailed+0xc0>)
 8001f94:	f7ff fe86 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8001f98:	e021      	b.n	8001fde <uart_HandleValidationErrorDetailed+0x86>

    case VALIDATION_OUT_OF_RANGE:
        uart_Rs232SendString((uint8_t *)"ERROR: Number out of range! ");
 8001f9a:	4820      	ldr	r0, [pc, #128]	; (800201c <uart_HandleValidationErrorDetailed+0xc4>)
 8001f9c:	f7ff fe82 	bl	8001ca4 <uart_Rs232SendString>
        switch (state)
 8001fa0:	78fb      	ldrb	r3, [r7, #3]
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d00e      	beq.n	8001fc4 <uart_HandleValidationErrorDetailed+0x6c>
 8001fa6:	2b03      	cmp	r3, #3
 8001fa8:	dc10      	bgt.n	8001fcc <uart_HandleValidationErrorDetailed+0x74>
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d002      	beq.n	8001fb4 <uart_HandleValidationErrorDetailed+0x5c>
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d004      	beq.n	8001fbc <uart_HandleValidationErrorDetailed+0x64>
 8001fb2:	e00b      	b.n	8001fcc <uart_HandleValidationErrorDetailed+0x74>
        {
        case TIME_UPDATE_HOURS:
            uart_Rs232SendString((uint8_t *)"Hours must be 0-23.\n");
 8001fb4:	481a      	ldr	r0, [pc, #104]	; (8002020 <uart_HandleValidationErrorDetailed+0xc8>)
 8001fb6:	f7ff fe75 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8001fba:	e00b      	b.n	8001fd4 <uart_HandleValidationErrorDetailed+0x7c>
        case TIME_UPDATE_MINUTES:
            uart_Rs232SendString((uint8_t *)"Minutes must be 0-59.\n");
 8001fbc:	4819      	ldr	r0, [pc, #100]	; (8002024 <uart_HandleValidationErrorDetailed+0xcc>)
 8001fbe:	f7ff fe71 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8001fc2:	e007      	b.n	8001fd4 <uart_HandleValidationErrorDetailed+0x7c>
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Seconds must be 0-59.\n");
 8001fc4:	4818      	ldr	r0, [pc, #96]	; (8002028 <uart_HandleValidationErrorDetailed+0xd0>)
 8001fc6:	f7ff fe6d 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8001fca:	e003      	b.n	8001fd4 <uart_HandleValidationErrorDetailed+0x7c>
        default:
            uart_Rs232SendString((uint8_t *)"Invalid range.\n");
 8001fcc:	4817      	ldr	r0, [pc, #92]	; (800202c <uart_HandleValidationErrorDetailed+0xd4>)
 8001fce:	f7ff fe69 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8001fd2:	bf00      	nop
        }
        break;
 8001fd4:	e003      	b.n	8001fde <uart_HandleValidationErrorDetailed+0x86>

    default:
        uart_Rs232SendString((uint8_t *)"ERROR: Invalid input.\n");
 8001fd6:	4816      	ldr	r0, [pc, #88]	; (8002030 <uart_HandleValidationErrorDetailed+0xd8>)
 8001fd8:	f7ff fe64 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8001fdc:	bf00      	nop
    }

    // Send prompt again
    switch (state)
 8001fde:	78fb      	ldrb	r3, [r7, #3]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d00e      	beq.n	8002002 <uart_HandleValidationErrorDetailed+0xaa>
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	dc10      	bgt.n	800200a <uart_HandleValidationErrorDetailed+0xb2>
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d002      	beq.n	8001ff2 <uart_HandleValidationErrorDetailed+0x9a>
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d004      	beq.n	8001ffa <uart_HandleValidationErrorDetailed+0xa2>
        break;
    case TIME_UPDATE_SECONDS:
        uart_Rs232SendString((uint8_t *)"Seconds\n");
        break;
    default:
        break;
 8001ff0:	e00b      	b.n	800200a <uart_HandleValidationErrorDetailed+0xb2>
        uart_Rs232SendString((uint8_t *)"Hours\n");
 8001ff2:	4810      	ldr	r0, [pc, #64]	; (8002034 <uart_HandleValidationErrorDetailed+0xdc>)
 8001ff4:	f7ff fe56 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8001ff8:	e008      	b.n	800200c <uart_HandleValidationErrorDetailed+0xb4>
        uart_Rs232SendString((uint8_t *)"Minutes\n");
 8001ffa:	480f      	ldr	r0, [pc, #60]	; (8002038 <uart_HandleValidationErrorDetailed+0xe0>)
 8001ffc:	f7ff fe52 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8002000:	e004      	b.n	800200c <uart_HandleValidationErrorDetailed+0xb4>
        uart_Rs232SendString((uint8_t *)"Seconds\n");
 8002002:	480e      	ldr	r0, [pc, #56]	; (800203c <uart_HandleValidationErrorDetailed+0xe4>)
 8002004:	f7ff fe4e 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8002008:	e000      	b.n	800200c <uart_HandleValidationErrorDetailed+0xb4>
        break;
 800200a:	bf00      	nop
    }
}
 800200c:	bf00      	nop
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	08007f20 	.word	0x08007f20
 8002018:	08007f4c 	.word	0x08007f4c
 800201c:	08007f94 	.word	0x08007f94
 8002020:	08007fb4 	.word	0x08007fb4
 8002024:	08007fcc 	.word	0x08007fcc
 8002028:	08007fe4 	.word	0x08007fe4
 800202c:	08007ffc 	.word	0x08007ffc
 8002030:	0800800c 	.word	0x0800800c
 8002034:	08008024 	.word	0x08008024
 8002038:	0800802c 	.word	0x0800802c
 800203c:	08008038 	.word	0x08008038

08002040 <uart_HandleValidationErrorEx2Detailed>:
    }
}

// Enhanced Exercise 2 validation error handler
void uart_HandleValidationErrorEx2Detailed(uint8_t *input, TimeUpdateState_t state)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	70fb      	strb	r3, [r7, #3]
    uart_ClearInputBuffer();
 800204c:	f000 f8e4 	bl	8002218 <uart_ClearInputBuffer>

    ValidationResult_t result = uart_ValidateInputDetailed(input, state);
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	4619      	mov	r1, r3
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff0f 	bl	8001e78 <uart_ValidateInputDetailed>
 800205a:	4603      	mov	r3, r0
 800205c:	73fb      	strb	r3, [r7, #15]

    switch (result)
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2b04      	cmp	r3, #4
 8002062:	d00e      	beq.n	8002082 <uart_HandleValidationErrorEx2Detailed+0x42>
 8002064:	2b04      	cmp	r3, #4
 8002066:	dc2a      	bgt.n	80020be <uart_HandleValidationErrorEx2Detailed+0x7e>
 8002068:	2b02      	cmp	r3, #2
 800206a:	d002      	beq.n	8002072 <uart_HandleValidationErrorEx2Detailed+0x32>
 800206c:	2b03      	cmp	r3, #3
 800206e:	d004      	beq.n	800207a <uart_HandleValidationErrorEx2Detailed+0x3a>
 8002070:	e025      	b.n	80020be <uart_HandleValidationErrorEx2Detailed+0x7e>
    {
    case VALIDATION_EMPTY:
        uart_Rs232SendString((uint8_t *)"ERROR: Empty input! Please enter a number.\n");
 8002072:	4817      	ldr	r0, [pc, #92]	; (80020d0 <uart_HandleValidationErrorEx2Detailed+0x90>)
 8002074:	f7ff fe16 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8002078:	e025      	b.n	80020c6 <uart_HandleValidationErrorEx2Detailed+0x86>

    case VALIDATION_NON_NUMERIC:
        uart_Rs232SendString((uint8_t *)"ERROR: Non-numeric characters detected! Only numbers (0-9) allowed.\n");
 800207a:	4816      	ldr	r0, [pc, #88]	; (80020d4 <uart_HandleValidationErrorEx2Detailed+0x94>)
 800207c:	f7ff fe12 	bl	8001ca4 <uart_Rs232SendString>
        break;
 8002080:	e021      	b.n	80020c6 <uart_HandleValidationErrorEx2Detailed+0x86>

    case VALIDATION_OUT_OF_RANGE:
        uart_Rs232SendString((uint8_t *)"ERROR: Number out of range! ");
 8002082:	4815      	ldr	r0, [pc, #84]	; (80020d8 <uart_HandleValidationErrorEx2Detailed+0x98>)
 8002084:	f7ff fe0e 	bl	8001ca4 <uart_Rs232SendString>
        switch (state)
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	2b03      	cmp	r3, #3
 800208c:	d00e      	beq.n	80020ac <uart_HandleValidationErrorEx2Detailed+0x6c>
 800208e:	2b03      	cmp	r3, #3
 8002090:	dc10      	bgt.n	80020b4 <uart_HandleValidationErrorEx2Detailed+0x74>
 8002092:	2b01      	cmp	r3, #1
 8002094:	d002      	beq.n	800209c <uart_HandleValidationErrorEx2Detailed+0x5c>
 8002096:	2b02      	cmp	r3, #2
 8002098:	d004      	beq.n	80020a4 <uart_HandleValidationErrorEx2Detailed+0x64>
 800209a:	e00b      	b.n	80020b4 <uart_HandleValidationErrorEx2Detailed+0x74>
        {
        case TIME_UPDATE_HOURS:
            uart_Rs232SendString((uint8_t *)"Hours must be 0-23.\n");
 800209c:	480f      	ldr	r0, [pc, #60]	; (80020dc <uart_HandleValidationErrorEx2Detailed+0x9c>)
 800209e:	f7ff fe01 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80020a2:	e00b      	b.n	80020bc <uart_HandleValidationErrorEx2Detailed+0x7c>
        case TIME_UPDATE_MINUTES:
            uart_Rs232SendString((uint8_t *)"Minutes must be 0-59.\n");
 80020a4:	480e      	ldr	r0, [pc, #56]	; (80020e0 <uart_HandleValidationErrorEx2Detailed+0xa0>)
 80020a6:	f7ff fdfd 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80020aa:	e007      	b.n	80020bc <uart_HandleValidationErrorEx2Detailed+0x7c>
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Seconds must be 0-59.\n");
 80020ac:	480d      	ldr	r0, [pc, #52]	; (80020e4 <uart_HandleValidationErrorEx2Detailed+0xa4>)
 80020ae:	f7ff fdf9 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80020b2:	e003      	b.n	80020bc <uart_HandleValidationErrorEx2Detailed+0x7c>
        default:
            uart_Rs232SendString((uint8_t *)"Invalid range.\n");
 80020b4:	480c      	ldr	r0, [pc, #48]	; (80020e8 <uart_HandleValidationErrorEx2Detailed+0xa8>)
 80020b6:	f7ff fdf5 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80020ba:	bf00      	nop
        }
        break;
 80020bc:	e003      	b.n	80020c6 <uart_HandleValidationErrorEx2Detailed+0x86>

    default:
        uart_Rs232SendString((uint8_t *)"ERROR: Invalid input.\n");
 80020be:	480b      	ldr	r0, [pc, #44]	; (80020ec <uart_HandleValidationErrorEx2Detailed+0xac>)
 80020c0:	f7ff fdf0 	bl	8001ca4 <uart_Rs232SendString>
        break;
 80020c4:	bf00      	nop
    }
}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	08007f20 	.word	0x08007f20
 80020d4:	08007f4c 	.word	0x08007f4c
 80020d8:	08007f94 	.word	0x08007f94
 80020dc:	08007fb4 	.word	0x08007fb4
 80020e0:	08007fcc 	.word	0x08007fcc
 80020e4:	08007fe4 	.word	0x08007fe4
 80020e8:	08007ffc 	.word	0x08007ffc
 80020ec:	0800800c 	.word	0x0800800c

080020f0 <uart_ParseNumber>:
    }
}

// ---------------------- Chuyển đổi chuỗi thành số với validation ----------------------
uint8_t uart_ParseNumber(uint8_t *str)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
    int num = atoi((char *)str);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f005 f9d3 	bl	80074a4 <atoi>
 80020fe:	60f8      	str	r0, [r7, #12]

    // Validation theo từng trạng thái
    switch (time_update_state)
 8002100:	4b18      	ldr	r3, [pc, #96]	; (8002164 <uart_ParseNumber+0x74>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d005      	beq.n	8002114 <uart_ParseNumber+0x24>
 8002108:	2b00      	cmp	r3, #0
 800210a:	dd15      	ble.n	8002138 <uart_ParseNumber+0x48>
 800210c:	3b02      	subs	r3, #2
 800210e:	2b01      	cmp	r3, #1
 8002110:	d812      	bhi.n	8002138 <uart_ParseNumber+0x48>
 8002112:	e008      	b.n	8002126 <uart_ParseNumber+0x36>
    {
    case TIME_UPDATE_HOURS:
        if (num < 0 || num > 23)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db02      	blt.n	8002120 <uart_ParseNumber+0x30>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b17      	cmp	r3, #23
 800211e:	dd16      	ble.n	800214e <uart_ParseNumber+0x5e>
            num = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
        break;
 8002124:	e013      	b.n	800214e <uart_ParseNumber+0x5e>
    case TIME_UPDATE_MINUTES:
    case TIME_UPDATE_SECONDS:
        if (num < 0 || num > 59)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db02      	blt.n	8002132 <uart_ParseNumber+0x42>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b3b      	cmp	r3, #59	; 0x3b
 8002130:	dd0f      	ble.n	8002152 <uart_ParseNumber+0x62>
            num = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
        break;
 8002136:	e00c      	b.n	8002152 <uart_ParseNumber+0x62>
    default:
        if (num < 0)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	da01      	bge.n	8002142 <uart_ParseNumber+0x52>
            num = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
        if (num > 255)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2bff      	cmp	r3, #255	; 0xff
 8002146:	dd06      	ble.n	8002156 <uart_ParseNumber+0x66>
            num = 255;
 8002148:	23ff      	movs	r3, #255	; 0xff
 800214a:	60fb      	str	r3, [r7, #12]
        break;
 800214c:	e003      	b.n	8002156 <uart_ParseNumber+0x66>
        break;
 800214e:	bf00      	nop
 8002150:	e002      	b.n	8002158 <uart_ParseNumber+0x68>
        break;
 8002152:	bf00      	nop
 8002154:	e000      	b.n	8002158 <uart_ParseNumber+0x68>
        break;
 8002156:	bf00      	nop
    }

    return (uint8_t)num;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	b2db      	uxtb	r3, r3
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	200000b1 	.word	0x200000b1

08002168 <uart_StartTimeUpdate>:

// ---------------------- Bắt đầu quá trình cập nhật thời gian (Bài 1) ----------------------
void uart_StartTimeUpdate(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af04      	add	r7, sp, #16
    use_advanced_mode = 0; // Bài 1: Có timeout nhưng đơn giản hơn bài 2
 800216e:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <uart_StartTimeUpdate+0x8c>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
    retry_count = 0;
 8002174:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <uart_StartTimeUpdate+0x90>)
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
    request_start_time = HAL_GetTick(); // FIX: Thêm timer cho bài 1
 800217a:	f000 feb5 	bl	8002ee8 <HAL_GetTick>
 800217e:	4603      	mov	r3, r0
 8002180:	4a1e      	ldr	r2, [pc, #120]	; (80021fc <uart_StartTimeUpdate+0x94>)
 8002182:	6013      	str	r3, [r2, #0]
    time_update_state = TIME_UPDATE_HOURS;
 8002184:	4b1e      	ldr	r3, [pc, #120]	; (8002200 <uart_StartTimeUpdate+0x98>)
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]

    // Clear all buffers before starting
    uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 800218a:	f000 f845 	bl	8002218 <uart_ClearInputBuffer>

    // DEBUG: Thông báo bắt đầu với buffer clean
    uart_Rs232SendString((uint8_t *)"DEBUG: Started Bai1 - Buffer cleared\n");
 800218e:	481d      	ldr	r0, [pc, #116]	; (8002204 <uart_StartTimeUpdate+0x9c>)
 8002190:	f7ff fd88 	bl	8001ca4 <uart_Rs232SendString>

    lcd_Clear(BLACK);
 8002194:	2000      	movs	r0, #0
 8002196:	f7fe fda9 	bl	8000cec <lcd_Clear>
    lcd_ShowStr(10, 100, "TIME UPDATE MODE", WHITE, BLACK, 16, 0);
 800219a:	2300      	movs	r3, #0
 800219c:	9302      	str	r3, [sp, #8]
 800219e:	2310      	movs	r3, #16
 80021a0:	9301      	str	r3, [sp, #4]
 80021a2:	2300      	movs	r3, #0
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021aa:	4a17      	ldr	r2, [pc, #92]	; (8002208 <uart_StartTimeUpdate+0xa0>)
 80021ac:	2164      	movs	r1, #100	; 0x64
 80021ae:	200a      	movs	r0, #10
 80021b0:	f7ff f878 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 120, "Updating hours...", WHITE, BLACK, 16, 0);
 80021b4:	2300      	movs	r3, #0
 80021b6:	9302      	str	r3, [sp, #8]
 80021b8:	2310      	movs	r3, #16
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	2300      	movs	r3, #0
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c4:	4a11      	ldr	r2, [pc, #68]	; (800220c <uart_StartTimeUpdate+0xa4>)
 80021c6:	2178      	movs	r1, #120	; 0x78
 80021c8:	200a      	movs	r0, #10
 80021ca:	f7ff f86b 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 140, "Enter hour (0-23):", YELLOW, BLACK, 14, 0);
 80021ce:	2300      	movs	r3, #0
 80021d0:	9302      	str	r3, [sp, #8]
 80021d2:	230e      	movs	r3, #14
 80021d4:	9301      	str	r3, [sp, #4]
 80021d6:	2300      	movs	r3, #0
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80021de:	4a0c      	ldr	r2, [pc, #48]	; (8002210 <uart_StartTimeUpdate+0xa8>)
 80021e0:	218c      	movs	r1, #140	; 0x8c
 80021e2:	200a      	movs	r0, #10
 80021e4:	f7ff f85e 	bl	80012a4 <lcd_ShowStr>
    uart_Rs232SendString((uint8_t *)"Hours\n");
 80021e8:	480a      	ldr	r0, [pc, #40]	; (8002214 <uart_StartTimeUpdate+0xac>)
 80021ea:	f7ff fd5b 	bl	8001ca4 <uart_Rs232SendString>
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	200000bd 	.word	0x200000bd
 80021f8:	200000bc 	.word	0x200000bc
 80021fc:	200000b8 	.word	0x200000b8
 8002200:	200000b1 	.word	0x200000b1
 8002204:	0800806c 	.word	0x0800806c
 8002208:	08008094 	.word	0x08008094
 800220c:	080080a8 	.word	0x080080a8
 8002210:	080080bc 	.word	0x080080bc
 8002214:	08008024 	.word	0x08008024

08002218 <uart_ClearInputBuffer>:

// ---------------------- Clear UART input buffer ----------------------
void uart_ClearInputBuffer(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
    // Clear ring buffer
    uart_head = uart_tail; // Reset pointers để xóa dữ liệu cũ
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <uart_ClearInputBuffer+0x1c>)
 800221e:	881b      	ldrh	r3, [r3, #0]
 8002220:	b29a      	uxth	r2, r3
 8002222:	4b05      	ldr	r3, [pc, #20]	; (8002238 <uart_ClearInputBuffer+0x20>)
 8002224:	801a      	strh	r2, [r3, #0]
    uart_data_ready = 0;
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <uart_ClearInputBuffer+0x24>)
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]

    // Clear line buffer
    uart_ResetLineBuffer();
 800222c:	f7ff fd66 	bl	8001cfc <uart_ResetLineBuffer>
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	200000ae 	.word	0x200000ae
 8002238:	200000ac 	.word	0x200000ac
 800223c:	200000b0 	.word	0x200000b0

08002240 <uart_StartTimeUpdateEx>:

// ---------------------- Bắt đầu quá trình cập nhật thời gian (Bài 2) ----------------------
void uart_StartTimeUpdateEx(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af04      	add	r7, sp, #16
    use_advanced_mode = 1; // Bài 2: Có timeout/retry
 8002246:	4b35      	ldr	r3, [pc, #212]	; (800231c <uart_StartTimeUpdateEx+0xdc>)
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
    retry_count = 0;
 800224c:	4b34      	ldr	r3, [pc, #208]	; (8002320 <uart_StartTimeUpdateEx+0xe0>)
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
    request_start_time = HAL_GetTick();
 8002252:	f000 fe49 	bl	8002ee8 <HAL_GetTick>
 8002256:	4603      	mov	r3, r0
 8002258:	4a32      	ldr	r2, [pc, #200]	; (8002324 <uart_StartTimeUpdateEx+0xe4>)
 800225a:	6013      	str	r3, [r2, #0]
    time_update_state = TIME_UPDATE_HOURS;
 800225c:	4b32      	ldr	r3, [pc, #200]	; (8002328 <uart_StartTimeUpdateEx+0xe8>)
 800225e:	2201      	movs	r2, #1
 8002260:	701a      	strb	r2, [r3, #0]

    // Clear all buffers before starting
    uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 8002262:	f7ff ffd9 	bl	8002218 <uart_ClearInputBuffer>

    // DEBUG: Thông báo đã bắt đầu bài 2
    uart_Rs232SendString((uint8_t *)"DEBUG: Started Exercise 2 - Buffer cleared\n");
 8002266:	4831      	ldr	r0, [pc, #196]	; (800232c <uart_StartTimeUpdateEx+0xec>)
 8002268:	f7ff fd1c 	bl	8001ca4 <uart_Rs232SendString>

    lcd_Clear(BLACK);
 800226c:	2000      	movs	r0, #0
 800226e:	f7fe fd3d 	bl	8000cec <lcd_Clear>
    lcd_ShowStr(10, 80, "TIME UPDATE MODE", WHITE, BLACK, 16, 0);
 8002272:	2300      	movs	r3, #0
 8002274:	9302      	str	r3, [sp, #8]
 8002276:	2310      	movs	r3, #16
 8002278:	9301      	str	r3, [sp, #4]
 800227a:	2300      	movs	r3, #0
 800227c:	9300      	str	r3, [sp, #0]
 800227e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002282:	4a2b      	ldr	r2, [pc, #172]	; (8002330 <uart_StartTimeUpdateEx+0xf0>)
 8002284:	2150      	movs	r1, #80	; 0x50
 8002286:	200a      	movs	r0, #10
 8002288:	f7ff f80c 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 100, "** EXERCISE 2 **", CYAN, BLACK, 14, 0);
 800228c:	2300      	movs	r3, #0
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	230e      	movs	r3, #14
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	2300      	movs	r3, #0
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800229c:	4a25      	ldr	r2, [pc, #148]	; (8002334 <uart_StartTimeUpdateEx+0xf4>)
 800229e:	2164      	movs	r1, #100	; 0x64
 80022a0:	200a      	movs	r0, #10
 80022a2:	f7fe ffff 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 120, "Timeout: 10s", YELLOW, BLACK, 12, 0);
 80022a6:	2300      	movs	r3, #0
 80022a8:	9302      	str	r3, [sp, #8]
 80022aa:	230c      	movs	r3, #12
 80022ac:	9301      	str	r3, [sp, #4]
 80022ae:	2300      	movs	r3, #0
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80022b6:	4a20      	ldr	r2, [pc, #128]	; (8002338 <uart_StartTimeUpdateEx+0xf8>)
 80022b8:	2178      	movs	r1, #120	; 0x78
 80022ba:	200a      	movs	r0, #10
 80022bc:	f7fe fff2 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 135, "Max retry: 3", YELLOW, BLACK, 12, 0);
 80022c0:	2300      	movs	r3, #0
 80022c2:	9302      	str	r3, [sp, #8]
 80022c4:	230c      	movs	r3, #12
 80022c6:	9301      	str	r3, [sp, #4]
 80022c8:	2300      	movs	r3, #0
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80022d0:	4a1a      	ldr	r2, [pc, #104]	; (800233c <uart_StartTimeUpdateEx+0xfc>)
 80022d2:	2187      	movs	r1, #135	; 0x87
 80022d4:	200a      	movs	r0, #10
 80022d6:	f7fe ffe5 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 155, "Updating hours...", WHITE, BLACK, 14, 0);
 80022da:	2300      	movs	r3, #0
 80022dc:	9302      	str	r3, [sp, #8]
 80022de:	230e      	movs	r3, #14
 80022e0:	9301      	str	r3, [sp, #4]
 80022e2:	2300      	movs	r3, #0
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022ea:	4a15      	ldr	r2, [pc, #84]	; (8002340 <uart_StartTimeUpdateEx+0x100>)
 80022ec:	219b      	movs	r1, #155	; 0x9b
 80022ee:	200a      	movs	r0, #10
 80022f0:	f7fe ffd8 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 170, "Enter hour (0-23):", GREEN, BLACK, 12, 0);
 80022f4:	2300      	movs	r3, #0
 80022f6:	9302      	str	r3, [sp, #8]
 80022f8:	230c      	movs	r3, #12
 80022fa:	9301      	str	r3, [sp, #4]
 80022fc:	2300      	movs	r3, #0
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002304:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <uart_StartTimeUpdateEx+0x104>)
 8002306:	21aa      	movs	r1, #170	; 0xaa
 8002308:	200a      	movs	r0, #10
 800230a:	f7fe ffcb 	bl	80012a4 <lcd_ShowStr>
    uart_Rs232SendString((uint8_t *)"Hours\n");
 800230e:	480e      	ldr	r0, [pc, #56]	; (8002348 <uart_StartTimeUpdateEx+0x108>)
 8002310:	f7ff fcc8 	bl	8001ca4 <uart_Rs232SendString>
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200000bd 	.word	0x200000bd
 8002320:	200000bc 	.word	0x200000bc
 8002324:	200000b8 	.word	0x200000b8
 8002328:	200000b1 	.word	0x200000b1
 800232c:	080080d0 	.word	0x080080d0
 8002330:	08008094 	.word	0x08008094
 8002334:	080080fc 	.word	0x080080fc
 8002338:	08008110 	.word	0x08008110
 800233c:	08008120 	.word	0x08008120
 8002340:	080080a8 	.word	0x080080a8
 8002344:	080080bc 	.word	0x080080bc
 8002348:	08008024 	.word	0x08008024

0800234c <uart_ProcessTimeUpdate>:

// ---------------------- Xử lý quá trình cập nhật thời gian (Bài 1) ----------------------
void uart_ProcessTimeUpdate(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b0a6      	sub	sp, #152	; 0x98
 8002350:	af04      	add	r7, sp, #16
    // DEBUG: Thêm debug để kiểm tra mode
    static uint8_t debug_sent = 0;
    if (!debug_sent && use_advanced_mode)
 8002352:	4ba1      	ldr	r3, [pc, #644]	; (80025d8 <uart_ProcessTimeUpdate+0x28c>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <uart_ProcessTimeUpdate+0x22>
 800235a:	4ba0      	ldr	r3, [pc, #640]	; (80025dc <uart_ProcessTimeUpdate+0x290>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d005      	beq.n	800236e <uart_ProcessTimeUpdate+0x22>
    {
        uart_Rs232SendString((uint8_t *)"DEBUG: Processing in advanced mode (Ex2)\n");
 8002362:	489f      	ldr	r0, [pc, #636]	; (80025e0 <uart_ProcessTimeUpdate+0x294>)
 8002364:	f7ff fc9e 	bl	8001ca4 <uart_Rs232SendString>
        debug_sent = 1;
 8002368:	4b9b      	ldr	r3, [pc, #620]	; (80025d8 <uart_ProcessTimeUpdate+0x28c>)
 800236a:	2201      	movs	r2, #1
 800236c:	701a      	strb	r2, [r3, #0]
    }

    if (use_advanced_mode)
 800236e:	4b9b      	ldr	r3, [pc, #620]	; (80025dc <uart_ProcessTimeUpdate+0x290>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d002      	beq.n	800237c <uart_ProcessTimeUpdate+0x30>
    {
        uart_ProcessTimeUpdateEx(); // Chuyển sang Bài 2
 8002376:	f000 fa4b 	bl	8002810 <uart_ProcessTimeUpdateEx>
        return;
 800237a:	e22c      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>
    }

    if (time_update_state == TIME_UPDATE_IDLE || time_update_state == TIME_UPDATE_COMPLETE)
 800237c:	4b99      	ldr	r3, [pc, #612]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	f000 8227 	beq.w	80027d4 <uart_ProcessTimeUpdate+0x488>
 8002386:	4b97      	ldr	r3, [pc, #604]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b04      	cmp	r3, #4
 800238c:	f000 8222 	beq.w	80027d4 <uart_ProcessTimeUpdate+0x488>
    {
        return;
    }

    // FIX: Thêm timeout cho Bài 1 (đơn giản hơn Bài 2)
    uint32_t current_time = HAL_GetTick();
 8002390:	f000 fdaa 	bl	8002ee8 <HAL_GetTick>
 8002394:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
    uint32_t elapsed_time = current_time - request_start_time;
 8002398:	4b93      	ldr	r3, [pc, #588]	; (80025e8 <uart_ProcessTimeUpdate+0x29c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // Kiểm tra timeout 10s cho Bài 1
    if (elapsed_time >= TIMEOUT_10S)
 80023a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023aa:	f242 720f 	movw	r2, #9999	; 0x270f
 80023ae:	4293      	cmp	r3, r2
 80023b0:	f240 80c9 	bls.w	8002546 <uart_ProcessTimeUpdate+0x1fa>
    {
        retry_count++;
 80023b4:	4b8d      	ldr	r3, [pc, #564]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	4b8b      	ldr	r3, [pc, #556]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 80023be:	701a      	strb	r2, [r3, #0]

        // Hiển thị thông báo timeout trên cả UART và LCD
        char timeout_msg[50];
        sprintf(timeout_msg, "Timeout! Please enter input (%d/3)", retry_count);
 80023c0:	4b8a      	ldr	r3, [pc, #552]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	4989      	ldr	r1, [pc, #548]	; (80025f0 <uart_ProcessTimeUpdate+0x2a4>)
 80023ca:	4618      	mov	r0, r3
 80023cc:	f005 f8a0 	bl	8007510 <siprintf>
        uart_Rs232SendString((uint8_t *)timeout_msg);
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fc66 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString((uint8_t *)"\n");
 80023d8:	4886      	ldr	r0, [pc, #536]	; (80025f4 <uart_ProcessTimeUpdate+0x2a8>)
 80023da:	f7ff fc63 	bl	8001ca4 <uart_Rs232SendString>

        // Hiển thị timeout warning trên LCD
        char lcd_timeout_msg[30];
        sprintf(lcd_timeout_msg, "TIMEOUT %d/3!", retry_count);
 80023de:	4b83      	ldr	r3, [pc, #524]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80023e8:	4983      	ldr	r1, [pc, #524]	; (80025f8 <uart_ProcessTimeUpdate+0x2ac>)
 80023ea:	4618      	mov	r0, r3
 80023ec:	f005 f890 	bl	8007510 <siprintf>
        lcd_ShowStr(10, 160, lcd_timeout_msg, RED, BLACK, 14, 0);
 80023f0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80023f4:	2300      	movs	r3, #0
 80023f6:	9302      	str	r3, [sp, #8]
 80023f8:	230e      	movs	r3, #14
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	2300      	movs	r3, #0
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002404:	21a0      	movs	r1, #160	; 0xa0
 8002406:	200a      	movs	r0, #10
 8002408:	f7fe ff4c 	bl	80012a4 <lcd_ShowStr>
        lcd_ShowStr(10, 180, "Please enter input...", YELLOW, BLACK, 12, 0);
 800240c:	2300      	movs	r3, #0
 800240e:	9302      	str	r3, [sp, #8]
 8002410:	230c      	movs	r3, #12
 8002412:	9301      	str	r3, [sp, #4]
 8002414:	2300      	movs	r3, #0
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800241c:	4a77      	ldr	r2, [pc, #476]	; (80025fc <uart_ProcessTimeUpdate+0x2b0>)
 800241e:	21b4      	movs	r1, #180	; 0xb4
 8002420:	200a      	movs	r0, #10
 8002422:	f7fe ff3f 	bl	80012a4 <lcd_ShowStr>

        if (retry_count >= MAX_RETRY_COUNT)
 8002426:	4b71      	ldr	r3, [pc, #452]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d96b      	bls.n	8002506 <uart_ProcessTimeUpdate+0x1ba>
        {
            // Quá 3 lần, hiển thị lỗi chi tiết trên LCD và UART
            uart_Rs232SendString((uint8_t *)"ERROR: Timeout exceeded! Returning to normal mode...\n");
 800242e:	4874      	ldr	r0, [pc, #464]	; (8002600 <uart_ProcessTimeUpdate+0x2b4>)
 8002430:	f7ff fc38 	bl	8001ca4 <uart_Rs232SendString>

            // Hiển thị lỗi trên LCD với nhiều dòng thông tin
            lcd_ShowStr(10, 160, "ERROR: 3x TIMEOUT!", RED, BLACK, 16, 0);
 8002434:	2300      	movs	r3, #0
 8002436:	9302      	str	r3, [sp, #8]
 8002438:	2310      	movs	r3, #16
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2300      	movs	r3, #0
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002444:	4a6f      	ldr	r2, [pc, #444]	; (8002604 <uart_ProcessTimeUpdate+0x2b8>)
 8002446:	21a0      	movs	r1, #160	; 0xa0
 8002448:	200a      	movs	r0, #10
 800244a:	f7fe ff2b 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 180, "No input received", WHITE, BLACK, 14, 0);
 800244e:	2300      	movs	r3, #0
 8002450:	9302      	str	r3, [sp, #8]
 8002452:	230e      	movs	r3, #14
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	2300      	movs	r3, #0
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800245e:	4a6a      	ldr	r2, [pc, #424]	; (8002608 <uart_ProcessTimeUpdate+0x2bc>)
 8002460:	21b4      	movs	r1, #180	; 0xb4
 8002462:	200a      	movs	r0, #10
 8002464:	f7fe ff1e 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 200, "Returning to clock...", YELLOW, BLACK, 12, 0);
 8002468:	2300      	movs	r3, #0
 800246a:	9302      	str	r3, [sp, #8]
 800246c:	230c      	movs	r3, #12
 800246e:	9301      	str	r3, [sp, #4]
 8002470:	2300      	movs	r3, #0
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002478:	4a64      	ldr	r2, [pc, #400]	; (800260c <uart_ProcessTimeUpdate+0x2c0>)
 800247a:	21c8      	movs	r1, #200	; 0xc8
 800247c:	200a      	movs	r0, #10
 800247e:	f7fe ff11 	bl	80012a4 <lcd_ShowStr>

            // Hiển thị thông tin trạng thái lỗi
            char error_step[30];
            switch (time_update_state)
 8002482:	4b58      	ldr	r3, [pc, #352]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b03      	cmp	r3, #3
 8002488:	d014      	beq.n	80024b4 <uart_ProcessTimeUpdate+0x168>
 800248a:	2b03      	cmp	r3, #3
 800248c:	dc19      	bgt.n	80024c2 <uart_ProcessTimeUpdate+0x176>
 800248e:	2b01      	cmp	r3, #1
 8002490:	d002      	beq.n	8002498 <uart_ProcessTimeUpdate+0x14c>
 8002492:	2b02      	cmp	r3, #2
 8002494:	d007      	beq.n	80024a6 <uart_ProcessTimeUpdate+0x15a>
 8002496:	e014      	b.n	80024c2 <uart_ProcessTimeUpdate+0x176>
            {
            case TIME_UPDATE_HOURS:
                sprintf(error_step, "Failed at: Hours step");
 8002498:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800249c:	495c      	ldr	r1, [pc, #368]	; (8002610 <uart_ProcessTimeUpdate+0x2c4>)
 800249e:	4618      	mov	r0, r3
 80024a0:	f005 f836 	bl	8007510 <siprintf>
                break;
 80024a4:	e014      	b.n	80024d0 <uart_ProcessTimeUpdate+0x184>
            case TIME_UPDATE_MINUTES:
                sprintf(error_step, "Failed at: Minutes step");
 80024a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024aa:	495a      	ldr	r1, [pc, #360]	; (8002614 <uart_ProcessTimeUpdate+0x2c8>)
 80024ac:	4618      	mov	r0, r3
 80024ae:	f005 f82f 	bl	8007510 <siprintf>
                break;
 80024b2:	e00d      	b.n	80024d0 <uart_ProcessTimeUpdate+0x184>
            case TIME_UPDATE_SECONDS:
                sprintf(error_step, "Failed at: Seconds step");
 80024b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024b8:	4957      	ldr	r1, [pc, #348]	; (8002618 <uart_ProcessTimeUpdate+0x2cc>)
 80024ba:	4618      	mov	r0, r3
 80024bc:	f005 f828 	bl	8007510 <siprintf>
                break;
 80024c0:	e006      	b.n	80024d0 <uart_ProcessTimeUpdate+0x184>
            default:
                sprintf(error_step, "Failed at: Unknown step");
 80024c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024c6:	4955      	ldr	r1, [pc, #340]	; (800261c <uart_ProcessTimeUpdate+0x2d0>)
 80024c8:	4618      	mov	r0, r3
 80024ca:	f005 f821 	bl	8007510 <siprintf>
                break;
 80024ce:	bf00      	nop
            }
            lcd_ShowStr(10, 220, error_step, CYAN, BLACK, 12, 0);
 80024d0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80024d4:	2300      	movs	r3, #0
 80024d6:	9302      	str	r3, [sp, #8]
 80024d8:	230c      	movs	r3, #12
 80024da:	9301      	str	r3, [sp, #4]
 80024dc:	2300      	movs	r3, #0
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80024e4:	21dc      	movs	r1, #220	; 0xdc
 80024e6:	200a      	movs	r0, #10
 80024e8:	f7fe fedc 	bl	80012a4 <lcd_ShowStr>

            // Clear all buffers before returning to normal mode
            uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 80024ec:	f7ff fe94 	bl	8002218 <uart_ClearInputBuffer>

            HAL_Delay(3000); // Tăng thời gian hiển thị để đọc được lỗi
 80024f0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80024f4:	f000 fd04 	bl	8002f00 <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 80024f8:	4b3a      	ldr	r3, [pc, #232]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 80024fe:	4b3b      	ldr	r3, [pc, #236]	; (80025ec <uart_ProcessTimeUpdate+0x2a0>)
 8002500:	2200      	movs	r2, #0
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e167      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>
            return;
        }

        // Clear buffers and reset timer for retry
        uart_ClearInputBuffer(); // Clear any partial input that might have caused timeout
 8002506:	f7ff fe87 	bl	8002218 <uart_ClearInputBuffer>
        request_start_time = HAL_GetTick();
 800250a:	f000 fced 	bl	8002ee8 <HAL_GetTick>
 800250e:	4603      	mov	r3, r0
 8002510:	4a35      	ldr	r2, [pc, #212]	; (80025e8 <uart_ProcessTimeUpdate+0x29c>)
 8002512:	6013      	str	r3, [r2, #0]
        switch (time_update_state)
 8002514:	4b33      	ldr	r3, [pc, #204]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b03      	cmp	r3, #3
 800251a:	d00e      	beq.n	800253a <uart_ProcessTimeUpdate+0x1ee>
 800251c:	2b03      	cmp	r3, #3
 800251e:	dc10      	bgt.n	8002542 <uart_ProcessTimeUpdate+0x1f6>
 8002520:	2b01      	cmp	r3, #1
 8002522:	d002      	beq.n	800252a <uart_ProcessTimeUpdate+0x1de>
 8002524:	2b02      	cmp	r3, #2
 8002526:	d004      	beq.n	8002532 <uart_ProcessTimeUpdate+0x1e6>
            break;
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Please enter seconds (0-59): ");
            break;
        default:
            break;
 8002528:	e00b      	b.n	8002542 <uart_ProcessTimeUpdate+0x1f6>
            uart_Rs232SendString((uint8_t *)"Please enter hours (0-23): ");
 800252a:	483d      	ldr	r0, [pc, #244]	; (8002620 <uart_ProcessTimeUpdate+0x2d4>)
 800252c:	f7ff fbba 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002530:	e008      	b.n	8002544 <uart_ProcessTimeUpdate+0x1f8>
            uart_Rs232SendString((uint8_t *)"Please enter minutes (0-59): ");
 8002532:	483c      	ldr	r0, [pc, #240]	; (8002624 <uart_ProcessTimeUpdate+0x2d8>)
 8002534:	f7ff fbb6 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002538:	e004      	b.n	8002544 <uart_ProcessTimeUpdate+0x1f8>
            uart_Rs232SendString((uint8_t *)"Please enter seconds (0-59): ");
 800253a:	483b      	ldr	r0, [pc, #236]	; (8002628 <uart_ProcessTimeUpdate+0x2dc>)
 800253c:	f7ff fbb2 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002540:	e000      	b.n	8002544 <uart_ProcessTimeUpdate+0x1f8>
            break;
 8002542:	bf00      	nop
        }
        return;
 8002544:	e147      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>
    }

    if (uart_ReadLine(response_buffer, sizeof(response_buffer)))
 8002546:	2120      	movs	r1, #32
 8002548:	4838      	ldr	r0, [pc, #224]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 800254a:	f7ff fc05 	bl	8001d58 <uart_ReadLine>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 8140 	beq.w	80027d6 <uart_ProcessTimeUpdate+0x48a>
    {
        // Debug: Echo chuỗi nhận được trước khi parse
        char debug_msg[60];
        sprintf(debug_msg, "Raw input: [%s] (len=%d)\n", response_buffer, (int)strlen((char *)response_buffer));
 8002556:	4835      	ldr	r0, [pc, #212]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 8002558:	f7fd fe3a 	bl	80001d0 <strlen>
 800255c:	4603      	mov	r3, r0
 800255e:	1d38      	adds	r0, r7, #4
 8002560:	4a32      	ldr	r2, [pc, #200]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 8002562:	4933      	ldr	r1, [pc, #204]	; (8002630 <uart_ProcessTimeUpdate+0x2e4>)
 8002564:	f004 ffd4 	bl	8007510 <siprintf>
        uart_Rs232SendString((uint8_t *)debug_msg);
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fb9a 	bl	8001ca4 <uart_Rs232SendString>

        // Validation dữ liệu (cũng áp dụng cho Bài 1)
        if (!uart_ValidateInput(response_buffer, time_update_state))
 8002570:	4b1c      	ldr	r3, [pc, #112]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4619      	mov	r1, r3
 8002576:	482d      	ldr	r0, [pc, #180]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 8002578:	f7ff fcd9 	bl	8001f2e <uart_ValidateInput>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10b      	bne.n	800259a <uart_ProcessTimeUpdate+0x24e>
        {
            // Dữ liệu không hợp lệ, reset timer và yêu cầu nhập lại
            request_start_time = HAL_GetTick(); // Reset timer khi validation fail
 8002582:	f000 fcb1 	bl	8002ee8 <HAL_GetTick>
 8002586:	4603      	mov	r3, r0
 8002588:	4a17      	ldr	r2, [pc, #92]	; (80025e8 <uart_ProcessTimeUpdate+0x29c>)
 800258a:	6013      	str	r3, [r2, #0]
            uart_HandleValidationErrorDetailed(response_buffer, time_update_state);
 800258c:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	4619      	mov	r1, r3
 8002592:	4826      	ldr	r0, [pc, #152]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 8002594:	f7ff fce0 	bl	8001f58 <uart_HandleValidationErrorDetailed>
 8002598:	e11d      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>
            return; // Không xử lý tiếp, chờ input mới
        }

        uint8_t value = uart_ParseNumber(response_buffer);
 800259a:	4824      	ldr	r0, [pc, #144]	; (800262c <uart_ProcessTimeUpdate+0x2e0>)
 800259c:	f7ff fda8 	bl	80020f0 <uart_ParseNumber>
 80025a0:	4603      	mov	r3, r0
 80025a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

        // Echo lại giá trị nhận được để xác nhận
        uart_Rs232SendString((uint8_t *)"Received: ");
 80025a6:	4823      	ldr	r0, [pc, #140]	; (8002634 <uart_ProcessTimeUpdate+0x2e8>)
 80025a8:	f7ff fb7c 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendNum(value);
 80025ac:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fb8d 	bl	8001cd0 <uart_Rs232SendNum>
        uart_Rs232SendString((uint8_t *)"\n");
 80025b6:	480f      	ldr	r0, [pc, #60]	; (80025f4 <uart_ProcessTimeUpdate+0x2a8>)
 80025b8:	f7ff fb74 	bl	8001ca4 <uart_Rs232SendString>

        switch (time_update_state)
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <uart_ProcessTimeUpdate+0x298>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	f000 80c3 	beq.w	800274c <uart_ProcessTimeUpdate+0x400>
 80025c6:	2b03      	cmp	r3, #3
 80025c8:	f300 8100 	bgt.w	80027cc <uart_ProcessTimeUpdate+0x480>
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d033      	beq.n	8002638 <uart_ProcessTimeUpdate+0x2ec>
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d076      	beq.n	80026c2 <uart_ProcessTimeUpdate+0x376>
 80025d4:	e0fa      	b.n	80027cc <uart_ProcessTimeUpdate+0x480>
 80025d6:	bf00      	nop
 80025d8:	200000e2 	.word	0x200000e2
 80025dc:	200000bd 	.word	0x200000bd
 80025e0:	08008130 	.word	0x08008130
 80025e4:	200000b1 	.word	0x200000b1
 80025e8:	200000b8 	.word	0x200000b8
 80025ec:	200000bc 	.word	0x200000bc
 80025f0:	0800815c 	.word	0x0800815c
 80025f4:	08008180 	.word	0x08008180
 80025f8:	08008184 	.word	0x08008184
 80025fc:	08008194 	.word	0x08008194
 8002600:	080081ac 	.word	0x080081ac
 8002604:	080081e4 	.word	0x080081e4
 8002608:	080081f8 	.word	0x080081f8
 800260c:	0800820c 	.word	0x0800820c
 8002610:	08008224 	.word	0x08008224
 8002614:	0800823c 	.word	0x0800823c
 8002618:	08008254 	.word	0x08008254
 800261c:	0800826c 	.word	0x0800826c
 8002620:	08008284 	.word	0x08008284
 8002624:	080082a0 	.word	0x080082a0
 8002628:	080082c0 	.word	0x080082c0
 800262c:	200002a0 	.word	0x200002a0
 8002630:	080082e0 	.word	0x080082e0
 8002634:	080082fc 	.word	0x080082fc
        {
        case TIME_UPDATE_HOURS:
            new_time_values[0] = value;
 8002638:	4a68      	ldr	r2, [pc, #416]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 800263a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800263e:	7013      	strb	r3, [r2, #0]
            time_update_state = TIME_UPDATE_MINUTES;
 8002640:	4b67      	ldr	r3, [pc, #412]	; (80027e0 <uart_ProcessTimeUpdate+0x494>)
 8002642:	2202      	movs	r2, #2
 8002644:	701a      	strb	r2, [r3, #0]
            retry_count = 0;                    // Reset retry count cho bước mới
 8002646:	4b67      	ldr	r3, [pc, #412]	; (80027e4 <uart_ProcessTimeUpdate+0x498>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // Reset timer cho bước tiếp theo
 800264c:	f000 fc4c 	bl	8002ee8 <HAL_GetTick>
 8002650:	4603      	mov	r3, r0
 8002652:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <uart_ProcessTimeUpdate+0x49c>)
 8002654:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 120, "Updating minutes...", WHITE, BLACK, 16, 0);
 8002656:	2300      	movs	r3, #0
 8002658:	9302      	str	r3, [sp, #8]
 800265a:	2310      	movs	r3, #16
 800265c:	9301      	str	r3, [sp, #4]
 800265e:	2300      	movs	r3, #0
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002666:	4a61      	ldr	r2, [pc, #388]	; (80027ec <uart_ProcessTimeUpdate+0x4a0>)
 8002668:	2178      	movs	r1, #120	; 0x78
 800266a:	200a      	movs	r0, #10
 800266c:	f7fe fe1a 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "Enter minute (0-59):", YELLOW, BLACK, 14, 0);
 8002670:	2300      	movs	r3, #0
 8002672:	9302      	str	r3, [sp, #8]
 8002674:	230e      	movs	r3, #14
 8002676:	9301      	str	r3, [sp, #4]
 8002678:	2300      	movs	r3, #0
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002680:	4a5b      	ldr	r2, [pc, #364]	; (80027f0 <uart_ProcessTimeUpdate+0x4a4>)
 8002682:	218c      	movs	r1, #140	; 0x8c
 8002684:	200a      	movs	r0, #10
 8002686:	f7fe fe0d 	bl	80012a4 <lcd_ShowStr>
            // Clear timeout messages
            lcd_ShowStr(10, 160, "                        ", BLACK, BLACK, 14, 0);
 800268a:	2300      	movs	r3, #0
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	230e      	movs	r3, #14
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	2300      	movs	r3, #0
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	2300      	movs	r3, #0
 8002698:	4a56      	ldr	r2, [pc, #344]	; (80027f4 <uart_ProcessTimeUpdate+0x4a8>)
 800269a:	21a0      	movs	r1, #160	; 0xa0
 800269c:	200a      	movs	r0, #10
 800269e:	f7fe fe01 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 180, "                        ", BLACK, BLACK, 12, 0);
 80026a2:	2300      	movs	r3, #0
 80026a4:	9302      	str	r3, [sp, #8]
 80026a6:	230c      	movs	r3, #12
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	2300      	movs	r3, #0
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	2300      	movs	r3, #0
 80026b0:	4a50      	ldr	r2, [pc, #320]	; (80027f4 <uart_ProcessTimeUpdate+0x4a8>)
 80026b2:	21b4      	movs	r1, #180	; 0xb4
 80026b4:	200a      	movs	r0, #10
 80026b6:	f7fe fdf5 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 80026ba:	484f      	ldr	r0, [pc, #316]	; (80027f8 <uart_ProcessTimeUpdate+0x4ac>)
 80026bc:	f7ff faf2 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80026c0:	e089      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>

        case TIME_UPDATE_MINUTES:
            new_time_values[1] = value;
 80026c2:	4a46      	ldr	r2, [pc, #280]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 80026c4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80026c8:	7053      	strb	r3, [r2, #1]
            time_update_state = TIME_UPDATE_SECONDS;
 80026ca:	4b45      	ldr	r3, [pc, #276]	; (80027e0 <uart_ProcessTimeUpdate+0x494>)
 80026cc:	2203      	movs	r2, #3
 80026ce:	701a      	strb	r2, [r3, #0]
            retry_count = 0;                    // Reset retry count cho bước mới
 80026d0:	4b44      	ldr	r3, [pc, #272]	; (80027e4 <uart_ProcessTimeUpdate+0x498>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // Reset timer cho bước tiếp theo
 80026d6:	f000 fc07 	bl	8002ee8 <HAL_GetTick>
 80026da:	4603      	mov	r3, r0
 80026dc:	4a42      	ldr	r2, [pc, #264]	; (80027e8 <uart_ProcessTimeUpdate+0x49c>)
 80026de:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 120, "Updating seconds...", WHITE, BLACK, 16, 0);
 80026e0:	2300      	movs	r3, #0
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2310      	movs	r3, #16
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	2300      	movs	r3, #0
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026f0:	4a42      	ldr	r2, [pc, #264]	; (80027fc <uart_ProcessTimeUpdate+0x4b0>)
 80026f2:	2178      	movs	r1, #120	; 0x78
 80026f4:	200a      	movs	r0, #10
 80026f6:	f7fe fdd5 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "Enter second (0-59):", YELLOW, BLACK, 14, 0);
 80026fa:	2300      	movs	r3, #0
 80026fc:	9302      	str	r3, [sp, #8]
 80026fe:	230e      	movs	r3, #14
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	2300      	movs	r3, #0
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800270a:	4a3d      	ldr	r2, [pc, #244]	; (8002800 <uart_ProcessTimeUpdate+0x4b4>)
 800270c:	218c      	movs	r1, #140	; 0x8c
 800270e:	200a      	movs	r0, #10
 8002710:	f7fe fdc8 	bl	80012a4 <lcd_ShowStr>
            // Clear timeout messages
            lcd_ShowStr(10, 160, "                        ", BLACK, BLACK, 14, 0);
 8002714:	2300      	movs	r3, #0
 8002716:	9302      	str	r3, [sp, #8]
 8002718:	230e      	movs	r3, #14
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	2300      	movs	r3, #0
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2300      	movs	r3, #0
 8002722:	4a34      	ldr	r2, [pc, #208]	; (80027f4 <uart_ProcessTimeUpdate+0x4a8>)
 8002724:	21a0      	movs	r1, #160	; 0xa0
 8002726:	200a      	movs	r0, #10
 8002728:	f7fe fdbc 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 180, "                        ", BLACK, BLACK, 12, 0);
 800272c:	2300      	movs	r3, #0
 800272e:	9302      	str	r3, [sp, #8]
 8002730:	230c      	movs	r3, #12
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	2300      	movs	r3, #0
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	2300      	movs	r3, #0
 800273a:	4a2e      	ldr	r2, [pc, #184]	; (80027f4 <uart_ProcessTimeUpdate+0x4a8>)
 800273c:	21b4      	movs	r1, #180	; 0xb4
 800273e:	200a      	movs	r0, #10
 8002740:	f7fe fdb0 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 8002744:	482f      	ldr	r0, [pc, #188]	; (8002804 <uart_ProcessTimeUpdate+0x4b8>)
 8002746:	f7ff faad 	bl	8001ca4 <uart_Rs232SendString>
            break;
 800274a:	e044      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>

        case TIME_UPDATE_SECONDS:
            new_time_values[2] = value;
 800274c:	4a23      	ldr	r2, [pc, #140]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 800274e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002752:	7093      	strb	r3, [r2, #2]

            // Chỉ cập nhật giờ, phút, giây vào DS3231 (giữ nguyên ngày tháng năm)
            ds3231_Write(ADDRESS_HOUR, new_time_values[0]);
 8002754:	4b21      	ldr	r3, [pc, #132]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	4619      	mov	r1, r3
 800275a:	2002      	movs	r0, #2
 800275c:	f7fd ff84 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_MIN, new_time_values[1]);
 8002760:	4b1e      	ldr	r3, [pc, #120]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 8002762:	785b      	ldrb	r3, [r3, #1]
 8002764:	4619      	mov	r1, r3
 8002766:	2001      	movs	r0, #1
 8002768:	f7fd ff7e 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_SEC, new_time_values[2]);
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <uart_ProcessTimeUpdate+0x490>)
 800276e:	789b      	ldrb	r3, [r3, #2]
 8002770:	4619      	mov	r1, r3
 8002772:	2000      	movs	r0, #0
 8002774:	f7fd ff78 	bl	8000668 <ds3231_Write>

            time_update_state = TIME_UPDATE_COMPLETE;
 8002778:	4b19      	ldr	r3, [pc, #100]	; (80027e0 <uart_ProcessTimeUpdate+0x494>)
 800277a:	2204      	movs	r2, #4
 800277c:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 120, "Time update completed!", WHITE, BLACK, 16, 0);
 800277e:	2300      	movs	r3, #0
 8002780:	9302      	str	r3, [sp, #8]
 8002782:	2310      	movs	r3, #16
 8002784:	9301      	str	r3, [sp, #4]
 8002786:	2300      	movs	r3, #0
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800278e:	4a1e      	ldr	r2, [pc, #120]	; (8002808 <uart_ProcessTimeUpdate+0x4bc>)
 8002790:	2178      	movs	r1, #120	; 0x78
 8002792:	200a      	movs	r0, #10
 8002794:	f7fe fd86 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "                        ", WHITE, BLACK, 14, 0);
 8002798:	2300      	movs	r3, #0
 800279a:	9302      	str	r3, [sp, #8]
 800279c:	230e      	movs	r3, #14
 800279e:	9301      	str	r3, [sp, #4]
 80027a0:	2300      	movs	r3, #0
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a8:	4a12      	ldr	r2, [pc, #72]	; (80027f4 <uart_ProcessTimeUpdate+0x4a8>)
 80027aa:	218c      	movs	r1, #140	; 0x8c
 80027ac:	200a      	movs	r0, #10
 80027ae:	f7fe fd79 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Time update completed!\n");
 80027b2:	4816      	ldr	r0, [pc, #88]	; (800280c <uart_ProcessTimeUpdate+0x4c0>)
 80027b4:	f7ff fa76 	bl	8001ca4 <uart_Rs232SendString>

            // Clear all buffers after completion
            uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 80027b8:	f7ff fd2e 	bl	8002218 <uart_ClearInputBuffer>

            // Sau 2 giây sẽ quay về chế độ bình thường
            HAL_Delay(2000);
 80027bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027c0:	f000 fb9e 	bl	8002f00 <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 80027c4:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <uart_ProcessTimeUpdate+0x494>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
            break;
 80027ca:	e004      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>

        default:
            time_update_state = TIME_UPDATE_IDLE;
 80027cc:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <uart_ProcessTimeUpdate+0x494>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
            break;
 80027d2:	e000      	b.n	80027d6 <uart_ProcessTimeUpdate+0x48a>
        return;
 80027d4:	bf00      	nop
        }
    }
}
 80027d6:	3788      	adds	r7, #136	; 0x88
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	200000b4 	.word	0x200000b4
 80027e0:	200000b1 	.word	0x200000b1
 80027e4:	200000bc 	.word	0x200000bc
 80027e8:	200000b8 	.word	0x200000b8
 80027ec:	08008308 	.word	0x08008308
 80027f0:	0800831c 	.word	0x0800831c
 80027f4:	08008334 	.word	0x08008334
 80027f8:	0800802c 	.word	0x0800802c
 80027fc:	08008350 	.word	0x08008350
 8002800:	08008364 	.word	0x08008364
 8002804:	08008038 	.word	0x08008038
 8002808:	0800837c 	.word	0x0800837c
 800280c:	08008394 	.word	0x08008394

08002810 <uart_ProcessTimeUpdateEx>:

// ---------------------- Xử lý quá trình cập nhật thời gian với Timeout và Retry (Bài 2) ----------------------
void uart_ProcessTimeUpdateEx(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b096      	sub	sp, #88	; 0x58
 8002814:	af04      	add	r7, sp, #16
    if (time_update_state == TIME_UPDATE_IDLE ||
 8002816:	4baf      	ldr	r3, [pc, #700]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 8201 	beq.w	8002c22 <uart_ProcessTimeUpdateEx+0x412>
        time_update_state == TIME_UPDATE_COMPLETE ||
 8002820:	4bac      	ldr	r3, [pc, #688]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002822:	781b      	ldrb	r3, [r3, #0]
    if (time_update_state == TIME_UPDATE_IDLE ||
 8002824:	2b04      	cmp	r3, #4
 8002826:	f000 81fc 	beq.w	8002c22 <uart_ProcessTimeUpdateEx+0x412>
        time_update_state == TIME_UPDATE_ERROR)
 800282a:	4baa      	ldr	r3, [pc, #680]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 800282c:	781b      	ldrb	r3, [r3, #0]
        time_update_state == TIME_UPDATE_COMPLETE ||
 800282e:	2b05      	cmp	r3, #5
 8002830:	f000 81f7 	beq.w	8002c22 <uart_ProcessTimeUpdateEx+0x412>
        return;
    }

    // DEBUG: Thêm debug để xác nhận hàm được gọi
    static uint8_t entry_debug_sent = 0;
    if (!entry_debug_sent)
 8002834:	4ba8      	ldr	r3, [pc, #672]	; (8002ad8 <uart_ProcessTimeUpdateEx+0x2c8>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d105      	bne.n	8002848 <uart_ProcessTimeUpdateEx+0x38>
    {
        uart_Rs232SendString((uint8_t *)"DEBUG: Entered uart_ProcessTimeUpdateEx()\n");
 800283c:	48a7      	ldr	r0, [pc, #668]	; (8002adc <uart_ProcessTimeUpdateEx+0x2cc>)
 800283e:	f7ff fa31 	bl	8001ca4 <uart_Rs232SendString>
        entry_debug_sent = 1;
 8002842:	4ba5      	ldr	r3, [pc, #660]	; (8002ad8 <uart_ProcessTimeUpdateEx+0x2c8>)
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
    }

    uint32_t current_time = HAL_GetTick();
 8002848:	f000 fb4e 	bl	8002ee8 <HAL_GetTick>
 800284c:	6478      	str	r0, [r7, #68]	; 0x44
    uint32_t elapsed_time = current_time - request_start_time;
 800284e:	4ba4      	ldr	r3, [pc, #656]	; (8002ae0 <uart_ProcessTimeUpdateEx+0x2d0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	643b      	str	r3, [r7, #64]	; 0x40

    // DEBUG: Hiển thị thời gian elapsed mỗi 1 giây
    static uint32_t last_debug_time = 0;
    if (current_time - last_debug_time >= 1000) // Mỗi 1 giây
 8002858:	4ba2      	ldr	r3, [pc, #648]	; (8002ae4 <uart_ProcessTimeUpdateEx+0x2d4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002864:	d319      	bcc.n	800289a <uart_ProcessTimeUpdateEx+0x8a>
    {
        last_debug_time = current_time;
 8002866:	4a9f      	ldr	r2, [pc, #636]	; (8002ae4 <uart_ProcessTimeUpdateEx+0x2d4>)
 8002868:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800286a:	6013      	str	r3, [r2, #0]
        char debug_msg[50];
        sprintf(debug_msg, "Waiting... %lus", elapsed_time / 1000);
 800286c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800286e:	4a9e      	ldr	r2, [pc, #632]	; (8002ae8 <uart_ProcessTimeUpdateEx+0x2d8>)
 8002870:	fba2 2303 	umull	r2, r3, r2, r3
 8002874:	099a      	lsrs	r2, r3, #6
 8002876:	463b      	mov	r3, r7
 8002878:	499c      	ldr	r1, [pc, #624]	; (8002aec <uart_ProcessTimeUpdateEx+0x2dc>)
 800287a:	4618      	mov	r0, r3
 800287c:	f004 fe48 	bl	8007510 <siprintf>
        lcd_ShowStr(10, 205, debug_msg, CYAN, BLACK, 10, 0);
 8002880:	463a      	mov	r2, r7
 8002882:	2300      	movs	r3, #0
 8002884:	9302      	str	r3, [sp, #8]
 8002886:	230a      	movs	r3, #10
 8002888:	9301      	str	r3, [sp, #4]
 800288a:	2300      	movs	r3, #0
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002892:	21cd      	movs	r1, #205	; 0xcd
 8002894:	200a      	movs	r0, #10
 8002896:	f7fe fd05 	bl	80012a4 <lcd_ShowStr>
    }

    // Kiểm tra timeout (10 giây)
    if (elapsed_time >= TIMEOUT_10S)
 800289a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800289c:	f242 720f 	movw	r2, #9999	; 0x270f
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d971      	bls.n	8002988 <uart_ProcessTimeUpdateEx+0x178>
    {
        retry_count++;
 80028a4:	4b92      	ldr	r3, [pc, #584]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	3301      	adds	r3, #1
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	4b90      	ldr	r3, [pc, #576]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 80028ae:	701a      	strb	r2, [r3, #0]

        // Hiển thị retry trên LCD
        char retry_msg[32];
        sprintf(retry_msg, "Timeout! Retry %d/%d", retry_count, MAX_RETRY_COUNT);
 80028b0:	4b8f      	ldr	r3, [pc, #572]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	461a      	mov	r2, r3
 80028b6:	4638      	mov	r0, r7
 80028b8:	2303      	movs	r3, #3
 80028ba:	498e      	ldr	r1, [pc, #568]	; (8002af4 <uart_ProcessTimeUpdateEx+0x2e4>)
 80028bc:	f004 fe28 	bl	8007510 <siprintf>
        lcd_ShowStr(10, 190, retry_msg, RED, BLACK, 12, 0);
 80028c0:	463a      	mov	r2, r7
 80028c2:	2300      	movs	r3, #0
 80028c4:	9302      	str	r3, [sp, #8]
 80028c6:	230c      	movs	r3, #12
 80028c8:	9301      	str	r3, [sp, #4]
 80028ca:	2300      	movs	r3, #0
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80028d2:	21be      	movs	r1, #190	; 0xbe
 80028d4:	200a      	movs	r0, #10
 80028d6:	f7fe fce5 	bl	80012a4 <lcd_ShowStr>

        // DEBUG: Gửi thông báo qua UART
        uart_Rs232SendString((uint8_t *)"DEBUG: TIMEOUT occurred!\n");
 80028da:	4887      	ldr	r0, [pc, #540]	; (8002af8 <uart_ProcessTimeUpdateEx+0x2e8>)
 80028dc:	f7ff f9e2 	bl	8001ca4 <uart_Rs232SendString>

        if (retry_count >= MAX_RETRY_COUNT)
 80028e0:	4b83      	ldr	r3, [pc, #524]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d92c      	bls.n	8002942 <uart_ProcessTimeUpdateEx+0x132>
        {
            // Quá số lần retry, báo lỗi
            time_update_state = TIME_UPDATE_ERROR;
 80028e8:	4b7a      	ldr	r3, [pc, #488]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 80028ea:	2205      	movs	r2, #5
 80028ec:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 205, "ERROR: No response!", RED, BLACK, 14, 0);
 80028ee:	2300      	movs	r3, #0
 80028f0:	9302      	str	r3, [sp, #8]
 80028f2:	230e      	movs	r3, #14
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	2300      	movs	r3, #0
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80028fe:	4a7f      	ldr	r2, [pc, #508]	; (8002afc <uart_ProcessTimeUpdateEx+0x2ec>)
 8002900:	21cd      	movs	r1, #205	; 0xcd
 8002902:	200a      	movs	r0, #10
 8002904:	f7fe fcce 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 220, "Returning to normal...", WHITE, BLACK, 12, 0);
 8002908:	2300      	movs	r3, #0
 800290a:	9302      	str	r3, [sp, #8]
 800290c:	230c      	movs	r3, #12
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	2300      	movs	r3, #0
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002918:	4a79      	ldr	r2, [pc, #484]	; (8002b00 <uart_ProcessTimeUpdateEx+0x2f0>)
 800291a:	21dc      	movs	r1, #220	; 0xdc
 800291c:	200a      	movs	r0, #10
 800291e:	f7fe fcc1 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"ERROR: Timeout after 3 retries!\n");
 8002922:	4878      	ldr	r0, [pc, #480]	; (8002b04 <uart_ProcessTimeUpdateEx+0x2f4>)
 8002924:	f7ff f9be 	bl	8001ca4 <uart_Rs232SendString>

            // Clear all buffers after error
            uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 8002928:	f7ff fc76 	bl	8002218 <uart_ClearInputBuffer>

            // Quay về chế độ bình thường sau 3 giây
            HAL_Delay(3000);
 800292c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002930:	f000 fae6 	bl	8002f00 <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 8002934:	4b67      	ldr	r3, [pc, #412]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 800293a:	4b6d      	ldr	r3, [pc, #436]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 800293c:	2200      	movs	r2, #0
 800293e:	701a      	strb	r2, [r3, #0]
            return;
 8002940:	e172      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
        }

        // Clear buffers and reset timer for retry
        uart_ClearInputBuffer(); // Clear any partial input that might have caused timeout
 8002942:	f7ff fc69 	bl	8002218 <uart_ClearInputBuffer>
        request_start_time = HAL_GetTick();
 8002946:	f000 facf 	bl	8002ee8 <HAL_GetTick>
 800294a:	4603      	mov	r3, r0
 800294c:	4a64      	ldr	r2, [pc, #400]	; (8002ae0 <uart_ProcessTimeUpdateEx+0x2d0>)
 800294e:	6013      	str	r3, [r2, #0]
        uart_Rs232SendString((uint8_t *)"TIMEOUT: Resending request...\n");
 8002950:	486d      	ldr	r0, [pc, #436]	; (8002b08 <uart_ProcessTimeUpdateEx+0x2f8>)
 8002952:	f7ff f9a7 	bl	8001ca4 <uart_Rs232SendString>
        switch (time_update_state)
 8002956:	4b5f      	ldr	r3, [pc, #380]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	2b03      	cmp	r3, #3
 800295c:	d00e      	beq.n	800297c <uart_ProcessTimeUpdateEx+0x16c>
 800295e:	2b03      	cmp	r3, #3
 8002960:	dc10      	bgt.n	8002984 <uart_ProcessTimeUpdateEx+0x174>
 8002962:	2b01      	cmp	r3, #1
 8002964:	d002      	beq.n	800296c <uart_ProcessTimeUpdateEx+0x15c>
 8002966:	2b02      	cmp	r3, #2
 8002968:	d004      	beq.n	8002974 <uart_ProcessTimeUpdateEx+0x164>
            break;
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Seconds\n");
            break;
        default:
            break;
 800296a:	e00b      	b.n	8002984 <uart_ProcessTimeUpdateEx+0x174>
            uart_Rs232SendString((uint8_t *)"Hours\n");
 800296c:	4867      	ldr	r0, [pc, #412]	; (8002b0c <uart_ProcessTimeUpdateEx+0x2fc>)
 800296e:	f7ff f999 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002972:	e008      	b.n	8002986 <uart_ProcessTimeUpdateEx+0x176>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002974:	4866      	ldr	r0, [pc, #408]	; (8002b10 <uart_ProcessTimeUpdateEx+0x300>)
 8002976:	f7ff f995 	bl	8001ca4 <uart_Rs232SendString>
            break;
 800297a:	e004      	b.n	8002986 <uart_ProcessTimeUpdateEx+0x176>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 800297c:	4865      	ldr	r0, [pc, #404]	; (8002b14 <uart_ProcessTimeUpdateEx+0x304>)
 800297e:	f7ff f991 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002982:	e000      	b.n	8002986 <uart_ProcessTimeUpdateEx+0x176>
            break;
 8002984:	bf00      	nop
        }
        return;
 8002986:	e14f      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
    }

    // Xử lý response
    if (uart_ReadLine(response_buffer, sizeof(response_buffer)))
 8002988:	2120      	movs	r1, #32
 800298a:	4863      	ldr	r0, [pc, #396]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 800298c:	f7ff f9e4 	bl	8001d58 <uart_ReadLine>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 8148 	beq.w	8002c28 <uart_ProcessTimeUpdateEx+0x418>
    {
        // Reset retry count khi có response
        retry_count = 0;
 8002998:	4b55      	ldr	r3, [pc, #340]	; (8002af0 <uart_ProcessTimeUpdateEx+0x2e0>)
 800299a:	2200      	movs	r2, #0
 800299c:	701a      	strb	r2, [r3, #0]

        // Debug: Echo chuỗi nhận được
        char debug_msg[60];
        sprintf(debug_msg, "Raw input: [%s] (len=%d)\n", response_buffer, (int)strlen((char *)response_buffer));
 800299e:	485e      	ldr	r0, [pc, #376]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 80029a0:	f7fd fc16 	bl	80001d0 <strlen>
 80029a4:	4603      	mov	r3, r0
 80029a6:	4638      	mov	r0, r7
 80029a8:	4a5b      	ldr	r2, [pc, #364]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 80029aa:	495c      	ldr	r1, [pc, #368]	; (8002b1c <uart_ProcessTimeUpdateEx+0x30c>)
 80029ac:	f004 fdb0 	bl	8007510 <siprintf>
        uart_Rs232SendString((uint8_t *)debug_msg);
 80029b0:	463b      	mov	r3, r7
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff f976 	bl	8001ca4 <uart_Rs232SendString>

        // Validation dữ liệu
        if (!uart_ValidateInput(response_buffer, time_update_state))
 80029b8:	4b46      	ldr	r3, [pc, #280]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4619      	mov	r1, r3
 80029be:	4856      	ldr	r0, [pc, #344]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 80029c0:	f7ff fab5 	bl	8001f2e <uart_ValidateInput>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d12f      	bne.n	8002a2a <uart_ProcessTimeUpdateEx+0x21a>
        {
            // Dữ liệu không hợp lệ, gửi lại request
            lcd_ShowStr(10, 190, "Invalid data! Retry...", RED, BLACK, 12, 0);
 80029ca:	2300      	movs	r3, #0
 80029cc:	9302      	str	r3, [sp, #8]
 80029ce:	230c      	movs	r3, #12
 80029d0:	9301      	str	r3, [sp, #4]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80029da:	4a51      	ldr	r2, [pc, #324]	; (8002b20 <uart_ProcessTimeUpdateEx+0x310>)
 80029dc:	21be      	movs	r1, #190	; 0xbe
 80029de:	200a      	movs	r0, #10
 80029e0:	f7fe fc60 	bl	80012a4 <lcd_ShowStr>
            uart_HandleValidationErrorEx2Detailed(response_buffer, time_update_state);
 80029e4:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	4619      	mov	r1, r3
 80029ea:	484b      	ldr	r0, [pc, #300]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 80029ec:	f7ff fb28 	bl	8002040 <uart_HandleValidationErrorEx2Detailed>

            // Reset timer và gửi lại request ngay lập tức
            request_start_time = HAL_GetTick(); // FIX: Reset timer đúng cách
 80029f0:	f000 fa7a 	bl	8002ee8 <HAL_GetTick>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4a3a      	ldr	r2, [pc, #232]	; (8002ae0 <uart_ProcessTimeUpdateEx+0x2d0>)
 80029f8:	6013      	str	r3, [r2, #0]
            switch (time_update_state)
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d00f      	beq.n	8002a22 <uart_ProcessTimeUpdateEx+0x212>
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	f300 810f 	bgt.w	8002c26 <uart_ProcessTimeUpdateEx+0x416>
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d002      	beq.n	8002a12 <uart_ProcessTimeUpdateEx+0x202>
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d004      	beq.n	8002a1a <uart_ProcessTimeUpdateEx+0x20a>
                break;
            case TIME_UPDATE_SECONDS:
                uart_Rs232SendString((uint8_t *)"Seconds\n");
                break;
            default:
                break;
 8002a10:	e109      	b.n	8002c26 <uart_ProcessTimeUpdateEx+0x416>
                uart_Rs232SendString((uint8_t *)"Hours\n");
 8002a12:	483e      	ldr	r0, [pc, #248]	; (8002b0c <uart_ProcessTimeUpdateEx+0x2fc>)
 8002a14:	f7ff f946 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002a18:	e106      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
                uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002a1a:	483d      	ldr	r0, [pc, #244]	; (8002b10 <uart_ProcessTimeUpdateEx+0x300>)
 8002a1c:	f7ff f942 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002a20:	e102      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
                uart_Rs232SendString((uint8_t *)"Seconds\n");
 8002a22:	483c      	ldr	r0, [pc, #240]	; (8002b14 <uart_ProcessTimeUpdateEx+0x304>)
 8002a24:	f7ff f93e 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002a28:	e0fe      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
            }
            return;
        }

        // Dữ liệu hợp lệ
        uint8_t value = uart_ParseNumber(response_buffer);
 8002a2a:	483b      	ldr	r0, [pc, #236]	; (8002b18 <uart_ProcessTimeUpdateEx+0x308>)
 8002a2c:	f7ff fb60 	bl	80020f0 <uart_ParseNumber>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        // Echo lại giá trị nhận được
        uart_Rs232SendString((uint8_t *)"Received: ");
 8002a36:	483b      	ldr	r0, [pc, #236]	; (8002b24 <uart_ProcessTimeUpdateEx+0x314>)
 8002a38:	f7ff f934 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendNum(value);
 8002a3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff f945 	bl	8001cd0 <uart_Rs232SendNum>
        uart_Rs232SendString((uint8_t *)"\n");
 8002a46:	4838      	ldr	r0, [pc, #224]	; (8002b28 <uart_ProcessTimeUpdateEx+0x318>)
 8002a48:	f7ff f92c 	bl	8001ca4 <uart_Rs232SendString>

        // Xóa thông báo lỗi trước đó
        lcd_ShowStr(10, 190, "                        ", BLACK, BLACK, 12, 0);
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	9302      	str	r3, [sp, #8]
 8002a50:	230c      	movs	r3, #12
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2300      	movs	r3, #0
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	4a34      	ldr	r2, [pc, #208]	; (8002b2c <uart_ProcessTimeUpdateEx+0x31c>)
 8002a5c:	21be      	movs	r1, #190	; 0xbe
 8002a5e:	200a      	movs	r0, #10
 8002a60:	f7fe fc20 	bl	80012a4 <lcd_ShowStr>

        switch (time_update_state)
 8002a64:	4b1b      	ldr	r3, [pc, #108]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	f000 8091 	beq.w	8002b90 <uart_ProcessTimeUpdateEx+0x380>
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	f300 80d0 	bgt.w	8002c14 <uart_ProcessTimeUpdateEx+0x404>
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d002      	beq.n	8002a7e <uart_ProcessTimeUpdateEx+0x26e>
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d05f      	beq.n	8002b3c <uart_ProcessTimeUpdateEx+0x32c>
 8002a7c:	e0ca      	b.n	8002c14 <uart_ProcessTimeUpdateEx+0x404>
        {
        case TIME_UPDATE_HOURS:
            new_time_values[0] = value;
 8002a7e:	4a2c      	ldr	r2, [pc, #176]	; (8002b30 <uart_ProcessTimeUpdateEx+0x320>)
 8002a80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a84:	7013      	strb	r3, [r2, #0]
            time_update_state = TIME_UPDATE_MINUTES;
 8002a86:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002a88:	2202      	movs	r2, #2
 8002a8a:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // FIX: Reset timer cho bước tiếp theo
 8002a8c:	f000 fa2c 	bl	8002ee8 <HAL_GetTick>
 8002a90:	4603      	mov	r3, r0
 8002a92:	4a13      	ldr	r2, [pc, #76]	; (8002ae0 <uart_ProcessTimeUpdateEx+0x2d0>)
 8002a94:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 155, "Updating minutes...", WHITE, BLACK, 14, 0);
 8002a96:	2300      	movs	r3, #0
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	230e      	movs	r3, #14
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aa6:	4a23      	ldr	r2, [pc, #140]	; (8002b34 <uart_ProcessTimeUpdateEx+0x324>)
 8002aa8:	219b      	movs	r1, #155	; 0x9b
 8002aaa:	200a      	movs	r0, #10
 8002aac:	f7fe fbfa 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "Enter minute (0-59):", GREEN, BLACK, 12, 0);
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9302      	str	r3, [sp, #8]
 8002ab4:	230c      	movs	r3, #12
 8002ab6:	9301      	str	r3, [sp, #4]
 8002ab8:	2300      	movs	r3, #0
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002ac0:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <uart_ProcessTimeUpdateEx+0x328>)
 8002ac2:	21aa      	movs	r1, #170	; 0xaa
 8002ac4:	200a      	movs	r0, #10
 8002ac6:	f7fe fbed 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002aca:	4811      	ldr	r0, [pc, #68]	; (8002b10 <uart_ProcessTimeUpdateEx+0x300>)
 8002acc:	f7ff f8ea 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002ad0:	e0aa      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
 8002ad2:	bf00      	nop
 8002ad4:	200000b1 	.word	0x200000b1
 8002ad8:	200000e3 	.word	0x200000e3
 8002adc:	080083ac 	.word	0x080083ac
 8002ae0:	200000b8 	.word	0x200000b8
 8002ae4:	200000e4 	.word	0x200000e4
 8002ae8:	10624dd3 	.word	0x10624dd3
 8002aec:	080083d8 	.word	0x080083d8
 8002af0:	200000bc 	.word	0x200000bc
 8002af4:	080083e8 	.word	0x080083e8
 8002af8:	08008400 	.word	0x08008400
 8002afc:	0800841c 	.word	0x0800841c
 8002b00:	08008430 	.word	0x08008430
 8002b04:	08008448 	.word	0x08008448
 8002b08:	0800846c 	.word	0x0800846c
 8002b0c:	08008024 	.word	0x08008024
 8002b10:	0800802c 	.word	0x0800802c
 8002b14:	08008038 	.word	0x08008038
 8002b18:	200002a0 	.word	0x200002a0
 8002b1c:	080082e0 	.word	0x080082e0
 8002b20:	0800848c 	.word	0x0800848c
 8002b24:	080082fc 	.word	0x080082fc
 8002b28:	08008180 	.word	0x08008180
 8002b2c:	08008334 	.word	0x08008334
 8002b30:	200000b4 	.word	0x200000b4
 8002b34:	08008308 	.word	0x08008308
 8002b38:	0800831c 	.word	0x0800831c

        case TIME_UPDATE_MINUTES:
            new_time_values[1] = value;
 8002b3c:	4a3c      	ldr	r2, [pc, #240]	; (8002c30 <uart_ProcessTimeUpdateEx+0x420>)
 8002b3e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b42:	7053      	strb	r3, [r2, #1]
            time_update_state = TIME_UPDATE_SECONDS;
 8002b44:	4b3b      	ldr	r3, [pc, #236]	; (8002c34 <uart_ProcessTimeUpdateEx+0x424>)
 8002b46:	2203      	movs	r2, #3
 8002b48:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // FIX: Reset timer cho bước tiếp theo
 8002b4a:	f000 f9cd 	bl	8002ee8 <HAL_GetTick>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	4a39      	ldr	r2, [pc, #228]	; (8002c38 <uart_ProcessTimeUpdateEx+0x428>)
 8002b52:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 155, "Updating seconds...", WHITE, BLACK, 14, 0);
 8002b54:	2300      	movs	r3, #0
 8002b56:	9302      	str	r3, [sp, #8]
 8002b58:	230e      	movs	r3, #14
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b64:	4a35      	ldr	r2, [pc, #212]	; (8002c3c <uart_ProcessTimeUpdateEx+0x42c>)
 8002b66:	219b      	movs	r1, #155	; 0x9b
 8002b68:	200a      	movs	r0, #10
 8002b6a:	f7fe fb9b 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "Enter second (0-59):", GREEN, BLACK, 12, 0);
 8002b6e:	2300      	movs	r3, #0
 8002b70:	9302      	str	r3, [sp, #8]
 8002b72:	230c      	movs	r3, #12
 8002b74:	9301      	str	r3, [sp, #4]
 8002b76:	2300      	movs	r3, #0
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002b7e:	4a30      	ldr	r2, [pc, #192]	; (8002c40 <uart_ProcessTimeUpdateEx+0x430>)
 8002b80:	21aa      	movs	r1, #170	; 0xaa
 8002b82:	200a      	movs	r0, #10
 8002b84:	f7fe fb8e 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 8002b88:	482e      	ldr	r0, [pc, #184]	; (8002c44 <uart_ProcessTimeUpdateEx+0x434>)
 8002b8a:	f7ff f88b 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002b8e:	e04b      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>

        case TIME_UPDATE_SECONDS:
            new_time_values[2] = value;
 8002b90:	4a27      	ldr	r2, [pc, #156]	; (8002c30 <uart_ProcessTimeUpdateEx+0x420>)
 8002b92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b96:	7093      	strb	r3, [r2, #2]

            // Cập nhật thời gian vào DS3231
            ds3231_Write(ADDRESS_HOUR, new_time_values[0]);
 8002b98:	4b25      	ldr	r3, [pc, #148]	; (8002c30 <uart_ProcessTimeUpdateEx+0x420>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	2002      	movs	r0, #2
 8002ba0:	f7fd fd62 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_MIN, new_time_values[1]);
 8002ba4:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <uart_ProcessTimeUpdateEx+0x420>)
 8002ba6:	785b      	ldrb	r3, [r3, #1]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	2001      	movs	r0, #1
 8002bac:	f7fd fd5c 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_SEC, new_time_values[2]);
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	; (8002c30 <uart_ProcessTimeUpdateEx+0x420>)
 8002bb2:	789b      	ldrb	r3, [r3, #2]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f7fd fd56 	bl	8000668 <ds3231_Write>

            time_update_state = TIME_UPDATE_COMPLETE;
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <uart_ProcessTimeUpdateEx+0x424>)
 8002bbe:	2204      	movs	r2, #4
 8002bc0:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 155, "Time update completed!", GREEN, BLACK, 14, 0);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	9302      	str	r3, [sp, #8]
 8002bc6:	230e      	movs	r3, #14
 8002bc8:	9301      	str	r3, [sp, #4]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002bd2:	4a1d      	ldr	r2, [pc, #116]	; (8002c48 <uart_ProcessTimeUpdateEx+0x438>)
 8002bd4:	219b      	movs	r1, #155	; 0x9b
 8002bd6:	200a      	movs	r0, #10
 8002bd8:	f7fe fb64 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "                        ", BLACK, BLACK, 12, 0);
 8002bdc:	2300      	movs	r3, #0
 8002bde:	9302      	str	r3, [sp, #8]
 8002be0:	230c      	movs	r3, #12
 8002be2:	9301      	str	r3, [sp, #4]
 8002be4:	2300      	movs	r3, #0
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	2300      	movs	r3, #0
 8002bea:	4a18      	ldr	r2, [pc, #96]	; (8002c4c <uart_ProcessTimeUpdateEx+0x43c>)
 8002bec:	21aa      	movs	r1, #170	; 0xaa
 8002bee:	200a      	movs	r0, #10
 8002bf0:	f7fe fb58 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Time update completed!\n");
 8002bf4:	4816      	ldr	r0, [pc, #88]	; (8002c50 <uart_ProcessTimeUpdateEx+0x440>)
 8002bf6:	f7ff f855 	bl	8001ca4 <uart_Rs232SendString>

            // Clear all buffers after completion
            uart_ClearInputBuffer(); // This already calls uart_ResetLineBuffer()
 8002bfa:	f7ff fb0d 	bl	8002218 <uart_ClearInputBuffer>

            // Quay về chế độ bình thường sau 2 giây
            HAL_Delay(2000);
 8002bfe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002c02:	f000 f97d 	bl	8002f00 <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 8002c06:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <uart_ProcessTimeUpdateEx+0x424>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <uart_ProcessTimeUpdateEx+0x444>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	701a      	strb	r2, [r3, #0]
            break;
 8002c12:	e009      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>

        default:
            time_update_state = TIME_UPDATE_IDLE;
 8002c14:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <uart_ProcessTimeUpdateEx+0x424>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <uart_ProcessTimeUpdateEx+0x444>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
            break;
 8002c20:	e002      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
        return;
 8002c22:	bf00      	nop
 8002c24:	e000      	b.n	8002c28 <uart_ProcessTimeUpdateEx+0x418>
                break;
 8002c26:	bf00      	nop
        }
    }
}
 8002c28:	3748      	adds	r7, #72	; 0x48
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200000b4 	.word	0x200000b4
 8002c34:	200000b1 	.word	0x200000b1
 8002c38:	200000b8 	.word	0x200000b8
 8002c3c:	08008350 	.word	0x08008350
 8002c40:	08008364 	.word	0x08008364
 8002c44:	08008038 	.word	0x08008038
 8002c48:	0800837c 	.word	0x0800837c
 8002c4c:	08008334 	.word	0x08008334
 8002c50:	08008394 	.word	0x08008394
 8002c54:	200000bc 	.word	0x200000bc

08002c58 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <MX_USART1_UART_Init+0x50>)
 8002c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c62:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c7e:	220c      	movs	r2, #12
 8002c80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c8e:	4805      	ldr	r0, [pc, #20]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c90:	f003 fb70 	bl	8006374 <HAL_UART_Init>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c9a:	f7fe fd8f 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000344 	.word	0x20000344
 8002ca8:	40011000 	.word	0x40011000

08002cac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	; 0x28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a1d      	ldr	r2, [pc, #116]	; (8002d40 <HAL_UART_MspInit+0x94>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d134      	bne.n	8002d38 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	4a1b      	ldr	r2, [pc, #108]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002cd8:	f043 0310 	orr.w	r3, r3, #16
 8002cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cde:	4b19      	ldr	r3, [pc, #100]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a14      	ldr	r2, [pc, #80]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <HAL_UART_MspInit+0x98>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d06:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d14:	2303      	movs	r3, #3
 8002d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d18:	2307      	movs	r3, #7
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1c:	f107 0314 	add.w	r3, r7, #20
 8002d20:	4619      	mov	r1, r3
 8002d22:	4809      	ldr	r0, [pc, #36]	; (8002d48 <HAL_UART_MspInit+0x9c>)
 8002d24:	f000 fab4 	bl	8003290 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	2025      	movs	r0, #37	; 0x25
 8002d2e:	f000 f9e6 	bl	80030fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d32:	2025      	movs	r0, #37	; 0x25
 8002d34:	f000 f9ff 	bl	8003136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d38:	bf00      	nop
 8002d3a:	3728      	adds	r7, #40	; 0x28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40011000 	.word	0x40011000
 8002d44:	40023800 	.word	0x40023800
 8002d48:	40020000 	.word	0x40020000

08002d4c <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	091b      	lsrs	r3, r3, #4
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	0092      	lsls	r2, r2, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	f003 030f 	and.w	r3, r3, #15
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	4413      	add	r3, r2
 8002d70:	b2db      	uxtb	r3, r3
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
	...

08002d80 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	4a0d      	ldr	r2, [pc, #52]	; (8002dc4 <DEC2BCD+0x44>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	08db      	lsrs	r3, r3, #3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	b258      	sxtb	r0, r3
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <DEC2BCD+0x44>)
 8002d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8002da2:	08d9      	lsrs	r1, r3, #3
 8002da4:	460b      	mov	r3, r1
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	b25b      	sxtb	r3, r3
 8002db2:	4303      	orrs	r3, r0
 8002db4:	b25b      	sxtb	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	cccccccd 	.word	0xcccccccd

08002dc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002dc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dcc:	480d      	ldr	r0, [pc, #52]	; (8002e04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002dce:	490e      	ldr	r1, [pc, #56]	; (8002e08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002dd0:	4a0e      	ldr	r2, [pc, #56]	; (8002e0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dd4:	e002      	b.n	8002ddc <LoopCopyDataInit>

08002dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dda:	3304      	adds	r3, #4

08002ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002de0:	d3f9      	bcc.n	8002dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002de2:	4a0b      	ldr	r2, [pc, #44]	; (8002e10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002de4:	4c0b      	ldr	r4, [pc, #44]	; (8002e14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002de8:	e001      	b.n	8002dee <LoopFillZerobss>

08002dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dec:	3204      	adds	r2, #4

08002dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002df0:	d3fb      	bcc.n	8002dea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002df2:	f7fe fe53 	bl	8001a9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002df6:	f004 fb5f 	bl	80074b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dfa:	f7fe fb4f 	bl	800149c <main>
  bx  lr    
 8002dfe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e08:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002e0c:	0800b580 	.word	0x0800b580
  ldr r2, =_sbss
 8002e10:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002e14:	2000039c 	.word	0x2000039c

08002e18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e18:	e7fe      	b.n	8002e18 <ADC_IRQHandler>
	...

08002e1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e20:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <HAL_Init+0x40>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a0d      	ldr	r2, [pc, #52]	; (8002e5c <HAL_Init+0x40>)
 8002e26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <HAL_Init+0x40>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a0a      	ldr	r2, [pc, #40]	; (8002e5c <HAL_Init+0x40>)
 8002e32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e38:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <HAL_Init+0x40>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a07      	ldr	r2, [pc, #28]	; (8002e5c <HAL_Init+0x40>)
 8002e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e44:	2003      	movs	r0, #3
 8002e46:	f000 f94f 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e4a:	200f      	movs	r0, #15
 8002e4c:	f000 f808 	bl	8002e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e50:	f7fe fd88 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40023c00 	.word	0x40023c00

08002e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e68:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_InitTick+0x54>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_InitTick+0x58>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	4619      	mov	r1, r3
 8002e72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 f967 	bl	8003152 <HAL_SYSTICK_Config>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e00e      	b.n	8002eac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b0f      	cmp	r3, #15
 8002e92:	d80a      	bhi.n	8002eaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e94:	2200      	movs	r2, #0
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295
 8002e9c:	f000 f92f 	bl	80030fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ea0:	4a06      	ldr	r2, [pc, #24]	; (8002ebc <HAL_InitTick+0x5c>)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	e000      	b.n	8002eac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20000008 	.word	0x20000008
 8002eb8:	20000010 	.word	0x20000010
 8002ebc:	2000000c 	.word	0x2000000c

08002ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec4:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <HAL_IncTick+0x20>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <HAL_IncTick+0x24>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4413      	add	r3, r2
 8002ed0:	4a04      	ldr	r2, [pc, #16]	; (8002ee4 <HAL_IncTick+0x24>)
 8002ed2:	6013      	str	r3, [r2, #0]
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	20000010 	.word	0x20000010
 8002ee4:	20000388 	.word	0x20000388

08002ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  return uwTick;
 8002eec:	4b03      	ldr	r3, [pc, #12]	; (8002efc <HAL_GetTick+0x14>)
 8002eee:	681b      	ldr	r3, [r3, #0]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	20000388 	.word	0x20000388

08002f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f08:	f7ff ffee 	bl	8002ee8 <HAL_GetTick>
 8002f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f18:	d005      	beq.n	8002f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <HAL_Delay+0x44>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4413      	add	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f26:	bf00      	nop
 8002f28:	f7ff ffde 	bl	8002ee8 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d8f7      	bhi.n	8002f28 <HAL_Delay+0x28>
  {
  }
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20000010 	.word	0x20000010

08002f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f64:	4013      	ands	r3, r2
 8002f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f7a:	4a04      	ldr	r2, [pc, #16]	; (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	60d3      	str	r3, [r2, #12]
}
 8002f80:	bf00      	nop
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f94:	4b04      	ldr	r3, [pc, #16]	; (8002fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 0307 	and.w	r3, r3, #7
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	db0b      	blt.n	8002fd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	4907      	ldr	r1, [pc, #28]	; (8002fe4 <__NVIC_EnableIRQ+0x38>)
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	2001      	movs	r0, #1
 8002fce:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000e100 	.word	0xe000e100

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	db0a      	blt.n	8003012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	490c      	ldr	r1, [pc, #48]	; (8003034 <__NVIC_SetPriority+0x4c>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	0112      	lsls	r2, r2, #4
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	440b      	add	r3, r1
 800300c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003010:	e00a      	b.n	8003028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	4908      	ldr	r1, [pc, #32]	; (8003038 <__NVIC_SetPriority+0x50>)
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	3b04      	subs	r3, #4
 8003020:	0112      	lsls	r2, r2, #4
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	440b      	add	r3, r1
 8003026:	761a      	strb	r2, [r3, #24]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	; 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f1c3 0307 	rsb	r3, r3, #7
 8003056:	2b04      	cmp	r3, #4
 8003058:	bf28      	it	cs
 800305a:	2304      	movcs	r3, #4
 800305c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3304      	adds	r3, #4
 8003062:	2b06      	cmp	r3, #6
 8003064:	d902      	bls.n	800306c <NVIC_EncodePriority+0x30>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	3b03      	subs	r3, #3
 800306a:	e000      	b.n	800306e <NVIC_EncodePriority+0x32>
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	f04f 32ff 	mov.w	r2, #4294967295
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003084:	f04f 31ff 	mov.w	r1, #4294967295
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fa01 f303 	lsl.w	r3, r1, r3
 800308e:	43d9      	mvns	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	4313      	orrs	r3, r2
         );
}
 8003096:	4618      	mov	r0, r3
 8003098:	3724      	adds	r7, #36	; 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030b4:	d301      	bcc.n	80030ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00f      	b.n	80030da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ba:	4a0a      	ldr	r2, [pc, #40]	; (80030e4 <SysTick_Config+0x40>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3b01      	subs	r3, #1
 80030c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c2:	210f      	movs	r1, #15
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295
 80030c8:	f7ff ff8e 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030cc:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <SysTick_Config+0x40>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d2:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <SysTick_Config+0x40>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	e000e010 	.word	0xe000e010

080030e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff29 	bl	8002f48 <__NVIC_SetPriorityGrouping>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003110:	f7ff ff3e 	bl	8002f90 <__NVIC_GetPriorityGrouping>
 8003114:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	6978      	ldr	r0, [r7, #20]
 800311c:	f7ff ff8e 	bl	800303c <NVIC_EncodePriority>
 8003120:	4602      	mov	r2, r0
 8003122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003126:	4611      	mov	r1, r2
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff ff5d 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff31 	bl	8002fac <__NVIC_EnableIRQ>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff ffa2 	bl	80030a4 <SysTick_Config>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b084      	sub	sp, #16
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003176:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff feb6 	bl	8002ee8 <HAL_GetTick>
 800317c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d008      	beq.n	800319c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2280      	movs	r2, #128	; 0x80
 800318e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e052      	b.n	8003242 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0216 	bic.w	r2, r2, #22
 80031aa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695a      	ldr	r2, [r3, #20]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d103      	bne.n	80031cc <HAL_DMA_Abort+0x62>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d007      	beq.n	80031dc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0208 	bic.w	r2, r2, #8
 80031da:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0201 	bic.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ec:	e013      	b.n	8003216 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031ee:	f7ff fe7b 	bl	8002ee8 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b05      	cmp	r3, #5
 80031fa:	d90c      	bls.n	8003216 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2220      	movs	r2, #32
 8003200:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2203      	movs	r2, #3
 8003206:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e015      	b.n	8003242 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1e4      	bne.n	80031ee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	223f      	movs	r2, #63	; 0x3f
 800322a:	409a      	lsls	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d004      	beq.n	8003268 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2280      	movs	r2, #128	; 0x80
 8003262:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e00c      	b.n	8003282 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2205      	movs	r2, #5
 800326c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0201 	bic.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003290:	b480      	push	{r7}
 8003292:	b089      	sub	sp, #36	; 0x24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800329e:	2300      	movs	r3, #0
 80032a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	e16b      	b.n	8003584 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032ac:	2201      	movs	r2, #1
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4013      	ands	r3, r2
 80032be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	f040 815a 	bne.w	800357e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d005      	beq.n	80032e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d130      	bne.n	8003344 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	2203      	movs	r2, #3
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003318:	2201      	movs	r2, #1
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	f003 0201 	and.w	r2, r3, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	2b03      	cmp	r3, #3
 800334e:	d017      	beq.n	8003380 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	2203      	movs	r2, #3
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	4013      	ands	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d123      	bne.n	80033d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	08da      	lsrs	r2, r3, #3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3208      	adds	r2, #8
 8003394:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003398:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	220f      	movs	r2, #15
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	691a      	ldr	r2, [r3, #16]
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	08da      	lsrs	r2, r3, #3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3208      	adds	r2, #8
 80033ce:	69b9      	ldr	r1, [r7, #24]
 80033d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	2203      	movs	r2, #3
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	43db      	mvns	r3, r3
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4013      	ands	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 0203 	and.w	r2, r3, #3
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80b4 	beq.w	800357e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	4b60      	ldr	r3, [pc, #384]	; (800359c <HAL_GPIO_Init+0x30c>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	4a5f      	ldr	r2, [pc, #380]	; (800359c <HAL_GPIO_Init+0x30c>)
 8003420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003424:	6453      	str	r3, [r2, #68]	; 0x44
 8003426:	4b5d      	ldr	r3, [pc, #372]	; (800359c <HAL_GPIO_Init+0x30c>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003432:	4a5b      	ldr	r2, [pc, #364]	; (80035a0 <HAL_GPIO_Init+0x310>)
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	089b      	lsrs	r3, r3, #2
 8003438:	3302      	adds	r3, #2
 800343a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800343e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	220f      	movs	r2, #15
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a52      	ldr	r2, [pc, #328]	; (80035a4 <HAL_GPIO_Init+0x314>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d02b      	beq.n	80034b6 <HAL_GPIO_Init+0x226>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a51      	ldr	r2, [pc, #324]	; (80035a8 <HAL_GPIO_Init+0x318>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d025      	beq.n	80034b2 <HAL_GPIO_Init+0x222>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a50      	ldr	r2, [pc, #320]	; (80035ac <HAL_GPIO_Init+0x31c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d01f      	beq.n	80034ae <HAL_GPIO_Init+0x21e>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a4f      	ldr	r2, [pc, #316]	; (80035b0 <HAL_GPIO_Init+0x320>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d019      	beq.n	80034aa <HAL_GPIO_Init+0x21a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a4e      	ldr	r2, [pc, #312]	; (80035b4 <HAL_GPIO_Init+0x324>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d013      	beq.n	80034a6 <HAL_GPIO_Init+0x216>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a4d      	ldr	r2, [pc, #308]	; (80035b8 <HAL_GPIO_Init+0x328>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00d      	beq.n	80034a2 <HAL_GPIO_Init+0x212>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4c      	ldr	r2, [pc, #304]	; (80035bc <HAL_GPIO_Init+0x32c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d007      	beq.n	800349e <HAL_GPIO_Init+0x20e>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4b      	ldr	r2, [pc, #300]	; (80035c0 <HAL_GPIO_Init+0x330>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d101      	bne.n	800349a <HAL_GPIO_Init+0x20a>
 8003496:	2307      	movs	r3, #7
 8003498:	e00e      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 800349a:	2308      	movs	r3, #8
 800349c:	e00c      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 800349e:	2306      	movs	r3, #6
 80034a0:	e00a      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034a2:	2305      	movs	r3, #5
 80034a4:	e008      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034a6:	2304      	movs	r3, #4
 80034a8:	e006      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034aa:	2303      	movs	r3, #3
 80034ac:	e004      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e002      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034b2:	2301      	movs	r3, #1
 80034b4:	e000      	b.n	80034b8 <HAL_GPIO_Init+0x228>
 80034b6:	2300      	movs	r3, #0
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	f002 0203 	and.w	r2, r2, #3
 80034be:	0092      	lsls	r2, r2, #2
 80034c0:	4093      	lsls	r3, r2
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034c8:	4935      	ldr	r1, [pc, #212]	; (80035a0 <HAL_GPIO_Init+0x310>)
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	089b      	lsrs	r3, r3, #2
 80034ce:	3302      	adds	r3, #2
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034d6:	4b3b      	ldr	r3, [pc, #236]	; (80035c4 <HAL_GPIO_Init+0x334>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034fa:	4a32      	ldr	r2, [pc, #200]	; (80035c4 <HAL_GPIO_Init+0x334>)
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003500:	4b30      	ldr	r3, [pc, #192]	; (80035c4 <HAL_GPIO_Init+0x334>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003524:	4a27      	ldr	r2, [pc, #156]	; (80035c4 <HAL_GPIO_Init+0x334>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800352a:	4b26      	ldr	r3, [pc, #152]	; (80035c4 <HAL_GPIO_Init+0x334>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	43db      	mvns	r3, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4013      	ands	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800354e:	4a1d      	ldr	r2, [pc, #116]	; (80035c4 <HAL_GPIO_Init+0x334>)
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003554:	4b1b      	ldr	r3, [pc, #108]	; (80035c4 <HAL_GPIO_Init+0x334>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003578:	4a12      	ldr	r2, [pc, #72]	; (80035c4 <HAL_GPIO_Init+0x334>)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3301      	adds	r3, #1
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	2b0f      	cmp	r3, #15
 8003588:	f67f ae90 	bls.w	80032ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800358c:	bf00      	nop
 800358e:	bf00      	nop
 8003590:	3724      	adds	r7, #36	; 0x24
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	40013800 	.word	0x40013800
 80035a4:	40020000 	.word	0x40020000
 80035a8:	40020400 	.word	0x40020400
 80035ac:	40020800 	.word	0x40020800
 80035b0:	40020c00 	.word	0x40020c00
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40021400 	.word	0x40021400
 80035bc:	40021800 	.word	0x40021800
 80035c0:	40021c00 	.word	0x40021c00
 80035c4:	40013c00 	.word	0x40013c00

080035c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	460b      	mov	r3, r1
 80035d2:	807b      	strh	r3, [r7, #2]
 80035d4:	4613      	mov	r3, r2
 80035d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035d8:	787b      	ldrb	r3, [r7, #1]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035de:	887a      	ldrh	r2, [r7, #2]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035e4:	e003      	b.n	80035ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035e6:	887b      	ldrh	r3, [r7, #2]
 80035e8:	041a      	lsls	r2, r3, #16
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	619a      	str	r2, [r3, #24]
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b085      	sub	sp, #20
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	460b      	mov	r3, r1
 8003604:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800360c:	887a      	ldrh	r2, [r7, #2]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4013      	ands	r3, r2
 8003612:	041a      	lsls	r2, r3, #16
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43d9      	mvns	r1, r3
 8003618:	887b      	ldrh	r3, [r7, #2]
 800361a:	400b      	ands	r3, r1
 800361c:	431a      	orrs	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	619a      	str	r2, [r3, #24]
}
 8003622:	bf00      	nop
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
	...

08003630 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e12b      	b.n	800389a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d106      	bne.n	800365c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f7fd fa82 	bl	8000b60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2224      	movs	r2, #36	; 0x24
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0201 	bic.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003682:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003692:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003694:	f001 fbd8 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 8003698:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	4a81      	ldr	r2, [pc, #516]	; (80038a4 <HAL_I2C_Init+0x274>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d807      	bhi.n	80036b4 <HAL_I2C_Init+0x84>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4a80      	ldr	r2, [pc, #512]	; (80038a8 <HAL_I2C_Init+0x278>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	bf94      	ite	ls
 80036ac:	2301      	movls	r3, #1
 80036ae:	2300      	movhi	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	e006      	b.n	80036c2 <HAL_I2C_Init+0x92>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4a7d      	ldr	r2, [pc, #500]	; (80038ac <HAL_I2C_Init+0x27c>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	bf94      	ite	ls
 80036bc:	2301      	movls	r3, #1
 80036be:	2300      	movhi	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e0e7      	b.n	800389a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	4a78      	ldr	r2, [pc, #480]	; (80038b0 <HAL_I2C_Init+0x280>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0c9b      	lsrs	r3, r3, #18
 80036d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4a6a      	ldr	r2, [pc, #424]	; (80038a4 <HAL_I2C_Init+0x274>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d802      	bhi.n	8003704 <HAL_I2C_Init+0xd4>
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	3301      	adds	r3, #1
 8003702:	e009      	b.n	8003718 <HAL_I2C_Init+0xe8>
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800370a:	fb02 f303 	mul.w	r3, r2, r3
 800370e:	4a69      	ldr	r2, [pc, #420]	; (80038b4 <HAL_I2C_Init+0x284>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	099b      	lsrs	r3, r3, #6
 8003716:	3301      	adds	r3, #1
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	430b      	orrs	r3, r1
 800371e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800372a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	495c      	ldr	r1, [pc, #368]	; (80038a4 <HAL_I2C_Init+0x274>)
 8003734:	428b      	cmp	r3, r1
 8003736:	d819      	bhi.n	800376c <HAL_I2C_Init+0x13c>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1e59      	subs	r1, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fbb1 f3f3 	udiv	r3, r1, r3
 8003746:	1c59      	adds	r1, r3, #1
 8003748:	f640 73fc 	movw	r3, #4092	; 0xffc
 800374c:	400b      	ands	r3, r1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00a      	beq.n	8003768 <HAL_I2C_Init+0x138>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	1e59      	subs	r1, r3, #1
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003760:	3301      	adds	r3, #1
 8003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003766:	e051      	b.n	800380c <HAL_I2C_Init+0x1dc>
 8003768:	2304      	movs	r3, #4
 800376a:	e04f      	b.n	800380c <HAL_I2C_Init+0x1dc>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d111      	bne.n	8003798 <HAL_I2C_Init+0x168>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	440b      	add	r3, r1
 8003782:	fbb0 f3f3 	udiv	r3, r0, r3
 8003786:	3301      	adds	r3, #1
 8003788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378c:	2b00      	cmp	r3, #0
 800378e:	bf0c      	ite	eq
 8003790:	2301      	moveq	r3, #1
 8003792:	2300      	movne	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e012      	b.n	80037be <HAL_I2C_Init+0x18e>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e58      	subs	r0, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	0099      	lsls	r1, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ae:	3301      	adds	r3, #1
 80037b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bf0c      	ite	eq
 80037b8:	2301      	moveq	r3, #1
 80037ba:	2300      	movne	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Init+0x196>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e022      	b.n	800380c <HAL_I2C_Init+0x1dc>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10e      	bne.n	80037ec <HAL_I2C_Init+0x1bc>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1e58      	subs	r0, r3, #1
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6859      	ldr	r1, [r3, #4]
 80037d6:	460b      	mov	r3, r1
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	440b      	add	r3, r1
 80037dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e0:	3301      	adds	r3, #1
 80037e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ea:	e00f      	b.n	800380c <HAL_I2C_Init+0x1dc>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	1e58      	subs	r0, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6859      	ldr	r1, [r3, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	0099      	lsls	r1, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003802:	3301      	adds	r3, #1
 8003804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003808:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	6809      	ldr	r1, [r1, #0]
 8003810:	4313      	orrs	r3, r2
 8003812:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69da      	ldr	r2, [r3, #28]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800383a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6911      	ldr	r1, [r2, #16]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68d2      	ldr	r2, [r2, #12]
 8003846:	4311      	orrs	r1, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6812      	ldr	r2, [r2, #0]
 800384c:	430b      	orrs	r3, r1
 800384e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	695a      	ldr	r2, [r3, #20]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0201 	orr.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	000186a0 	.word	0x000186a0
 80038a8:	001e847f 	.word	0x001e847f
 80038ac:	003d08ff 	.word	0x003d08ff
 80038b0:	431bde83 	.word	0x431bde83
 80038b4:	10624dd3 	.word	0x10624dd3

080038b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af02      	add	r7, sp, #8
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	4608      	mov	r0, r1
 80038c2:	4611      	mov	r1, r2
 80038c4:	461a      	mov	r2, r3
 80038c6:	4603      	mov	r3, r0
 80038c8:	817b      	strh	r3, [r7, #10]
 80038ca:	460b      	mov	r3, r1
 80038cc:	813b      	strh	r3, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038d2:	f7ff fb09 	bl	8002ee8 <HAL_GetTick>
 80038d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b20      	cmp	r3, #32
 80038e2:	f040 80d9 	bne.w	8003a98 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	2319      	movs	r3, #25
 80038ec:	2201      	movs	r2, #1
 80038ee:	496d      	ldr	r1, [pc, #436]	; (8003aa4 <HAL_I2C_Mem_Write+0x1ec>)
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 fc7f 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038fc:	2302      	movs	r3, #2
 80038fe:	e0cc      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_I2C_Mem_Write+0x56>
 800390a:	2302      	movs	r3, #2
 800390c:	e0c5      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b01      	cmp	r3, #1
 8003922:	d007      	beq.n	8003934 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003942:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2221      	movs	r2, #33	; 0x21
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2240      	movs	r2, #64	; 0x40
 8003950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a3a      	ldr	r2, [r7, #32]
 800395e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003964:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4a4d      	ldr	r2, [pc, #308]	; (8003aa8 <HAL_I2C_Mem_Write+0x1f0>)
 8003974:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003976:	88f8      	ldrh	r0, [r7, #6]
 8003978:	893a      	ldrh	r2, [r7, #8]
 800397a:	8979      	ldrh	r1, [r7, #10]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	9301      	str	r3, [sp, #4]
 8003980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	4603      	mov	r3, r0
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 fab6 	bl	8003ef8 <I2C_RequestMemoryWrite>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d052      	beq.n	8003a38 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e081      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 fd00 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00d      	beq.n	80039c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d107      	bne.n	80039be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06b      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d11b      	bne.n	8003a38 <HAL_I2C_Mem_Write+0x180>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d017      	beq.n	8003a38 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	781a      	ldrb	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a22:	3b01      	subs	r3, #1
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1aa      	bne.n	8003996 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f000 fcec 	bl	8004422 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00d      	beq.n	8003a6c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a54:	2b04      	cmp	r3, #4
 8003a56:	d107      	bne.n	8003a68 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a66:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e016      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e000      	b.n	8003a9a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3718      	adds	r7, #24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	00100002 	.word	0x00100002
 8003aa8:	ffff0000 	.word	0xffff0000

08003aac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08c      	sub	sp, #48	; 0x30
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	4608      	mov	r0, r1
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	461a      	mov	r2, r3
 8003aba:	4603      	mov	r3, r0
 8003abc:	817b      	strh	r3, [r7, #10]
 8003abe:	460b      	mov	r3, r1
 8003ac0:	813b      	strh	r3, [r7, #8]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ac6:	f7ff fa0f 	bl	8002ee8 <HAL_GetTick>
 8003aca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b20      	cmp	r3, #32
 8003ad6:	f040 8208 	bne.w	8003eea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	2319      	movs	r3, #25
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	497b      	ldr	r1, [pc, #492]	; (8003cd0 <HAL_I2C_Mem_Read+0x224>)
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 fb85 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003af0:	2302      	movs	r3, #2
 8003af2:	e1fb      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_I2C_Mem_Read+0x56>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e1f4      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d007      	beq.n	8003b28 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f042 0201 	orr.w	r2, r2, #1
 8003b26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2222      	movs	r2, #34	; 0x22
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2240      	movs	r2, #64	; 0x40
 8003b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003b58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4a5b      	ldr	r2, [pc, #364]	; (8003cd4 <HAL_I2C_Mem_Read+0x228>)
 8003b68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b6a:	88f8      	ldrh	r0, [r7, #6]
 8003b6c:	893a      	ldrh	r2, [r7, #8]
 8003b6e:	8979      	ldrh	r1, [r7, #10]
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	9301      	str	r3, [sp, #4]
 8003b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	4603      	mov	r3, r0
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 fa52 	bl	8004024 <I2C_RequestMemoryRead>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e1b0      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d113      	bne.n	8003bba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b92:	2300      	movs	r3, #0
 8003b94:	623b      	str	r3, [r7, #32]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	623b      	str	r3, [r7, #32]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	623b      	str	r3, [r7, #32]
 8003ba6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	e184      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d11b      	bne.n	8003bfa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61fb      	str	r3, [r7, #28]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	61fb      	str	r3, [r7, #28]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	61fb      	str	r3, [r7, #28]
 8003be6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	e164      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d11b      	bne.n	8003c3a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c22:	2300      	movs	r3, #0
 8003c24:	61bb      	str	r3, [r7, #24]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	61bb      	str	r3, [r7, #24]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	61bb      	str	r3, [r7, #24]
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	e144      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c50:	e138      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	f200 80f1 	bhi.w	8003e3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d123      	bne.n	8003cac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 fc1b 	bl	80044a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e139      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c82:	b2d2      	uxtb	r2, r2
 8003c84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c94:	3b01      	subs	r3, #1
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003caa:	e10b      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d14e      	bne.n	8003d52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb6:	9300      	str	r3, [sp, #0]
 8003cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cba:	2200      	movs	r2, #0
 8003cbc:	4906      	ldr	r1, [pc, #24]	; (8003cd8 <HAL_I2C_Mem_Read+0x22c>)
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 fa98 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d008      	beq.n	8003cdc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e10e      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
 8003cce:	bf00      	nop
 8003cd0:	00100002 	.word	0x00100002
 8003cd4:	ffff0000 	.word	0xffff0000
 8003cd8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	691a      	ldr	r2, [r3, #16]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d28:	b2d2      	uxtb	r2, r2
 8003d2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d50:	e0b8      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d58:	2200      	movs	r2, #0
 8003d5a:	4966      	ldr	r1, [pc, #408]	; (8003ef4 <HAL_I2C_Mem_Read+0x448>)
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 fa49 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0bf      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db4:	2200      	movs	r2, #0
 8003db6:	494f      	ldr	r1, [pc, #316]	; (8003ef4 <HAL_I2C_Mem_Read+0x448>)
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fa1b 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d001      	beq.n	8003dc8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e091      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691a      	ldr	r2, [r3, #16]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dea:	1c5a      	adds	r2, r3, #1
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e3c:	e042      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fb2e 	bl	80044a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e04c      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	691a      	ldr	r2, [r3, #16]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	f003 0304 	and.w	r3, r3, #4
 8003e8e:	2b04      	cmp	r3, #4
 8003e90:	d118      	bne.n	8003ec4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	b29a      	uxth	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f47f aec2 	bne.w	8003c52 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e000      	b.n	8003eec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003eea:	2302      	movs	r3, #2
  }
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3728      	adds	r7, #40	; 0x28
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	00010004 	.word	0x00010004

08003ef8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	4608      	mov	r0, r1
 8003f02:	4611      	mov	r1, r2
 8003f04:	461a      	mov	r2, r3
 8003f06:	4603      	mov	r3, r0
 8003f08:	817b      	strh	r3, [r7, #10]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	813b      	strh	r3, [r7, #8]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f000 f960 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00d      	beq.n	8003f56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f48:	d103      	bne.n	8003f52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e05f      	b.n	8004016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f56:	897b      	ldrh	r3, [r7, #10]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	6a3a      	ldr	r2, [r7, #32]
 8003f6a:	492d      	ldr	r1, [pc, #180]	; (8004020 <I2C_RequestMemoryWrite+0x128>)
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f998 	bl	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e04c      	b.n	8004016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f94:	6a39      	ldr	r1, [r7, #32]
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fa02 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00d      	beq.n	8003fbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d107      	bne.n	8003fba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e02b      	b.n	8004016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d105      	bne.n	8003fd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fc4:	893b      	ldrh	r3, [r7, #8]
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	611a      	str	r2, [r3, #16]
 8003fce:	e021      	b.n	8004014 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fd0:	893b      	ldrh	r3, [r7, #8]
 8003fd2:	0a1b      	lsrs	r3, r3, #8
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe0:	6a39      	ldr	r1, [r7, #32]
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f9dc 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00d      	beq.n	800400a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d107      	bne.n	8004006 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004004:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e005      	b.n	8004016 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800400a:	893b      	ldrh	r3, [r7, #8]
 800400c:	b2da      	uxtb	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	00010002 	.word	0x00010002

08004024 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b088      	sub	sp, #32
 8004028:	af02      	add	r7, sp, #8
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	4608      	mov	r0, r1
 800402e:	4611      	mov	r1, r2
 8004030:	461a      	mov	r2, r3
 8004032:	4603      	mov	r3, r0
 8004034:	817b      	strh	r3, [r7, #10]
 8004036:	460b      	mov	r3, r1
 8004038:	813b      	strh	r3, [r7, #8]
 800403a:	4613      	mov	r3, r2
 800403c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800404c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800405c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	6a3b      	ldr	r3, [r7, #32]
 8004064:	2200      	movs	r2, #0
 8004066:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f000 f8c2 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00d      	beq.n	8004092 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004080:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004084:	d103      	bne.n	800408e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800408c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e0aa      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004092:	897b      	ldrh	r3, [r7, #10]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	461a      	mov	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a4:	6a3a      	ldr	r2, [r7, #32]
 80040a6:	4952      	ldr	r1, [pc, #328]	; (80041f0 <I2C_RequestMemoryRead+0x1cc>)
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 f8fa 	bl	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e097      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b8:	2300      	movs	r3, #0
 80040ba:	617b      	str	r3, [r7, #20]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d0:	6a39      	ldr	r1, [r7, #32]
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 f964 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00d      	beq.n	80040fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d107      	bne.n	80040f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e076      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040fa:	88fb      	ldrh	r3, [r7, #6]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d105      	bne.n	800410c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004100:	893b      	ldrh	r3, [r7, #8]
 8004102:	b2da      	uxtb	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	611a      	str	r2, [r3, #16]
 800410a:	e021      	b.n	8004150 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800410c:	893b      	ldrh	r3, [r7, #8]
 800410e:	0a1b      	lsrs	r3, r3, #8
 8004110:	b29b      	uxth	r3, r3
 8004112:	b2da      	uxtb	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800411a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800411c:	6a39      	ldr	r1, [r7, #32]
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 f93e 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00d      	beq.n	8004146 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	2b04      	cmp	r3, #4
 8004130:	d107      	bne.n	8004142 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004140:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e050      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004146:	893b      	ldrh	r3, [r7, #8]
 8004148:	b2da      	uxtb	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004152:	6a39      	ldr	r1, [r7, #32]
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 f923 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00d      	beq.n	800417c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	2b04      	cmp	r3, #4
 8004166:	d107      	bne.n	8004178 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004176:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e035      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800418a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	2200      	movs	r2, #0
 8004194:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 f82b 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00d      	beq.n	80041c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b2:	d103      	bne.n	80041bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e013      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80041c0:	897b      	ldrh	r3, [r7, #10]
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	b2da      	uxtb	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	6a3a      	ldr	r2, [r7, #32]
 80041d4:	4906      	ldr	r1, [pc, #24]	; (80041f0 <I2C_RequestMemoryRead+0x1cc>)
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 f863 	bl	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e000      	b.n	80041e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	00010002 	.word	0x00010002

080041f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	603b      	str	r3, [r7, #0]
 8004200:	4613      	mov	r3, r2
 8004202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004204:	e025      	b.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420c:	d021      	beq.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420e:	f7fe fe6b 	bl	8002ee8 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d302      	bcc.n	8004224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d116      	bne.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f043 0220 	orr.w	r2, r3, #32
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e023      	b.n	800429a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d10d      	bne.n	8004278 <I2C_WaitOnFlagUntilTimeout+0x84>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	43da      	mvns	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4013      	ands	r3, r2
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	bf0c      	ite	eq
 800426e:	2301      	moveq	r3, #1
 8004270:	2300      	movne	r3, #0
 8004272:	b2db      	uxtb	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	e00c      	b.n	8004292 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	43da      	mvns	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	4013      	ands	r3, r2
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	bf0c      	ite	eq
 800428a:	2301      	moveq	r3, #1
 800428c:	2300      	movne	r3, #0
 800428e:	b2db      	uxtb	r3, r3
 8004290:	461a      	mov	r2, r3
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	429a      	cmp	r2, r3
 8004296:	d0b6      	beq.n	8004206 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b084      	sub	sp, #16
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	60f8      	str	r0, [r7, #12]
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	607a      	str	r2, [r7, #4]
 80042ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042b0:	e051      	b.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c0:	d123      	bne.n	800430a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2220      	movs	r2, #32
 80042e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f043 0204 	orr.w	r2, r3, #4
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e046      	b.n	8004398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004310:	d021      	beq.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004312:	f7fe fde9 	bl	8002ee8 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d116      	bne.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f043 0220 	orr.w	r2, r3, #32
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e020      	b.n	8004398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	0c1b      	lsrs	r3, r3, #16
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	d10c      	bne.n	800437a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	43da      	mvns	r2, r3
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4013      	ands	r3, r2
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	bf14      	ite	ne
 8004372:	2301      	movne	r3, #1
 8004374:	2300      	moveq	r3, #0
 8004376:	b2db      	uxtb	r3, r3
 8004378:	e00b      	b.n	8004392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	43da      	mvns	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4013      	ands	r3, r2
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	bf14      	ite	ne
 800438c:	2301      	movne	r3, #1
 800438e:	2300      	moveq	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d18d      	bne.n	80042b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043ac:	e02d      	b.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f8ce 	bl	8004550 <I2C_IsAcknowledgeFailed>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e02d      	b.n	800441a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d021      	beq.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c6:	f7fe fd8f 	bl	8002ee8 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d302      	bcc.n	80043dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d116      	bne.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	f043 0220 	orr.w	r2, r3, #32
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e007      	b.n	800441a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d1ca      	bne.n	80043ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b084      	sub	sp, #16
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800442e:	e02d      	b.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f88d 	bl	8004550 <I2C_IsAcknowledgeFailed>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e02d      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004446:	d021      	beq.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004448:	f7fe fd4e 	bl	8002ee8 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	429a      	cmp	r2, r3
 8004456:	d302      	bcc.n	800445e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d116      	bne.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e007      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d1ca      	bne.n	8004430 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044b0:	e042      	b.n	8004538 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d119      	bne.n	80044f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0210 	mvn.w	r2, #16
 80044c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e029      	b.n	8004548 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f4:	f7fe fcf8 	bl	8002ee8 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	429a      	cmp	r2, r3
 8004502:	d302      	bcc.n	800450a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d116      	bne.n	8004538 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004524:	f043 0220 	orr.w	r2, r3, #32
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e007      	b.n	8004548 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004542:	2b40      	cmp	r3, #64	; 0x40
 8004544:	d1b5      	bne.n	80044b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004566:	d11b      	bne.n	80045a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004570:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2220      	movs	r2, #32
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458c:	f043 0204 	orr.w	r2, r3, #4
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e000      	b.n	80045a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
	...

080045b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e264      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d075      	beq.n	80046ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ce:	4ba3      	ldr	r3, [pc, #652]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 030c 	and.w	r3, r3, #12
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d00c      	beq.n	80045f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045da:	4ba0      	ldr	r3, [pc, #640]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d112      	bne.n	800460c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e6:	4b9d      	ldr	r3, [pc, #628]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045f2:	d10b      	bne.n	800460c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f4:	4b99      	ldr	r3, [pc, #612]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d05b      	beq.n	80046b8 <HAL_RCC_OscConfig+0x108>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d157      	bne.n	80046b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e23f      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004614:	d106      	bne.n	8004624 <HAL_RCC_OscConfig+0x74>
 8004616:	4b91      	ldr	r3, [pc, #580]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a90      	ldr	r2, [pc, #576]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800461c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e01d      	b.n	8004660 <HAL_RCC_OscConfig+0xb0>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800462c:	d10c      	bne.n	8004648 <HAL_RCC_OscConfig+0x98>
 800462e:	4b8b      	ldr	r3, [pc, #556]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a8a      	ldr	r2, [pc, #552]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b88      	ldr	r3, [pc, #544]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a87      	ldr	r2, [pc, #540]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e00b      	b.n	8004660 <HAL_RCC_OscConfig+0xb0>
 8004648:	4b84      	ldr	r3, [pc, #528]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a83      	ldr	r2, [pc, #524]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800464e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004652:	6013      	str	r3, [r2, #0]
 8004654:	4b81      	ldr	r3, [pc, #516]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a80      	ldr	r2, [pc, #512]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800465a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800465e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d013      	beq.n	8004690 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004668:	f7fe fc3e 	bl	8002ee8 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004670:	f7fe fc3a 	bl	8002ee8 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	; 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e204      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	4b76      	ldr	r3, [pc, #472]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0xc0>
 800468e:	e014      	b.n	80046ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7fe fc2a 	bl	8002ee8 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004698:	f7fe fc26 	bl	8002ee8 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b64      	cmp	r3, #100	; 0x64
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e1f0      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046aa:	4b6c      	ldr	r3, [pc, #432]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f0      	bne.n	8004698 <HAL_RCC_OscConfig+0xe8>
 80046b6:	e000      	b.n	80046ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d063      	beq.n	800478e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046c6:	4b65      	ldr	r3, [pc, #404]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d2:	4b62      	ldr	r3, [pc, #392]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d11c      	bne.n	8004718 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046de:	4b5f      	ldr	r3, [pc, #380]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d116      	bne.n	8004718 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ea:	4b5c      	ldr	r3, [pc, #368]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_RCC_OscConfig+0x152>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d001      	beq.n	8004702 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e1c4      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004702:	4b56      	ldr	r3, [pc, #344]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4952      	ldr	r1, [pc, #328]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004712:	4313      	orrs	r3, r2
 8004714:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004716:	e03a      	b.n	800478e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d020      	beq.n	8004762 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004720:	4b4f      	ldr	r3, [pc, #316]	; (8004860 <HAL_RCC_OscConfig+0x2b0>)
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004726:	f7fe fbdf 	bl	8002ee8 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800472e:	f7fe fbdb 	bl	8002ee8 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e1a5      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	4b46      	ldr	r3, [pc, #280]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800474c:	4b43      	ldr	r3, [pc, #268]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4940      	ldr	r1, [pc, #256]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
 8004760:	e015      	b.n	800478e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004762:	4b3f      	ldr	r3, [pc, #252]	; (8004860 <HAL_RCC_OscConfig+0x2b0>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004768:	f7fe fbbe 	bl	8002ee8 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004770:	f7fe fbba 	bl	8002ee8 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e184      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	4b36      	ldr	r3, [pc, #216]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d030      	beq.n	80047fc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d016      	beq.n	80047d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a2:	4b30      	ldr	r3, [pc, #192]	; (8004864 <HAL_RCC_OscConfig+0x2b4>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a8:	f7fe fb9e 	bl	8002ee8 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b0:	f7fe fb9a 	bl	8002ee8 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e164      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	4b26      	ldr	r3, [pc, #152]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80047c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x200>
 80047ce:	e015      	b.n	80047fc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d0:	4b24      	ldr	r3, [pc, #144]	; (8004864 <HAL_RCC_OscConfig+0x2b4>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d6:	f7fe fb87 	bl	8002ee8 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047de:	f7fe fb83 	bl	8002ee8 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e14d      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f0:	4b1a      	ldr	r3, [pc, #104]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 80047f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f0      	bne.n	80047de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0304 	and.w	r3, r3, #4
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 80a0 	beq.w	800494a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800480a:	2300      	movs	r3, #0
 800480c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800480e:	4b13      	ldr	r3, [pc, #76]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10f      	bne.n	800483a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800481a:	2300      	movs	r3, #0
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	4b0f      	ldr	r3, [pc, #60]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	4a0e      	ldr	r2, [pc, #56]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 8004824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004828:	6413      	str	r3, [r2, #64]	; 0x40
 800482a:	4b0c      	ldr	r3, [pc, #48]	; (800485c <HAL_RCC_OscConfig+0x2ac>)
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004832:	60bb      	str	r3, [r7, #8]
 8004834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004836:	2301      	movs	r3, #1
 8004838:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800483a:	4b0b      	ldr	r3, [pc, #44]	; (8004868 <HAL_RCC_OscConfig+0x2b8>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d121      	bne.n	800488a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004846:	4b08      	ldr	r3, [pc, #32]	; (8004868 <HAL_RCC_OscConfig+0x2b8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a07      	ldr	r2, [pc, #28]	; (8004868 <HAL_RCC_OscConfig+0x2b8>)
 800484c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004852:	f7fe fb49 	bl	8002ee8 <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004858:	e011      	b.n	800487e <HAL_RCC_OscConfig+0x2ce>
 800485a:	bf00      	nop
 800485c:	40023800 	.word	0x40023800
 8004860:	42470000 	.word	0x42470000
 8004864:	42470e80 	.word	0x42470e80
 8004868:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800486c:	f7fe fb3c 	bl	8002ee8 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e106      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487e:	4b85      	ldr	r3, [pc, #532]	; (8004a94 <HAL_RCC_OscConfig+0x4e4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004886:	2b00      	cmp	r3, #0
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d106      	bne.n	80048a0 <HAL_RCC_OscConfig+0x2f0>
 8004892:	4b81      	ldr	r3, [pc, #516]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004896:	4a80      	ldr	r2, [pc, #512]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004898:	f043 0301 	orr.w	r3, r3, #1
 800489c:	6713      	str	r3, [r2, #112]	; 0x70
 800489e:	e01c      	b.n	80048da <HAL_RCC_OscConfig+0x32a>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	2b05      	cmp	r3, #5
 80048a6:	d10c      	bne.n	80048c2 <HAL_RCC_OscConfig+0x312>
 80048a8:	4b7b      	ldr	r3, [pc, #492]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ac:	4a7a      	ldr	r2, [pc, #488]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048ae:	f043 0304 	orr.w	r3, r3, #4
 80048b2:	6713      	str	r3, [r2, #112]	; 0x70
 80048b4:	4b78      	ldr	r3, [pc, #480]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b8:	4a77      	ldr	r2, [pc, #476]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048ba:	f043 0301 	orr.w	r3, r3, #1
 80048be:	6713      	str	r3, [r2, #112]	; 0x70
 80048c0:	e00b      	b.n	80048da <HAL_RCC_OscConfig+0x32a>
 80048c2:	4b75      	ldr	r3, [pc, #468]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c6:	4a74      	ldr	r2, [pc, #464]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048c8:	f023 0301 	bic.w	r3, r3, #1
 80048cc:	6713      	str	r3, [r2, #112]	; 0x70
 80048ce:	4b72      	ldr	r3, [pc, #456]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d2:	4a71      	ldr	r2, [pc, #452]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80048d4:	f023 0304 	bic.w	r3, r3, #4
 80048d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d015      	beq.n	800490e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e2:	f7fe fb01 	bl	8002ee8 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e8:	e00a      	b.n	8004900 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048ea:	f7fe fafd 	bl	8002ee8 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e0c5      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004900:	4b65      	ldr	r3, [pc, #404]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0ee      	beq.n	80048ea <HAL_RCC_OscConfig+0x33a>
 800490c:	e014      	b.n	8004938 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800490e:	f7fe faeb 	bl	8002ee8 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004914:	e00a      	b.n	800492c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004916:	f7fe fae7 	bl	8002ee8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	f241 3288 	movw	r2, #5000	; 0x1388
 8004924:	4293      	cmp	r3, r2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e0af      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800492c:	4b5a      	ldr	r3, [pc, #360]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 800492e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1ee      	bne.n	8004916 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004938:	7dfb      	ldrb	r3, [r7, #23]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d105      	bne.n	800494a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800493e:	4b56      	ldr	r3, [pc, #344]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	4a55      	ldr	r2, [pc, #340]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004944:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004948:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 809b 	beq.w	8004a8a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004954:	4b50      	ldr	r3, [pc, #320]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 030c 	and.w	r3, r3, #12
 800495c:	2b08      	cmp	r3, #8
 800495e:	d05c      	beq.n	8004a1a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	2b02      	cmp	r3, #2
 8004966:	d141      	bne.n	80049ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004968:	4b4c      	ldr	r3, [pc, #304]	; (8004a9c <HAL_RCC_OscConfig+0x4ec>)
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496e:	f7fe fabb 	bl	8002ee8 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004976:	f7fe fab7 	bl	8002ee8 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e081      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004988:	4b43      	ldr	r3, [pc, #268]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1f0      	bne.n	8004976 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a2:	019b      	lsls	r3, r3, #6
 80049a4:	431a      	orrs	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049aa:	085b      	lsrs	r3, r3, #1
 80049ac:	3b01      	subs	r3, #1
 80049ae:	041b      	lsls	r3, r3, #16
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b6:	061b      	lsls	r3, r3, #24
 80049b8:	4937      	ldr	r1, [pc, #220]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049be:	4b37      	ldr	r3, [pc, #220]	; (8004a9c <HAL_RCC_OscConfig+0x4ec>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c4:	f7fe fa90 	bl	8002ee8 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049cc:	f7fe fa8c 	bl	8002ee8 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e056      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049de:	4b2e      	ldr	r3, [pc, #184]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0x41c>
 80049ea:	e04e      	b.n	8004a8a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ec:	4b2b      	ldr	r3, [pc, #172]	; (8004a9c <HAL_RCC_OscConfig+0x4ec>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7fe fa79 	bl	8002ee8 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049fa:	f7fe fa75 	bl	8002ee8 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e03f      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a0c:	4b22      	ldr	r3, [pc, #136]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f0      	bne.n	80049fa <HAL_RCC_OscConfig+0x44a>
 8004a18:	e037      	b.n	8004a8a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e032      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a26:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <HAL_RCC_OscConfig+0x4e8>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d028      	beq.n	8004a86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d121      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d11a      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a56:	4013      	ands	r3, r2
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a5c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d111      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6c:	085b      	lsrs	r3, r3, #1
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d107      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a80:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d001      	beq.n	8004a8a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40007000 	.word	0x40007000
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	42470060 	.word	0x42470060

08004aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e0cc      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab4:	4b68      	ldr	r3, [pc, #416]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d90c      	bls.n	8004adc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac2:	4b65      	ldr	r3, [pc, #404]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aca:	4b63      	ldr	r3, [pc, #396]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d001      	beq.n	8004adc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e0b8      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d020      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d005      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004af4:	4b59      	ldr	r3, [pc, #356]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	4a58      	ldr	r2, [pc, #352]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004afe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d005      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b0c:	4b53      	ldr	r3, [pc, #332]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	4a52      	ldr	r2, [pc, #328]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b18:	4b50      	ldr	r3, [pc, #320]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	494d      	ldr	r1, [pc, #308]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d044      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d107      	bne.n	8004b4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	4b47      	ldr	r3, [pc, #284]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d119      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e07f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d003      	beq.n	8004b5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d107      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5e:	4b3f      	ldr	r3, [pc, #252]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e06f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6e:	4b3b      	ldr	r3, [pc, #236]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e067      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b7e:	4b37      	ldr	r3, [pc, #220]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f023 0203 	bic.w	r2, r3, #3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	4934      	ldr	r1, [pc, #208]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b90:	f7fe f9aa 	bl	8002ee8 <HAL_GetTick>
 8004b94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b96:	e00a      	b.n	8004bae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b98:	f7fe f9a6 	bl	8002ee8 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e04f      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bae:	4b2b      	ldr	r3, [pc, #172]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 020c 	and.w	r2, r3, #12
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d1eb      	bne.n	8004b98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc0:	4b25      	ldr	r3, [pc, #148]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d20c      	bcs.n	8004be8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bce:	4b22      	ldr	r3, [pc, #136]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd6:	4b20      	ldr	r3, [pc, #128]	; (8004c58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d001      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e032      	b.n	8004c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf4:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4916      	ldr	r1, [pc, #88]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d009      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c12:	4b12      	ldr	r3, [pc, #72]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	490e      	ldr	r1, [pc, #56]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c26:	f000 f821 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	; (8004c5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	091b      	lsrs	r3, r3, #4
 8004c32:	f003 030f 	and.w	r3, r3, #15
 8004c36:	490a      	ldr	r1, [pc, #40]	; (8004c60 <HAL_RCC_ClockConfig+0x1c0>)
 8004c38:	5ccb      	ldrb	r3, [r1, r3]
 8004c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3e:	4a09      	ldr	r2, [pc, #36]	; (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c42:	4b09      	ldr	r3, [pc, #36]	; (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe f90a 	bl	8002e60 <HAL_InitTick>

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40023c00 	.word	0x40023c00
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	0800b424 	.word	0x0800b424
 8004c64:	20000008 	.word	0x20000008
 8004c68:	2000000c 	.word	0x2000000c

08004c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	607b      	str	r3, [r7, #4]
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c84:	4b67      	ldr	r3, [pc, #412]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 030c 	and.w	r3, r3, #12
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d00d      	beq.n	8004cac <HAL_RCC_GetSysClockFreq+0x40>
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	f200 80bd 	bhi.w	8004e10 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d002      	beq.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x34>
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d003      	beq.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c9e:	e0b7      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ca0:	4b61      	ldr	r3, [pc, #388]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004ca2:	60bb      	str	r3, [r7, #8]
       break;
 8004ca4:	e0b7      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ca6:	4b61      	ldr	r3, [pc, #388]	; (8004e2c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004ca8:	60bb      	str	r3, [r7, #8]
      break;
 8004caa:	e0b4      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cac:	4b5d      	ldr	r3, [pc, #372]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cb4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cb6:	4b5b      	ldr	r3, [pc, #364]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d04d      	beq.n	8004d5e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc2:	4b58      	ldr	r3, [pc, #352]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	461a      	mov	r2, r3
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cd2:	f04f 0100 	mov.w	r1, #0
 8004cd6:	ea02 0800 	and.w	r8, r2, r0
 8004cda:	ea03 0901 	and.w	r9, r3, r1
 8004cde:	4640      	mov	r0, r8
 8004ce0:	4649      	mov	r1, r9
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	014b      	lsls	r3, r1, #5
 8004cec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004cf0:	0142      	lsls	r2, r0, #5
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	ebb0 0008 	subs.w	r0, r0, r8
 8004cfa:	eb61 0109 	sbc.w	r1, r1, r9
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	018b      	lsls	r3, r1, #6
 8004d08:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d0c:	0182      	lsls	r2, r0, #6
 8004d0e:	1a12      	subs	r2, r2, r0
 8004d10:	eb63 0301 	sbc.w	r3, r3, r1
 8004d14:	f04f 0000 	mov.w	r0, #0
 8004d18:	f04f 0100 	mov.w	r1, #0
 8004d1c:	00d9      	lsls	r1, r3, #3
 8004d1e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d22:	00d0      	lsls	r0, r2, #3
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	eb12 0208 	adds.w	r2, r2, r8
 8004d2c:	eb43 0309 	adc.w	r3, r3, r9
 8004d30:	f04f 0000 	mov.w	r0, #0
 8004d34:	f04f 0100 	mov.w	r1, #0
 8004d38:	0259      	lsls	r1, r3, #9
 8004d3a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004d3e:	0250      	lsls	r0, r2, #9
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4610      	mov	r0, r2
 8004d46:	4619      	mov	r1, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f04f 0300 	mov.w	r3, #0
 8004d50:	f7fb fa96 	bl	8000280 <__aeabi_uldivmod>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4613      	mov	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e04a      	b.n	8004df4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d5e:	4b31      	ldr	r3, [pc, #196]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	099b      	lsrs	r3, r3, #6
 8004d64:	461a      	mov	r2, r3
 8004d66:	f04f 0300 	mov.w	r3, #0
 8004d6a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004d6e:	f04f 0100 	mov.w	r1, #0
 8004d72:	ea02 0400 	and.w	r4, r2, r0
 8004d76:	ea03 0501 	and.w	r5, r3, r1
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	4629      	mov	r1, r5
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	014b      	lsls	r3, r1, #5
 8004d88:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d8c:	0142      	lsls	r2, r0, #5
 8004d8e:	4610      	mov	r0, r2
 8004d90:	4619      	mov	r1, r3
 8004d92:	1b00      	subs	r0, r0, r4
 8004d94:	eb61 0105 	sbc.w	r1, r1, r5
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	018b      	lsls	r3, r1, #6
 8004da2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004da6:	0182      	lsls	r2, r0, #6
 8004da8:	1a12      	subs	r2, r2, r0
 8004daa:	eb63 0301 	sbc.w	r3, r3, r1
 8004dae:	f04f 0000 	mov.w	r0, #0
 8004db2:	f04f 0100 	mov.w	r1, #0
 8004db6:	00d9      	lsls	r1, r3, #3
 8004db8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004dbc:	00d0      	lsls	r0, r2, #3
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	1912      	adds	r2, r2, r4
 8004dc4:	eb45 0303 	adc.w	r3, r5, r3
 8004dc8:	f04f 0000 	mov.w	r0, #0
 8004dcc:	f04f 0100 	mov.w	r1, #0
 8004dd0:	0299      	lsls	r1, r3, #10
 8004dd2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004dd6:	0290      	lsls	r0, r2, #10
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4610      	mov	r0, r2
 8004dde:	4619      	mov	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	461a      	mov	r2, r3
 8004de4:	f04f 0300 	mov.w	r3, #0
 8004de8:	f7fb fa4a 	bl	8000280 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4613      	mov	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004df4:	4b0b      	ldr	r3, [pc, #44]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	3301      	adds	r3, #1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	60bb      	str	r3, [r7, #8]
      break;
 8004e0e:	e002      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e10:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e12:	60bb      	str	r3, [r7, #8]
      break;
 8004e14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e16:	68bb      	ldr	r3, [r7, #8]
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3710      	adds	r7, #16
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004e22:	bf00      	nop
 8004e24:	40023800 	.word	0x40023800
 8004e28:	00f42400 	.word	0x00f42400
 8004e2c:	007a1200 	.word	0x007a1200

08004e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e34:	4b03      	ldr	r3, [pc, #12]	; (8004e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e36:	681b      	ldr	r3, [r3, #0]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20000008 	.word	0x20000008

08004e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e4c:	f7ff fff0 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	0a9b      	lsrs	r3, r3, #10
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	4903      	ldr	r1, [pc, #12]	; (8004e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e5e:	5ccb      	ldrb	r3, [r1, r3]
 8004e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	0800b434 	.word	0x0800b434

08004e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e74:	f7ff ffdc 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	0b5b      	lsrs	r3, r3, #13
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	4903      	ldr	r1, [pc, #12]	; (8004e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e86:	5ccb      	ldrb	r3, [r1, r3]
 8004e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40023800 	.word	0x40023800
 8004e94:	0800b434 	.word	0x0800b434

08004e98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e07b      	b.n	8004fa2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d108      	bne.n	8004ec4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eba:	d009      	beq.n	8004ed0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	61da      	str	r2, [r3, #28]
 8004ec2:	e005      	b.n	8004ed0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7fc fcf2 	bl	80018d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f54:	ea42 0103 	orr.w	r1, r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	0c1b      	lsrs	r3, r3, #16
 8004f6e:	f003 0104 	and.w	r1, r3, #4
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	f003 0210 	and.w	r2, r3, #16
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69da      	ldr	r2, [r3, #28]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b088      	sub	sp, #32
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_SPI_Transmit+0x22>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e126      	b.n	800521a <HAL_SPI_Transmit+0x270>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fd4:	f7fd ff88 	bl	8002ee8 <HAL_GetTick>
 8004fd8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004fda:	88fb      	ldrh	r3, [r7, #6]
 8004fdc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d002      	beq.n	8004ff0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004fea:	2302      	movs	r3, #2
 8004fec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004fee:	e10b      	b.n	8005208 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_SPI_Transmit+0x52>
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d102      	bne.n	8005002 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005000:	e102      	b.n	8005208 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2203      	movs	r2, #3
 8005006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	88fa      	ldrh	r2, [r7, #6]
 800501a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	88fa      	ldrh	r2, [r7, #6]
 8005020:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2200      	movs	r2, #0
 8005026:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005048:	d10f      	bne.n	800506a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005058:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005068:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005074:	2b40      	cmp	r3, #64	; 0x40
 8005076:	d007      	beq.n	8005088 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005086:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005090:	d14b      	bne.n	800512a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d002      	beq.n	80050a0 <HAL_SPI_Transmit+0xf6>
 800509a:	8afb      	ldrh	r3, [r7, #22]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d13e      	bne.n	800511e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a4:	881a      	ldrh	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b0:	1c9a      	adds	r2, r3, #2
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	3b01      	subs	r3, #1
 80050be:	b29a      	uxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050c4:	e02b      	b.n	800511e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d112      	bne.n	80050fa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d8:	881a      	ldrh	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e4:	1c9a      	adds	r2, r3, #2
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80050f8:	e011      	b.n	800511e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050fa:	f7fd fef5 	bl	8002ee8 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	683a      	ldr	r2, [r7, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d803      	bhi.n	8005112 <HAL_SPI_Transmit+0x168>
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005110:	d102      	bne.n	8005118 <HAL_SPI_Transmit+0x16e>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800511c:	e074      	b.n	8005208 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1ce      	bne.n	80050c6 <HAL_SPI_Transmit+0x11c>
 8005128:	e04c      	b.n	80051c4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <HAL_SPI_Transmit+0x18e>
 8005132:	8afb      	ldrh	r3, [r7, #22]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d140      	bne.n	80051ba <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	330c      	adds	r3, #12
 8005142:	7812      	ldrb	r2, [r2, #0]
 8005144:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005154:	b29b      	uxth	r3, r3
 8005156:	3b01      	subs	r3, #1
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800515e:	e02c      	b.n	80051ba <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b02      	cmp	r3, #2
 800516c:	d113      	bne.n	8005196 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	330c      	adds	r3, #12
 8005178:	7812      	ldrb	r2, [r2, #0]
 800517a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005180:	1c5a      	adds	r2, r3, #1
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800518a:	b29b      	uxth	r3, r3
 800518c:	3b01      	subs	r3, #1
 800518e:	b29a      	uxth	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	86da      	strh	r2, [r3, #54]	; 0x36
 8005194:	e011      	b.n	80051ba <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005196:	f7fd fea7 	bl	8002ee8 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	683a      	ldr	r2, [r7, #0]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d803      	bhi.n	80051ae <HAL_SPI_Transmit+0x204>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ac:	d102      	bne.n	80051b4 <HAL_SPI_Transmit+0x20a>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d102      	bne.n	80051ba <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80051b8:	e026      	b.n	8005208 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d1cd      	bne.n	8005160 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051c4:	69ba      	ldr	r2, [r7, #24]
 80051c6:	6839      	ldr	r1, [r7, #0]
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fbcb 	bl	8005964 <SPI_EndRxTxTransaction>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d002      	beq.n	80051da <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2220      	movs	r2, #32
 80051d8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10a      	bne.n	80051f8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051e2:	2300      	movs	r3, #0
 80051e4:	613b      	str	r3, [r7, #16]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	613b      	str	r3, [r7, #16]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	613b      	str	r3, [r7, #16]
 80051f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	77fb      	strb	r3, [r7, #31]
 8005204:	e000      	b.n	8005208 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005206:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005218:	7ffb      	ldrb	r3, [r7, #31]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3720      	adds	r7, #32
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b088      	sub	sp, #32
 8005226:	af02      	add	r7, sp, #8
 8005228:	60f8      	str	r0, [r7, #12]
 800522a:	60b9      	str	r1, [r7, #8]
 800522c:	603b      	str	r3, [r7, #0]
 800522e:	4613      	mov	r3, r2
 8005230:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800523e:	d112      	bne.n	8005266 <HAL_SPI_Receive+0x44>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10e      	bne.n	8005266 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2204      	movs	r2, #4
 800524c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005250:	88fa      	ldrh	r2, [r7, #6]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	4613      	mov	r3, r2
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	68b9      	ldr	r1, [r7, #8]
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f8f1 	bl	8005444 <HAL_SPI_TransmitReceive>
 8005262:	4603      	mov	r3, r0
 8005264:	e0ea      	b.n	800543c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800526c:	2b01      	cmp	r3, #1
 800526e:	d101      	bne.n	8005274 <HAL_SPI_Receive+0x52>
 8005270:	2302      	movs	r3, #2
 8005272:	e0e3      	b.n	800543c <HAL_SPI_Receive+0x21a>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800527c:	f7fd fe34 	bl	8002ee8 <HAL_GetTick>
 8005280:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b01      	cmp	r3, #1
 800528c:	d002      	beq.n	8005294 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800528e:	2302      	movs	r3, #2
 8005290:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005292:	e0ca      	b.n	800542a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d002      	beq.n	80052a0 <HAL_SPI_Receive+0x7e>
 800529a:	88fb      	ldrh	r3, [r7, #6]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d102      	bne.n	80052a6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052a4:	e0c1      	b.n	800542a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2204      	movs	r2, #4
 80052aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	88fa      	ldrh	r2, [r7, #6]
 80052be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	88fa      	ldrh	r2, [r7, #6]
 80052c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052ec:	d10f      	bne.n	800530e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800530c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005318:	2b40      	cmp	r3, #64	; 0x40
 800531a:	d007      	beq.n	800532c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800532a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d162      	bne.n	80053fa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005334:	e02e      	b.n	8005394 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b01      	cmp	r3, #1
 8005342:	d115      	bne.n	8005370 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f103 020c 	add.w	r2, r3, #12
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005350:	7812      	ldrb	r2, [r2, #0]
 8005352:	b2d2      	uxtb	r2, r2
 8005354:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800535a:	1c5a      	adds	r2, r3, #1
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005364:	b29b      	uxth	r3, r3
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800536e:	e011      	b.n	8005394 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005370:	f7fd fdba 	bl	8002ee8 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d803      	bhi.n	8005388 <HAL_SPI_Receive+0x166>
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005386:	d102      	bne.n	800538e <HAL_SPI_Receive+0x16c>
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005392:	e04a      	b.n	800542a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1cb      	bne.n	8005336 <HAL_SPI_Receive+0x114>
 800539e:	e031      	b.n	8005404 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d113      	bne.n	80053d6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68da      	ldr	r2, [r3, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	b292      	uxth	r2, r2
 80053ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	1c9a      	adds	r2, r3, #2
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	3b01      	subs	r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053d4:	e011      	b.n	80053fa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053d6:	f7fd fd87 	bl	8002ee8 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d803      	bhi.n	80053ee <HAL_SPI_Receive+0x1cc>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ec:	d102      	bne.n	80053f4 <HAL_SPI_Receive+0x1d2>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d102      	bne.n	80053fa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80053f8:	e017      	b.n	800542a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053fe:	b29b      	uxth	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1cd      	bne.n	80053a0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005404:	693a      	ldr	r2, [r7, #16]
 8005406:	6839      	ldr	r1, [r7, #0]
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f000 fa45 	bl	8005898 <SPI_EndRxTransaction>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2220      	movs	r2, #32
 8005418:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	75fb      	strb	r3, [r7, #23]
 8005426:	e000      	b.n	800542a <HAL_SPI_Receive+0x208>
  }

error :
 8005428:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800543a:	7dfb      	ldrb	r3, [r7, #23]
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b08c      	sub	sp, #48	; 0x30
 8005448:	af00      	add	r7, sp, #0
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	607a      	str	r2, [r7, #4]
 8005450:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005452:	2301      	movs	r3, #1
 8005454:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005456:	2300      	movs	r3, #0
 8005458:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005462:	2b01      	cmp	r3, #1
 8005464:	d101      	bne.n	800546a <HAL_SPI_TransmitReceive+0x26>
 8005466:	2302      	movs	r3, #2
 8005468:	e18a      	b.n	8005780 <HAL_SPI_TransmitReceive+0x33c>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005472:	f7fd fd39 	bl	8002ee8 <HAL_GetTick>
 8005476:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800547e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005488:	887b      	ldrh	r3, [r7, #2]
 800548a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800548c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005490:	2b01      	cmp	r3, #1
 8005492:	d00f      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x70>
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800549a:	d107      	bne.n	80054ac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d103      	bne.n	80054ac <HAL_SPI_TransmitReceive+0x68>
 80054a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	d003      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80054ac:	2302      	movs	r3, #2
 80054ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80054b2:	e15b      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_SPI_TransmitReceive+0x82>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <HAL_SPI_TransmitReceive+0x82>
 80054c0:	887b      	ldrh	r3, [r7, #2]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d103      	bne.n	80054ce <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80054cc:	e14e      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d003      	beq.n	80054e2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2205      	movs	r2, #5
 80054de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	887a      	ldrh	r2, [r7, #2]
 80054f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	887a      	ldrh	r2, [r7, #2]
 80054f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	887a      	ldrh	r2, [r7, #2]
 8005504:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	887a      	ldrh	r2, [r7, #2]
 800550a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005522:	2b40      	cmp	r3, #64	; 0x40
 8005524:	d007      	beq.n	8005536 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005534:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800553e:	d178      	bne.n	8005632 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d002      	beq.n	800554e <HAL_SPI_TransmitReceive+0x10a>
 8005548:	8b7b      	ldrh	r3, [r7, #26]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d166      	bne.n	800561c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005552:	881a      	ldrh	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	1c9a      	adds	r2, r3, #2
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005572:	e053      	b.n	800561c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	2b02      	cmp	r3, #2
 8005580:	d11b      	bne.n	80055ba <HAL_SPI_TransmitReceive+0x176>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005586:	b29b      	uxth	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d016      	beq.n	80055ba <HAL_SPI_TransmitReceive+0x176>
 800558c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d113      	bne.n	80055ba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005596:	881a      	ldrh	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	1c9a      	adds	r2, r3, #2
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d119      	bne.n	80055fc <HAL_SPI_TransmitReceive+0x1b8>
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d014      	beq.n	80055fc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055dc:	b292      	uxth	r2, r2
 80055de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	1c9a      	adds	r2, r3, #2
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055f8:	2301      	movs	r3, #1
 80055fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80055fc:	f7fd fc74 	bl	8002ee8 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005608:	429a      	cmp	r2, r3
 800560a:	d807      	bhi.n	800561c <HAL_SPI_TransmitReceive+0x1d8>
 800560c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800560e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005612:	d003      	beq.n	800561c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800561a:	e0a7      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1a6      	bne.n	8005574 <HAL_SPI_TransmitReceive+0x130>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1a1      	bne.n	8005574 <HAL_SPI_TransmitReceive+0x130>
 8005630:	e07c      	b.n	800572c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <HAL_SPI_TransmitReceive+0x1fc>
 800563a:	8b7b      	ldrh	r3, [r7, #26]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d16b      	bne.n	8005718 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	7812      	ldrb	r2, [r2, #0]
 800564c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800565c:	b29b      	uxth	r3, r3
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005666:	e057      	b.n	8005718 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b02      	cmp	r3, #2
 8005674:	d11c      	bne.n	80056b0 <HAL_SPI_TransmitReceive+0x26c>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800567a:	b29b      	uxth	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d017      	beq.n	80056b0 <HAL_SPI_TransmitReceive+0x26c>
 8005680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005682:	2b01      	cmp	r3, #1
 8005684:	d114      	bne.n	80056b0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	330c      	adds	r3, #12
 8005690:	7812      	ldrb	r2, [r2, #0]
 8005692:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d119      	bne.n	80056f2 <HAL_SPI_TransmitReceive+0x2ae>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d014      	beq.n	80056f2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	3b01      	subs	r3, #1
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056ee:	2301      	movs	r3, #1
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056f2:	f7fd fbf9 	bl	8002ee8 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056fe:	429a      	cmp	r2, r3
 8005700:	d803      	bhi.n	800570a <HAL_SPI_TransmitReceive+0x2c6>
 8005702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005708:	d102      	bne.n	8005710 <HAL_SPI_TransmitReceive+0x2cc>
 800570a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570c:	2b00      	cmp	r3, #0
 800570e:	d103      	bne.n	8005718 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005716:	e029      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800571c:	b29b      	uxth	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1a2      	bne.n	8005668 <HAL_SPI_TransmitReceive+0x224>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005726:	b29b      	uxth	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d19d      	bne.n	8005668 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800572c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800572e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 f917 	bl	8005964 <SPI_EndRxTxTransaction>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d006      	beq.n	800574a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2220      	movs	r2, #32
 8005746:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005748:	e010      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005752:	2300      	movs	r3, #0
 8005754:	617b      	str	r3, [r7, #20]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	617b      	str	r3, [r7, #20]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	e000      	b.n	800576c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800576a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800577c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005780:	4618      	mov	r0, r3
 8005782:	3730      	adds	r7, #48	; 0x30
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b088      	sub	sp, #32
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	603b      	str	r3, [r7, #0]
 8005794:	4613      	mov	r3, r2
 8005796:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005798:	f7fd fba6 	bl	8002ee8 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a0:	1a9b      	subs	r3, r3, r2
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	4413      	add	r3, r2
 80057a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057a8:	f7fd fb9e 	bl	8002ee8 <HAL_GetTick>
 80057ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057ae:	4b39      	ldr	r3, [pc, #228]	; (8005894 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	015b      	lsls	r3, r3, #5
 80057b4:	0d1b      	lsrs	r3, r3, #20
 80057b6:	69fa      	ldr	r2, [r7, #28]
 80057b8:	fb02 f303 	mul.w	r3, r2, r3
 80057bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057be:	e054      	b.n	800586a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c6:	d050      	beq.n	800586a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057c8:	f7fd fb8e 	bl	8002ee8 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	69fa      	ldr	r2, [r7, #28]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d902      	bls.n	80057de <SPI_WaitFlagStateUntilTimeout+0x56>
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d13d      	bne.n	800585a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f6:	d111      	bne.n	800581c <SPI_WaitFlagStateUntilTimeout+0x94>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005800:	d004      	beq.n	800580c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800580a:	d107      	bne.n	800581c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800581a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005820:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005824:	d10f      	bne.n	8005846 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005844:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e017      	b.n	800588a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d101      	bne.n	8005864 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	3b01      	subs	r3, #1
 8005868:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689a      	ldr	r2, [r3, #8]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	4013      	ands	r3, r2
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	429a      	cmp	r2, r3
 8005878:	bf0c      	ite	eq
 800587a:	2301      	moveq	r3, #1
 800587c:	2300      	movne	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	461a      	mov	r2, r3
 8005882:	79fb      	ldrb	r3, [r7, #7]
 8005884:	429a      	cmp	r2, r3
 8005886:	d19b      	bne.n	80057c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3720      	adds	r7, #32
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	20000008 	.word	0x20000008

08005898 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af02      	add	r7, sp, #8
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058ac:	d111      	bne.n	80058d2 <SPI_EndRxTransaction+0x3a>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058b6:	d004      	beq.n	80058c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058c0:	d107      	bne.n	80058d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058d0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058da:	d12a      	bne.n	8005932 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058e4:	d012      	beq.n	800590c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2200      	movs	r2, #0
 80058ee:	2180      	movs	r1, #128	; 0x80
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f7ff ff49 	bl	8005788 <SPI_WaitFlagStateUntilTimeout>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d02d      	beq.n	8005958 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005900:	f043 0220 	orr.w	r2, r3, #32
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e026      	b.n	800595a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2200      	movs	r2, #0
 8005914:	2101      	movs	r1, #1
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f7ff ff36 	bl	8005788 <SPI_WaitFlagStateUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d01a      	beq.n	8005958 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005926:	f043 0220 	orr.w	r2, r3, #32
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e013      	b.n	800595a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2200      	movs	r2, #0
 800593a:	2101      	movs	r1, #1
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f7ff ff23 	bl	8005788 <SPI_WaitFlagStateUntilTimeout>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d007      	beq.n	8005958 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e000      	b.n	800595a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af02      	add	r7, sp, #8
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005970:	4b1b      	ldr	r3, [pc, #108]	; (80059e0 <SPI_EndRxTxTransaction+0x7c>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <SPI_EndRxTxTransaction+0x80>)
 8005976:	fba2 2303 	umull	r2, r3, r2, r3
 800597a:	0d5b      	lsrs	r3, r3, #21
 800597c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005980:	fb02 f303 	mul.w	r3, r2, r3
 8005984:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800598e:	d112      	bne.n	80059b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	2200      	movs	r2, #0
 8005998:	2180      	movs	r1, #128	; 0x80
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f7ff fef4 	bl	8005788 <SPI_WaitFlagStateUntilTimeout>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d016      	beq.n	80059d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059aa:	f043 0220 	orr.w	r2, r3, #32
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e00f      	b.n	80059d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00a      	beq.n	80059d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	3b01      	subs	r3, #1
 80059c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059cc:	2b80      	cmp	r3, #128	; 0x80
 80059ce:	d0f2      	beq.n	80059b6 <SPI_EndRxTxTransaction+0x52>
 80059d0:	e000      	b.n	80059d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80059d2:	bf00      	nop
  }

  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	20000008 	.word	0x20000008
 80059e4:	165e9f81 	.word	0x165e9f81

080059e8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e034      	b.n	8005a68 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d106      	bne.n	8005a18 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7fa ff74 	bl	8000900 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	3308      	adds	r3, #8
 8005a20:	4619      	mov	r1, r3
 8005a22:	4610      	mov	r0, r2
 8005a24:	f001 fc6e 	bl	8007304 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6818      	ldr	r0, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	461a      	mov	r2, r3
 8005a32:	68b9      	ldr	r1, [r7, #8]
 8005a34:	f001 fcb8 	bl	80073a8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6858      	ldr	r0, [r3, #4]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	6879      	ldr	r1, [r7, #4]
 8005a46:	f001 fced 	bl	8007424 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	6892      	ldr	r2, [r2, #8]
 8005a52:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	6892      	ldr	r2, [r2, #8]
 8005a5e:	f041 0101 	orr.w	r1, r1, #1
 8005a62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e041      	b.n	8005b06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fc f85e 	bl	8001b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	3304      	adds	r3, #4
 8005aac:	4619      	mov	r1, r3
 8005aae:	4610      	mov	r0, r2
 8005ab0:	f000 fa96 	bl	8005fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
	...

08005b10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d001      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e04e      	b.n	8005bc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0201 	orr.w	r2, r2, #1
 8005b3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a23      	ldr	r2, [pc, #140]	; (8005bd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d022      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b52:	d01d      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a1f      	ldr	r2, [pc, #124]	; (8005bd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d018      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a1e      	ldr	r2, [pc, #120]	; (8005bdc <HAL_TIM_Base_Start_IT+0xcc>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d013      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a1c      	ldr	r2, [pc, #112]	; (8005be0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d00e      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1b      	ldr	r2, [pc, #108]	; (8005be4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d009      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a19      	ldr	r2, [pc, #100]	; (8005be8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d004      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x80>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a18      	ldr	r2, [pc, #96]	; (8005bec <HAL_TIM_Base_Start_IT+0xdc>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d111      	bne.n	8005bb4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b06      	cmp	r3, #6
 8005ba0:	d010      	beq.n	8005bc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0201 	orr.w	r2, r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb2:	e007      	b.n	8005bc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0201 	orr.w	r2, r2, #1
 8005bc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40010400 	.word	0x40010400
 8005be8:	40014000 	.word	0x40014000
 8005bec:	40001800 	.word	0x40001800

08005bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d122      	bne.n	8005c4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	f003 0302 	and.w	r3, r3, #2
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d11b      	bne.n	8005c4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f06f 0202 	mvn.w	r2, #2
 8005c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	f003 0303 	and.w	r3, r3, #3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f9b5 	bl	8005fa2 <HAL_TIM_IC_CaptureCallback>
 8005c38:	e005      	b.n	8005c46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 f9a7 	bl	8005f8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 f9b8 	bl	8005fb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	f003 0304 	and.w	r3, r3, #4
 8005c56:	2b04      	cmp	r3, #4
 8005c58:	d122      	bne.n	8005ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d11b      	bne.n	8005ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f06f 0204 	mvn.w	r2, #4
 8005c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d003      	beq.n	8005c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f98b 	bl	8005fa2 <HAL_TIM_IC_CaptureCallback>
 8005c8c:	e005      	b.n	8005c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f97d 	bl	8005f8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f98e 	bl	8005fb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	f003 0308 	and.w	r3, r3, #8
 8005caa:	2b08      	cmp	r3, #8
 8005cac:	d122      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d11b      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f06f 0208 	mvn.w	r2, #8
 8005cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2204      	movs	r2, #4
 8005cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	69db      	ldr	r3, [r3, #28]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f961 	bl	8005fa2 <HAL_TIM_IC_CaptureCallback>
 8005ce0:	e005      	b.n	8005cee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f953 	bl	8005f8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 f964 	bl	8005fb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	f003 0310 	and.w	r3, r3, #16
 8005cfe:	2b10      	cmp	r3, #16
 8005d00:	d122      	bne.n	8005d48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f003 0310 	and.w	r3, r3, #16
 8005d0c:	2b10      	cmp	r3, #16
 8005d0e:	d11b      	bne.n	8005d48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f06f 0210 	mvn.w	r2, #16
 8005d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2208      	movs	r2, #8
 8005d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f937 	bl	8005fa2 <HAL_TIM_IC_CaptureCallback>
 8005d34:	e005      	b.n	8005d42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f929 	bl	8005f8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f93a 	bl	8005fb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d10e      	bne.n	8005d74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d107      	bne.n	8005d74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f06f 0201 	mvn.w	r2, #1
 8005d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7fb fd50 	bl	8001814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7e:	2b80      	cmp	r3, #128	; 0x80
 8005d80:	d10e      	bne.n	8005da0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d8c:	2b80      	cmp	r3, #128	; 0x80
 8005d8e:	d107      	bne.n	8005da0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fae0 	bl	8006360 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005daa:	2b40      	cmp	r3, #64	; 0x40
 8005dac:	d10e      	bne.n	8005dcc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db8:	2b40      	cmp	r3, #64	; 0x40
 8005dba:	d107      	bne.n	8005dcc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f8ff 	bl	8005fca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	f003 0320 	and.w	r3, r3, #32
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d10e      	bne.n	8005df8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	f003 0320 	and.w	r3, r3, #32
 8005de4:	2b20      	cmp	r3, #32
 8005de6:	d107      	bne.n	8005df8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f06f 0220 	mvn.w	r2, #32
 8005df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 faaa 	bl	800634c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005df8:	bf00      	nop
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d101      	bne.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c>
 8005e18:	2302      	movs	r3, #2
 8005e1a:	e0b4      	b.n	8005f86 <HAL_TIM_ConfigClockSource+0x186>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2202      	movs	r2, #2
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e54:	d03e      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0xd4>
 8005e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e5a:	f200 8087 	bhi.w	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e62:	f000 8086 	beq.w	8005f72 <HAL_TIM_ConfigClockSource+0x172>
 8005e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e6a:	d87f      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e6c:	2b70      	cmp	r3, #112	; 0x70
 8005e6e:	d01a      	beq.n	8005ea6 <HAL_TIM_ConfigClockSource+0xa6>
 8005e70:	2b70      	cmp	r3, #112	; 0x70
 8005e72:	d87b      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e74:	2b60      	cmp	r3, #96	; 0x60
 8005e76:	d050      	beq.n	8005f1a <HAL_TIM_ConfigClockSource+0x11a>
 8005e78:	2b60      	cmp	r3, #96	; 0x60
 8005e7a:	d877      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e7c:	2b50      	cmp	r3, #80	; 0x50
 8005e7e:	d03c      	beq.n	8005efa <HAL_TIM_ConfigClockSource+0xfa>
 8005e80:	2b50      	cmp	r3, #80	; 0x50
 8005e82:	d873      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e84:	2b40      	cmp	r3, #64	; 0x40
 8005e86:	d058      	beq.n	8005f3a <HAL_TIM_ConfigClockSource+0x13a>
 8005e88:	2b40      	cmp	r3, #64	; 0x40
 8005e8a:	d86f      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e8c:	2b30      	cmp	r3, #48	; 0x30
 8005e8e:	d064      	beq.n	8005f5a <HAL_TIM_ConfigClockSource+0x15a>
 8005e90:	2b30      	cmp	r3, #48	; 0x30
 8005e92:	d86b      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e94:	2b20      	cmp	r3, #32
 8005e96:	d060      	beq.n	8005f5a <HAL_TIM_ConfigClockSource+0x15a>
 8005e98:	2b20      	cmp	r3, #32
 8005e9a:	d867      	bhi.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d05c      	beq.n	8005f5a <HAL_TIM_ConfigClockSource+0x15a>
 8005ea0:	2b10      	cmp	r3, #16
 8005ea2:	d05a      	beq.n	8005f5a <HAL_TIM_ConfigClockSource+0x15a>
 8005ea4:	e062      	b.n	8005f6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	6899      	ldr	r1, [r3, #8]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f000 f9ad 	bl	8006214 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ec8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	609a      	str	r2, [r3, #8]
      break;
 8005ed2:	e04f      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6818      	ldr	r0, [r3, #0]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	6899      	ldr	r1, [r3, #8]
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f000 f996 	bl	8006214 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689a      	ldr	r2, [r3, #8]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ef6:	609a      	str	r2, [r3, #8]
      break;
 8005ef8:	e03c      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6818      	ldr	r0, [r3, #0]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	6859      	ldr	r1, [r3, #4]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	461a      	mov	r2, r3
 8005f08:	f000 f90a 	bl	8006120 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2150      	movs	r1, #80	; 0x50
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 f963 	bl	80061de <TIM_ITRx_SetConfig>
      break;
 8005f18:	e02c      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6818      	ldr	r0, [r3, #0]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	6859      	ldr	r1, [r3, #4]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f000 f929 	bl	800617e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2160      	movs	r1, #96	; 0x60
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f953 	bl	80061de <TIM_ITRx_SetConfig>
      break;
 8005f38:	e01c      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6818      	ldr	r0, [r3, #0]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	6859      	ldr	r1, [r3, #4]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	461a      	mov	r2, r3
 8005f48:	f000 f8ea 	bl	8006120 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2140      	movs	r1, #64	; 0x40
 8005f52:	4618      	mov	r0, r3
 8005f54:	f000 f943 	bl	80061de <TIM_ITRx_SetConfig>
      break;
 8005f58:	e00c      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4619      	mov	r1, r3
 8005f64:	4610      	mov	r0, r2
 8005f66:	f000 f93a 	bl	80061de <TIM_ITRx_SetConfig>
      break;
 8005f6a:	e003      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f70:	e000      	b.n	8005f74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f96:	bf00      	nop
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b083      	sub	sp, #12
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005faa:	bf00      	nop
 8005fac:	370c      	adds	r7, #12
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fbe:	bf00      	nop
 8005fc0:	370c      	adds	r7, #12
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b083      	sub	sp, #12
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
	...

08005fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a40      	ldr	r2, [pc, #256]	; (80060f4 <TIM_Base_SetConfig+0x114>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d013      	beq.n	8006020 <TIM_Base_SetConfig+0x40>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ffe:	d00f      	beq.n	8006020 <TIM_Base_SetConfig+0x40>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a3d      	ldr	r2, [pc, #244]	; (80060f8 <TIM_Base_SetConfig+0x118>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d00b      	beq.n	8006020 <TIM_Base_SetConfig+0x40>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a3c      	ldr	r2, [pc, #240]	; (80060fc <TIM_Base_SetConfig+0x11c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d007      	beq.n	8006020 <TIM_Base_SetConfig+0x40>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a3b      	ldr	r2, [pc, #236]	; (8006100 <TIM_Base_SetConfig+0x120>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d003      	beq.n	8006020 <TIM_Base_SetConfig+0x40>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a3a      	ldr	r2, [pc, #232]	; (8006104 <TIM_Base_SetConfig+0x124>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d108      	bne.n	8006032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4313      	orrs	r3, r2
 8006030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2f      	ldr	r2, [pc, #188]	; (80060f4 <TIM_Base_SetConfig+0x114>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d02b      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006040:	d027      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a2c      	ldr	r2, [pc, #176]	; (80060f8 <TIM_Base_SetConfig+0x118>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d023      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a2b      	ldr	r2, [pc, #172]	; (80060fc <TIM_Base_SetConfig+0x11c>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d01f      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a2a      	ldr	r2, [pc, #168]	; (8006100 <TIM_Base_SetConfig+0x120>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01b      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a29      	ldr	r2, [pc, #164]	; (8006104 <TIM_Base_SetConfig+0x124>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d017      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a28      	ldr	r2, [pc, #160]	; (8006108 <TIM_Base_SetConfig+0x128>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d013      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a27      	ldr	r2, [pc, #156]	; (800610c <TIM_Base_SetConfig+0x12c>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d00f      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a26      	ldr	r2, [pc, #152]	; (8006110 <TIM_Base_SetConfig+0x130>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00b      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a25      	ldr	r2, [pc, #148]	; (8006114 <TIM_Base_SetConfig+0x134>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d007      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a24      	ldr	r2, [pc, #144]	; (8006118 <TIM_Base_SetConfig+0x138>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d003      	beq.n	8006092 <TIM_Base_SetConfig+0xb2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a23      	ldr	r2, [pc, #140]	; (800611c <TIM_Base_SetConfig+0x13c>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d108      	bne.n	80060a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4a0a      	ldr	r2, [pc, #40]	; (80060f4 <TIM_Base_SetConfig+0x114>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d003      	beq.n	80060d8 <TIM_Base_SetConfig+0xf8>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a0c      	ldr	r2, [pc, #48]	; (8006104 <TIM_Base_SetConfig+0x124>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d103      	bne.n	80060e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	691a      	ldr	r2, [r3, #16]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	615a      	str	r2, [r3, #20]
}
 80060e6:	bf00      	nop
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	40010000 	.word	0x40010000
 80060f8:	40000400 	.word	0x40000400
 80060fc:	40000800 	.word	0x40000800
 8006100:	40000c00 	.word	0x40000c00
 8006104:	40010400 	.word	0x40010400
 8006108:	40014000 	.word	0x40014000
 800610c:	40014400 	.word	0x40014400
 8006110:	40014800 	.word	0x40014800
 8006114:	40001800 	.word	0x40001800
 8006118:	40001c00 	.word	0x40001c00
 800611c:	40002000 	.word	0x40002000

08006120 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	f023 0201 	bic.w	r2, r3, #1
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800614a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	011b      	lsls	r3, r3, #4
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f023 030a 	bic.w	r3, r3, #10
 800615c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	4313      	orrs	r3, r2
 8006164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800617e:	b480      	push	{r7}
 8006180:	b087      	sub	sp, #28
 8006182:	af00      	add	r7, sp, #0
 8006184:	60f8      	str	r0, [r7, #12]
 8006186:	60b9      	str	r1, [r7, #8]
 8006188:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	f023 0210 	bic.w	r2, r3, #16
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	031b      	lsls	r3, r3, #12
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	693a      	ldr	r2, [r7, #16]
 80061d0:	621a      	str	r2, [r3, #32]
}
 80061d2:	bf00      	nop
 80061d4:	371c      	adds	r7, #28
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061de:	b480      	push	{r7}
 80061e0:	b085      	sub	sp, #20
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
 80061e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061f6:	683a      	ldr	r2, [r7, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f043 0307 	orr.w	r3, r3, #7
 8006200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	609a      	str	r2, [r3, #8]
}
 8006208:	bf00      	nop
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
 8006220:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800622e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	021a      	lsls	r2, r3, #8
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	431a      	orrs	r2, r3
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	4313      	orrs	r3, r2
 800623c:	697a      	ldr	r2, [r7, #20]
 800623e:	4313      	orrs	r3, r2
 8006240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	609a      	str	r2, [r3, #8]
}
 8006248:	bf00      	nop
 800624a:	371c      	adds	r7, #28
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006268:	2302      	movs	r3, #2
 800626a:	e05a      	b.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a21      	ldr	r2, [pc, #132]	; (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d022      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062b8:	d01d      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d018      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1b      	ldr	r2, [pc, #108]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d013      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a1a      	ldr	r2, [pc, #104]	; (800633c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d00e      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a18      	ldr	r2, [pc, #96]	; (8006340 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d009      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a17      	ldr	r2, [pc, #92]	; (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a15      	ldr	r2, [pc, #84]	; (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d10c      	bne.n	8006310 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	4313      	orrs	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	40010000 	.word	0x40010000
 8006334:	40000400 	.word	0x40000400
 8006338:	40000800 	.word	0x40000800
 800633c:	40000c00 	.word	0x40000c00
 8006340:	40010400 	.word	0x40010400
 8006344:	40014000 	.word	0x40014000
 8006348:	40001800 	.word	0x40001800

0800634c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e03f      	b.n	8006406 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d106      	bne.n	80063a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7fc fc86 	bl	8002cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2224      	movs	r2, #36	; 0x24
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 fddb 	bl	8006f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	691a      	ldr	r2, [r3, #16]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	695a      	ldr	r2, [r3, #20]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2220      	movs	r2, #32
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b08a      	sub	sp, #40	; 0x28
 8006412:	af02      	add	r7, sp, #8
 8006414:	60f8      	str	r0, [r7, #12]
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800641e:	2300      	movs	r3, #0
 8006420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b20      	cmp	r3, #32
 800642c:	d17c      	bne.n	8006528 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_UART_Transmit+0x2c>
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e075      	b.n	800652a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006444:	2b01      	cmp	r3, #1
 8006446:	d101      	bne.n	800644c <HAL_UART_Transmit+0x3e>
 8006448:	2302      	movs	r3, #2
 800644a:	e06e      	b.n	800652a <HAL_UART_Transmit+0x11c>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2221      	movs	r2, #33	; 0x21
 800645e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006462:	f7fc fd41 	bl	8002ee8 <HAL_GetTick>
 8006466:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	88fa      	ldrh	r2, [r7, #6]
 800646c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	88fa      	ldrh	r2, [r7, #6]
 8006472:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800647c:	d108      	bne.n	8006490 <HAL_UART_Transmit+0x82>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d104      	bne.n	8006490 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006486:	2300      	movs	r3, #0
 8006488:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	e003      	b.n	8006498 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006494:	2300      	movs	r3, #0
 8006496:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80064a0:	e02a      	b.n	80064f8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	9300      	str	r3, [sp, #0]
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2200      	movs	r2, #0
 80064aa:	2180      	movs	r1, #128	; 0x80
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f000 fb1f 	bl	8006af0 <UART_WaitOnFlagUntilTimeout>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e036      	b.n	800652a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	881b      	ldrh	r3, [r3, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	3302      	adds	r3, #2
 80064d6:	61bb      	str	r3, [r7, #24]
 80064d8:	e007      	b.n	80064ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	781a      	ldrb	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	3301      	adds	r3, #1
 80064e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	3b01      	subs	r3, #1
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1cf      	bne.n	80064a2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	2200      	movs	r2, #0
 800650a:	2140      	movs	r1, #64	; 0x40
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 faef 	bl	8006af0 <UART_WaitOnFlagUntilTimeout>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e006      	b.n	800652a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2220      	movs	r2, #32
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	e000      	b.n	800652a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006528:	2302      	movs	r3, #2
  }
}
 800652a:	4618      	mov	r0, r3
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b084      	sub	sp, #16
 8006536:	af00      	add	r7, sp, #0
 8006538:	60f8      	str	r0, [r7, #12]
 800653a:	60b9      	str	r1, [r7, #8]
 800653c:	4613      	mov	r3, r2
 800653e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006546:	b2db      	uxtb	r3, r3
 8006548:	2b20      	cmp	r3, #32
 800654a:	d11d      	bne.n	8006588 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d002      	beq.n	8006558 <HAL_UART_Receive_IT+0x26>
 8006552:	88fb      	ldrh	r3, [r7, #6]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e016      	b.n	800658a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006562:	2b01      	cmp	r3, #1
 8006564:	d101      	bne.n	800656a <HAL_UART_Receive_IT+0x38>
 8006566:	2302      	movs	r3, #2
 8006568:	e00f      	b.n	800658a <HAL_UART_Receive_IT+0x58>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	461a      	mov	r2, r3
 800657c:	68b9      	ldr	r1, [r7, #8]
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f000 fb24 	bl	8006bcc <UART_Start_Receive_IT>
 8006584:	4603      	mov	r3, r0
 8006586:	e000      	b.n	800658a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006588:	2302      	movs	r3, #2
  }
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b0ba      	sub	sp, #232	; 0xe8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80065d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10f      	bne.n	80065fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065de:	f003 0320 	and.w	r3, r3, #32
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d009      	beq.n	80065fa <HAL_UART_IRQHandler+0x66>
 80065e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ea:	f003 0320 	and.w	r3, r3, #32
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fc03 	bl	8006dfe <UART_Receive_IT>
      return;
 80065f8:	e256      	b.n	8006aa8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80065fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 80de 	beq.w	80067c0 <HAL_UART_IRQHandler+0x22c>
 8006604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006608:	f003 0301 	and.w	r3, r3, #1
 800660c:	2b00      	cmp	r3, #0
 800660e:	d106      	bne.n	800661e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006614:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 80d1 	beq.w	80067c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800661e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00b      	beq.n	8006642 <HAL_UART_IRQHandler+0xae>
 800662a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800662e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663a:	f043 0201 	orr.w	r2, r3, #1
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00b      	beq.n	8006666 <HAL_UART_IRQHandler+0xd2>
 800664e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665e:	f043 0202 	orr.w	r2, r3, #2
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <HAL_UART_IRQHandler+0xf6>
 8006672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006682:	f043 0204 	orr.w	r2, r3, #4
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d011      	beq.n	80066ba <HAL_UART_IRQHandler+0x126>
 8006696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800669a:	f003 0320 	and.w	r3, r3, #32
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d105      	bne.n	80066ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d005      	beq.n	80066ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b2:	f043 0208 	orr.w	r2, r3, #8
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 81ed 	beq.w	8006a9e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d008      	beq.n	80066e2 <HAL_UART_IRQHandler+0x14e>
 80066d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066d4:	f003 0320 	and.w	r3, r3, #32
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d002      	beq.n	80066e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fb8e 	bl	8006dfe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ec:	2b40      	cmp	r3, #64	; 0x40
 80066ee:	bf0c      	ite	eq
 80066f0:	2301      	moveq	r3, #1
 80066f2:	2300      	movne	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fe:	f003 0308 	and.w	r3, r3, #8
 8006702:	2b00      	cmp	r3, #0
 8006704:	d103      	bne.n	800670e <HAL_UART_IRQHandler+0x17a>
 8006706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d04f      	beq.n	80067ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fa96 	bl	8006c40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671e:	2b40      	cmp	r3, #64	; 0x40
 8006720:	d141      	bne.n	80067a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3314      	adds	r3, #20
 8006728:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006738:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800673c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006740:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3314      	adds	r3, #20
 800674a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800674e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006752:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800675a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800675e:	e841 2300 	strex	r3, r2, [r1]
 8006762:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006766:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1d9      	bne.n	8006722 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006772:	2b00      	cmp	r3, #0
 8006774:	d013      	beq.n	800679e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677a:	4a7d      	ldr	r2, [pc, #500]	; (8006970 <HAL_UART_IRQHandler+0x3dc>)
 800677c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006782:	4618      	mov	r0, r3
 8006784:	f7fc fd61 	bl	800324a <HAL_DMA_Abort_IT>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d016      	beq.n	80067bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006798:	4610      	mov	r0, r2
 800679a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800679c:	e00e      	b.n	80067bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f990 	bl	8006ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067a4:	e00a      	b.n	80067bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f98c 	bl	8006ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ac:	e006      	b.n	80067bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f988 	bl	8006ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80067ba:	e170      	b.n	8006a9e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067bc:	bf00      	nop
    return;
 80067be:	e16e      	b.n	8006a9e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	f040 814a 	bne.w	8006a5e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ce:	f003 0310 	and.w	r3, r3, #16
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f000 8143 	beq.w	8006a5e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80067d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067dc:	f003 0310 	and.w	r3, r3, #16
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 813c 	beq.w	8006a5e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067e6:	2300      	movs	r3, #0
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	60bb      	str	r3, [r7, #8]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	60bb      	str	r3, [r7, #8]
 80067fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006806:	2b40      	cmp	r3, #64	; 0x40
 8006808:	f040 80b4 	bne.w	8006974 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006818:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 8140 	beq.w	8006aa2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006826:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800682a:	429a      	cmp	r2, r3
 800682c:	f080 8139 	bcs.w	8006aa2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006836:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006842:	f000 8088 	beq.w	8006956 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	330c      	adds	r3, #12
 800684c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006850:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006854:	e853 3f00 	ldrex	r3, [r3]
 8006858:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800685c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006860:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006864:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	330c      	adds	r3, #12
 800686e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006872:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006876:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800687e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006882:	e841 2300 	strex	r3, r2, [r1]
 8006886:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800688a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1d9      	bne.n	8006846 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3314      	adds	r3, #20
 8006898:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80068a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80068a4:	f023 0301 	bic.w	r3, r3, #1
 80068a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	3314      	adds	r3, #20
 80068b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80068b6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80068ba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80068be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80068c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e1      	bne.n	8006892 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	3314      	adds	r3, #20
 80068d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80068d8:	e853 3f00 	ldrex	r3, [r3]
 80068dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80068de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3314      	adds	r3, #20
 80068ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80068f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80068f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80068f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006900:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1e3      	bne.n	80068ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	330c      	adds	r3, #12
 800691a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006924:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006926:	f023 0310 	bic.w	r3, r3, #16
 800692a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	330c      	adds	r3, #12
 8006934:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006938:	65ba      	str	r2, [r7, #88]	; 0x58
 800693a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800693e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006940:	e841 2300 	strex	r3, r2, [r1]
 8006944:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1e3      	bne.n	8006914 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006950:	4618      	mov	r0, r3
 8006952:	f7fc fc0a 	bl	800316a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800695e:	b29b      	uxth	r3, r3
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	b29b      	uxth	r3, r3
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f8b6 	bl	8006ad8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800696c:	e099      	b.n	8006aa2 <HAL_UART_IRQHandler+0x50e>
 800696e:	bf00      	nop
 8006970:	08006d07 	.word	0x08006d07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800697c:	b29b      	uxth	r3, r3
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 808b 	beq.w	8006aa6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8086 	beq.w	8006aa6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	330c      	adds	r3, #12
 80069a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a4:	e853 3f00 	ldrex	r3, [r3]
 80069a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80069aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	330c      	adds	r3, #12
 80069ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80069be:	647a      	str	r2, [r7, #68]	; 0x44
 80069c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1e3      	bne.n	800699a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3314      	adds	r3, #20
 80069d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	e853 3f00 	ldrex	r3, [r3]
 80069e0:	623b      	str	r3, [r7, #32]
   return(result);
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	f023 0301 	bic.w	r3, r3, #1
 80069e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3314      	adds	r3, #20
 80069f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80069f6:	633a      	str	r2, [r7, #48]	; 0x30
 80069f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069fe:	e841 2300 	strex	r3, r2, [r1]
 8006a02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1e3      	bne.n	80069d2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2220      	movs	r2, #32
 8006a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	330c      	adds	r3, #12
 8006a1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	e853 3f00 	ldrex	r3, [r3]
 8006a26:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0310 	bic.w	r3, r3, #16
 8006a2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	330c      	adds	r3, #12
 8006a38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006a3c:	61fa      	str	r2, [r7, #28]
 8006a3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a40:	69b9      	ldr	r1, [r7, #24]
 8006a42:	69fa      	ldr	r2, [r7, #28]
 8006a44:	e841 2300 	strex	r3, r2, [r1]
 8006a48:	617b      	str	r3, [r7, #20]
   return(result);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1e3      	bne.n	8006a18 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f83e 	bl	8006ad8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a5c:	e023      	b.n	8006aa6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d009      	beq.n	8006a7e <HAL_UART_IRQHandler+0x4ea>
 8006a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d003      	beq.n	8006a7e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f959 	bl	8006d2e <UART_Transmit_IT>
    return;
 8006a7c:	e014      	b.n	8006aa8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00e      	beq.n	8006aa8 <HAL_UART_IRQHandler+0x514>
 8006a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d008      	beq.n	8006aa8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 f999 	bl	8006dce <UART_EndTransmit_IT>
    return;
 8006a9c:	e004      	b.n	8006aa8 <HAL_UART_IRQHandler+0x514>
    return;
 8006a9e:	bf00      	nop
 8006aa0:	e002      	b.n	8006aa8 <HAL_UART_IRQHandler+0x514>
      return;
 8006aa2:	bf00      	nop
 8006aa4:	e000      	b.n	8006aa8 <HAL_UART_IRQHandler+0x514>
      return;
 8006aa6:	bf00      	nop
  }
}
 8006aa8:	37e8      	adds	r7, #232	; 0xe8
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop

08006ab0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ae4:	bf00      	nop
 8006ae6:	370c      	adds	r7, #12
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b090      	sub	sp, #64	; 0x40
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	603b      	str	r3, [r7, #0]
 8006afc:	4613      	mov	r3, r2
 8006afe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b00:	e050      	b.n	8006ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b08:	d04c      	beq.n	8006ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d007      	beq.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b10:	f7fc f9ea 	bl	8002ee8 <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d241      	bcs.n	8006ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	330c      	adds	r3, #12
 8006b26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006b40:	637a      	str	r2, [r7, #52]	; 0x34
 8006b42:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e5      	bne.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	3314      	adds	r3, #20
 8006b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	e853 3f00 	ldrex	r3, [r3]
 8006b62:	613b      	str	r3, [r7, #16]
   return(result);
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	f023 0301 	bic.w	r3, r3, #1
 8006b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3314      	adds	r3, #20
 8006b72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b74:	623a      	str	r2, [r7, #32]
 8006b76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b78:	69f9      	ldr	r1, [r7, #28]
 8006b7a:	6a3a      	ldr	r2, [r7, #32]
 8006b7c:	e841 2300 	strex	r3, r2, [r1]
 8006b80:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d1e5      	bne.n	8006b54 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e00f      	b.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	4013      	ands	r3, r2
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	bf0c      	ite	eq
 8006bb4:	2301      	moveq	r3, #1
 8006bb6:	2300      	movne	r3, #0
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	461a      	mov	r2, r3
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d09f      	beq.n	8006b02 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3740      	adds	r7, #64	; 0x40
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b085      	sub	sp, #20
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	88fa      	ldrh	r2, [r7, #6]
 8006be4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	88fa      	ldrh	r2, [r7, #6]
 8006bea:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2222      	movs	r2, #34	; 0x22
 8006bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68da      	ldr	r2, [r3, #12]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c10:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695a      	ldr	r2, [r3, #20]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f042 0201 	orr.w	r2, r2, #1
 8006c20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68da      	ldr	r2, [r3, #12]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0220 	orr.w	r2, r2, #32
 8006c30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b095      	sub	sp, #84	; 0x54
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c52:	e853 3f00 	ldrex	r3, [r3]
 8006c56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	330c      	adds	r3, #12
 8006c66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006c68:	643a      	str	r2, [r7, #64]	; 0x40
 8006c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c70:	e841 2300 	strex	r3, r2, [r1]
 8006c74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1e5      	bne.n	8006c48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	3314      	adds	r3, #20
 8006c82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	e853 3f00 	ldrex	r3, [r3]
 8006c8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f023 0301 	bic.w	r3, r3, #1
 8006c92:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3314      	adds	r3, #20
 8006c9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ca4:	e841 2300 	strex	r3, r2, [r1]
 8006ca8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e5      	bne.n	8006c7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d119      	bne.n	8006cec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	e853 3f00 	ldrex	r3, [r3]
 8006cc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	f023 0310 	bic.w	r3, r3, #16
 8006cce:	647b      	str	r3, [r7, #68]	; 0x44
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	330c      	adds	r3, #12
 8006cd6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006cd8:	61ba      	str	r2, [r7, #24]
 8006cda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	6979      	ldr	r1, [r7, #20]
 8006cde:	69ba      	ldr	r2, [r7, #24]
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e5      	bne.n	8006cb8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006cfa:	bf00      	nop
 8006cfc:	3754      	adds	r7, #84	; 0x54
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f7ff fecf 	bl	8006ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d26:	bf00      	nop
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b085      	sub	sp, #20
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b21      	cmp	r3, #33	; 0x21
 8006d40:	d13e      	bne.n	8006dc0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4a:	d114      	bne.n	8006d76 <UART_Transmit_IT+0x48>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d110      	bne.n	8006d76 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	1c9a      	adds	r2, r3, #2
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	621a      	str	r2, [r3, #32]
 8006d74:	e008      	b.n	8006d88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	1c59      	adds	r1, r3, #1
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6211      	str	r1, [r2, #32]
 8006d80:	781a      	ldrb	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	4619      	mov	r1, r3
 8006d96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10f      	bne.n	8006dbc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006daa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006dba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	e000      	b.n	8006dc2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006dc0:	2302      	movs	r3, #2
  }
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3714      	adds	r7, #20
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b082      	sub	sp, #8
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68da      	ldr	r2, [r3, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006de4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2220      	movs	r2, #32
 8006dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7ff fe5e 	bl	8006ab0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3708      	adds	r7, #8
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}

08006dfe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006dfe:	b580      	push	{r7, lr}
 8006e00:	b08c      	sub	sp, #48	; 0x30
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	2b22      	cmp	r3, #34	; 0x22
 8006e10:	f040 80ab 	bne.w	8006f6a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e1c:	d117      	bne.n	8006e4e <UART_Receive_IT+0x50>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d113      	bne.n	8006e4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e26:	2300      	movs	r3, #0
 8006e28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e46:	1c9a      	adds	r2, r3, #2
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	629a      	str	r2, [r3, #40]	; 0x28
 8006e4c:	e026      	b.n	8006e9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006e54:	2300      	movs	r3, #0
 8006e56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e60:	d007      	beq.n	8006e72 <UART_Receive_IT+0x74>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <UART_Receive_IT+0x82>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d106      	bne.n	8006e80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	b2da      	uxtb	r2, r3
 8006e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e7c:	701a      	strb	r2, [r3, #0]
 8006e7e:	e008      	b.n	8006e92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e8c:	b2da      	uxtb	r2, r3
 8006e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e96:	1c5a      	adds	r2, r3, #1
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d15a      	bne.n	8006f66 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68da      	ldr	r2, [r3, #12]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0220 	bic.w	r2, r2, #32
 8006ebe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ece:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	695a      	ldr	r2, [r3, #20]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0201 	bic.w	r2, r2, #1
 8006ede:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d135      	bne.n	8006f5c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	330c      	adds	r3, #12
 8006efc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	e853 3f00 	ldrex	r3, [r3]
 8006f04:	613b      	str	r3, [r7, #16]
   return(result);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f023 0310 	bic.w	r3, r3, #16
 8006f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	330c      	adds	r3, #12
 8006f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f16:	623a      	str	r2, [r7, #32]
 8006f18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1a:	69f9      	ldr	r1, [r7, #28]
 8006f1c:	6a3a      	ldr	r2, [r7, #32]
 8006f1e:	e841 2300 	strex	r3, r2, [r1]
 8006f22:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1e5      	bne.n	8006ef6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0310 	and.w	r3, r3, #16
 8006f34:	2b10      	cmp	r3, #16
 8006f36:	d10a      	bne.n	8006f4e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f38:	2300      	movs	r3, #0
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f52:	4619      	mov	r1, r3
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f7ff fdbf 	bl	8006ad8 <HAL_UARTEx_RxEventCallback>
 8006f5a:	e002      	b.n	8006f62 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f7fa fe2f 	bl	8001bc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	e002      	b.n	8006f6c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006f66:	2300      	movs	r3, #0
 8006f68:	e000      	b.n	8006f6c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006f6a:	2302      	movs	r3, #2
  }
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3730      	adds	r7, #48	; 0x30
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	b09f      	sub	sp, #124	; 0x7c
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f8a:	68d9      	ldr	r1, [r3, #12]
 8006f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	ea40 0301 	orr.w	r3, r0, r1
 8006f94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f98:	689a      	ldr	r2, [r3, #8]
 8006f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f9c:	691b      	ldr	r3, [r3, #16]
 8006f9e:	431a      	orrs	r2, r3
 8006fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	431a      	orrs	r2, r3
 8006fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006fb8:	f021 010c 	bic.w	r1, r1, #12
 8006fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fc2:	430b      	orrs	r3, r1
 8006fc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	695b      	ldr	r3, [r3, #20]
 8006fcc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fd2:	6999      	ldr	r1, [r3, #24]
 8006fd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	ea40 0301 	orr.w	r3, r0, r1
 8006fdc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	4bc5      	ldr	r3, [pc, #788]	; (80072f8 <UART_SetConfig+0x384>)
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d004      	beq.n	8006ff2 <UART_SetConfig+0x7e>
 8006fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	4bc3      	ldr	r3, [pc, #780]	; (80072fc <UART_SetConfig+0x388>)
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d103      	bne.n	8006ffa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ff2:	f7fd ff3d 	bl	8004e70 <HAL_RCC_GetPCLK2Freq>
 8006ff6:	6778      	str	r0, [r7, #116]	; 0x74
 8006ff8:	e002      	b.n	8007000 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ffa:	f7fd ff25 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 8006ffe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007008:	f040 80b6 	bne.w	8007178 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800700c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800700e:	461c      	mov	r4, r3
 8007010:	f04f 0500 	mov.w	r5, #0
 8007014:	4622      	mov	r2, r4
 8007016:	462b      	mov	r3, r5
 8007018:	1891      	adds	r1, r2, r2
 800701a:	6439      	str	r1, [r7, #64]	; 0x40
 800701c:	415b      	adcs	r3, r3
 800701e:	647b      	str	r3, [r7, #68]	; 0x44
 8007020:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007024:	1912      	adds	r2, r2, r4
 8007026:	eb45 0303 	adc.w	r3, r5, r3
 800702a:	f04f 0000 	mov.w	r0, #0
 800702e:	f04f 0100 	mov.w	r1, #0
 8007032:	00d9      	lsls	r1, r3, #3
 8007034:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007038:	00d0      	lsls	r0, r2, #3
 800703a:	4602      	mov	r2, r0
 800703c:	460b      	mov	r3, r1
 800703e:	1911      	adds	r1, r2, r4
 8007040:	6639      	str	r1, [r7, #96]	; 0x60
 8007042:	416b      	adcs	r3, r5
 8007044:	667b      	str	r3, [r7, #100]	; 0x64
 8007046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	461a      	mov	r2, r3
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	1891      	adds	r1, r2, r2
 8007052:	63b9      	str	r1, [r7, #56]	; 0x38
 8007054:	415b      	adcs	r3, r3
 8007056:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007058:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800705c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007060:	f7f9 f90e 	bl	8000280 <__aeabi_uldivmod>
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	4ba5      	ldr	r3, [pc, #660]	; (8007300 <UART_SetConfig+0x38c>)
 800706a:	fba3 2302 	umull	r2, r3, r3, r2
 800706e:	095b      	lsrs	r3, r3, #5
 8007070:	011e      	lsls	r6, r3, #4
 8007072:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007074:	461c      	mov	r4, r3
 8007076:	f04f 0500 	mov.w	r5, #0
 800707a:	4622      	mov	r2, r4
 800707c:	462b      	mov	r3, r5
 800707e:	1891      	adds	r1, r2, r2
 8007080:	6339      	str	r1, [r7, #48]	; 0x30
 8007082:	415b      	adcs	r3, r3
 8007084:	637b      	str	r3, [r7, #52]	; 0x34
 8007086:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800708a:	1912      	adds	r2, r2, r4
 800708c:	eb45 0303 	adc.w	r3, r5, r3
 8007090:	f04f 0000 	mov.w	r0, #0
 8007094:	f04f 0100 	mov.w	r1, #0
 8007098:	00d9      	lsls	r1, r3, #3
 800709a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800709e:	00d0      	lsls	r0, r2, #3
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	1911      	adds	r1, r2, r4
 80070a6:	65b9      	str	r1, [r7, #88]	; 0x58
 80070a8:	416b      	adcs	r3, r5
 80070aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	461a      	mov	r2, r3
 80070b2:	f04f 0300 	mov.w	r3, #0
 80070b6:	1891      	adds	r1, r2, r2
 80070b8:	62b9      	str	r1, [r7, #40]	; 0x28
 80070ba:	415b      	adcs	r3, r3
 80070bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80070be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070c2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80070c6:	f7f9 f8db 	bl	8000280 <__aeabi_uldivmod>
 80070ca:	4602      	mov	r2, r0
 80070cc:	460b      	mov	r3, r1
 80070ce:	4b8c      	ldr	r3, [pc, #560]	; (8007300 <UART_SetConfig+0x38c>)
 80070d0:	fba3 1302 	umull	r1, r3, r3, r2
 80070d4:	095b      	lsrs	r3, r3, #5
 80070d6:	2164      	movs	r1, #100	; 0x64
 80070d8:	fb01 f303 	mul.w	r3, r1, r3
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	00db      	lsls	r3, r3, #3
 80070e0:	3332      	adds	r3, #50	; 0x32
 80070e2:	4a87      	ldr	r2, [pc, #540]	; (8007300 <UART_SetConfig+0x38c>)
 80070e4:	fba2 2303 	umull	r2, r3, r2, r3
 80070e8:	095b      	lsrs	r3, r3, #5
 80070ea:	005b      	lsls	r3, r3, #1
 80070ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80070f0:	441e      	add	r6, r3
 80070f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070f4:	4618      	mov	r0, r3
 80070f6:	f04f 0100 	mov.w	r1, #0
 80070fa:	4602      	mov	r2, r0
 80070fc:	460b      	mov	r3, r1
 80070fe:	1894      	adds	r4, r2, r2
 8007100:	623c      	str	r4, [r7, #32]
 8007102:	415b      	adcs	r3, r3
 8007104:	627b      	str	r3, [r7, #36]	; 0x24
 8007106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800710a:	1812      	adds	r2, r2, r0
 800710c:	eb41 0303 	adc.w	r3, r1, r3
 8007110:	f04f 0400 	mov.w	r4, #0
 8007114:	f04f 0500 	mov.w	r5, #0
 8007118:	00dd      	lsls	r5, r3, #3
 800711a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800711e:	00d4      	lsls	r4, r2, #3
 8007120:	4622      	mov	r2, r4
 8007122:	462b      	mov	r3, r5
 8007124:	1814      	adds	r4, r2, r0
 8007126:	653c      	str	r4, [r7, #80]	; 0x50
 8007128:	414b      	adcs	r3, r1
 800712a:	657b      	str	r3, [r7, #84]	; 0x54
 800712c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	461a      	mov	r2, r3
 8007132:	f04f 0300 	mov.w	r3, #0
 8007136:	1891      	adds	r1, r2, r2
 8007138:	61b9      	str	r1, [r7, #24]
 800713a:	415b      	adcs	r3, r3
 800713c:	61fb      	str	r3, [r7, #28]
 800713e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007142:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007146:	f7f9 f89b 	bl	8000280 <__aeabi_uldivmod>
 800714a:	4602      	mov	r2, r0
 800714c:	460b      	mov	r3, r1
 800714e:	4b6c      	ldr	r3, [pc, #432]	; (8007300 <UART_SetConfig+0x38c>)
 8007150:	fba3 1302 	umull	r1, r3, r3, r2
 8007154:	095b      	lsrs	r3, r3, #5
 8007156:	2164      	movs	r1, #100	; 0x64
 8007158:	fb01 f303 	mul.w	r3, r1, r3
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	00db      	lsls	r3, r3, #3
 8007160:	3332      	adds	r3, #50	; 0x32
 8007162:	4a67      	ldr	r2, [pc, #412]	; (8007300 <UART_SetConfig+0x38c>)
 8007164:	fba2 2303 	umull	r2, r3, r2, r3
 8007168:	095b      	lsrs	r3, r3, #5
 800716a:	f003 0207 	and.w	r2, r3, #7
 800716e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4432      	add	r2, r6
 8007174:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007176:	e0b9      	b.n	80072ec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007178:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800717a:	461c      	mov	r4, r3
 800717c:	f04f 0500 	mov.w	r5, #0
 8007180:	4622      	mov	r2, r4
 8007182:	462b      	mov	r3, r5
 8007184:	1891      	adds	r1, r2, r2
 8007186:	6139      	str	r1, [r7, #16]
 8007188:	415b      	adcs	r3, r3
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007190:	1912      	adds	r2, r2, r4
 8007192:	eb45 0303 	adc.w	r3, r5, r3
 8007196:	f04f 0000 	mov.w	r0, #0
 800719a:	f04f 0100 	mov.w	r1, #0
 800719e:	00d9      	lsls	r1, r3, #3
 80071a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80071a4:	00d0      	lsls	r0, r2, #3
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	eb12 0804 	adds.w	r8, r2, r4
 80071ae:	eb43 0905 	adc.w	r9, r3, r5
 80071b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f04f 0100 	mov.w	r1, #0
 80071bc:	f04f 0200 	mov.w	r2, #0
 80071c0:	f04f 0300 	mov.w	r3, #0
 80071c4:	008b      	lsls	r3, r1, #2
 80071c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80071ca:	0082      	lsls	r2, r0, #2
 80071cc:	4640      	mov	r0, r8
 80071ce:	4649      	mov	r1, r9
 80071d0:	f7f9 f856 	bl	8000280 <__aeabi_uldivmod>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	4b49      	ldr	r3, [pc, #292]	; (8007300 <UART_SetConfig+0x38c>)
 80071da:	fba3 2302 	umull	r2, r3, r3, r2
 80071de:	095b      	lsrs	r3, r3, #5
 80071e0:	011e      	lsls	r6, r3, #4
 80071e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071e4:	4618      	mov	r0, r3
 80071e6:	f04f 0100 	mov.w	r1, #0
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	1894      	adds	r4, r2, r2
 80071f0:	60bc      	str	r4, [r7, #8]
 80071f2:	415b      	adcs	r3, r3
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071fa:	1812      	adds	r2, r2, r0
 80071fc:	eb41 0303 	adc.w	r3, r1, r3
 8007200:	f04f 0400 	mov.w	r4, #0
 8007204:	f04f 0500 	mov.w	r5, #0
 8007208:	00dd      	lsls	r5, r3, #3
 800720a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800720e:	00d4      	lsls	r4, r2, #3
 8007210:	4622      	mov	r2, r4
 8007212:	462b      	mov	r3, r5
 8007214:	1814      	adds	r4, r2, r0
 8007216:	64bc      	str	r4, [r7, #72]	; 0x48
 8007218:	414b      	adcs	r3, r1
 800721a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800721c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	4618      	mov	r0, r3
 8007222:	f04f 0100 	mov.w	r1, #0
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	f04f 0300 	mov.w	r3, #0
 800722e:	008b      	lsls	r3, r1, #2
 8007230:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007234:	0082      	lsls	r2, r0, #2
 8007236:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800723a:	f7f9 f821 	bl	8000280 <__aeabi_uldivmod>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4b2f      	ldr	r3, [pc, #188]	; (8007300 <UART_SetConfig+0x38c>)
 8007244:	fba3 1302 	umull	r1, r3, r3, r2
 8007248:	095b      	lsrs	r3, r3, #5
 800724a:	2164      	movs	r1, #100	; 0x64
 800724c:	fb01 f303 	mul.w	r3, r1, r3
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	3332      	adds	r3, #50	; 0x32
 8007256:	4a2a      	ldr	r2, [pc, #168]	; (8007300 <UART_SetConfig+0x38c>)
 8007258:	fba2 2303 	umull	r2, r3, r2, r3
 800725c:	095b      	lsrs	r3, r3, #5
 800725e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007262:	441e      	add	r6, r3
 8007264:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007266:	4618      	mov	r0, r3
 8007268:	f04f 0100 	mov.w	r1, #0
 800726c:	4602      	mov	r2, r0
 800726e:	460b      	mov	r3, r1
 8007270:	1894      	adds	r4, r2, r2
 8007272:	603c      	str	r4, [r7, #0]
 8007274:	415b      	adcs	r3, r3
 8007276:	607b      	str	r3, [r7, #4]
 8007278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800727c:	1812      	adds	r2, r2, r0
 800727e:	eb41 0303 	adc.w	r3, r1, r3
 8007282:	f04f 0400 	mov.w	r4, #0
 8007286:	f04f 0500 	mov.w	r5, #0
 800728a:	00dd      	lsls	r5, r3, #3
 800728c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007290:	00d4      	lsls	r4, r2, #3
 8007292:	4622      	mov	r2, r4
 8007294:	462b      	mov	r3, r5
 8007296:	eb12 0a00 	adds.w	sl, r2, r0
 800729a:	eb43 0b01 	adc.w	fp, r3, r1
 800729e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f04f 0100 	mov.w	r1, #0
 80072a8:	f04f 0200 	mov.w	r2, #0
 80072ac:	f04f 0300 	mov.w	r3, #0
 80072b0:	008b      	lsls	r3, r1, #2
 80072b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80072b6:	0082      	lsls	r2, r0, #2
 80072b8:	4650      	mov	r0, sl
 80072ba:	4659      	mov	r1, fp
 80072bc:	f7f8 ffe0 	bl	8000280 <__aeabi_uldivmod>
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	4b0e      	ldr	r3, [pc, #56]	; (8007300 <UART_SetConfig+0x38c>)
 80072c6:	fba3 1302 	umull	r1, r3, r3, r2
 80072ca:	095b      	lsrs	r3, r3, #5
 80072cc:	2164      	movs	r1, #100	; 0x64
 80072ce:	fb01 f303 	mul.w	r3, r1, r3
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	011b      	lsls	r3, r3, #4
 80072d6:	3332      	adds	r3, #50	; 0x32
 80072d8:	4a09      	ldr	r2, [pc, #36]	; (8007300 <UART_SetConfig+0x38c>)
 80072da:	fba2 2303 	umull	r2, r3, r2, r3
 80072de:	095b      	lsrs	r3, r3, #5
 80072e0:	f003 020f 	and.w	r2, r3, #15
 80072e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4432      	add	r2, r6
 80072ea:	609a      	str	r2, [r3, #8]
}
 80072ec:	bf00      	nop
 80072ee:	377c      	adds	r7, #124	; 0x7c
 80072f0:	46bd      	mov	sp, r7
 80072f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f6:	bf00      	nop
 80072f8:	40011000 	.word	0x40011000
 80072fc:	40011400 	.word	0x40011400
 8007300:	51eb851f 	.word	0x51eb851f

08007304 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800731c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	4b20      	ldr	r3, [pc, #128]	; (80073a4 <FSMC_NORSRAM_Init+0xa0>)
 8007322:	4013      	ands	r3, r2
 8007324:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800732e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007334:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800733a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007340:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007346:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800734c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007352:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8007358:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800735e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007364:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800736a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8007370:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	4313      	orrs	r3, r2
 8007376:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b08      	cmp	r3, #8
 800737e:	d103      	bne.n	8007388 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007386:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68f9      	ldr	r1, [r7, #12]
 8007390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	fff00080 	.word	0xfff00080

080073a8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b087      	sub	sp, #28
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80073b4:	2300      	movs	r3, #0
 80073b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	1c5a      	adds	r2, r3, #1
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073c2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80073ca:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80073d6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80073de:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80073e6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	3b01      	subs	r3, #1
 80073ee:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80073f0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	3b02      	subs	r3, #2
 80073f8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80073fa:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007400:	4313      	orrs	r3, r2
 8007402:	697a      	ldr	r2, [r7, #20]
 8007404:	4313      	orrs	r3, r2
 8007406:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6979      	ldr	r1, [r7, #20]
 8007410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	371c      	adds	r7, #28
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
	...

08007424 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007424:	b480      	push	{r7}
 8007426:	b087      	sub	sp, #28
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
 8007430:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800743c:	d122      	bne.n	8007484 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007446:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	4b15      	ldr	r3, [pc, #84]	; (80074a0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800744c:	4013      	ands	r3, r2
 800744e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800745a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007462:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800746a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007470:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	4313      	orrs	r3, r2
 8007476:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	6979      	ldr	r1, [r7, #20]
 800747e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007482:	e005      	b.n	8007490 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800748c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	cff00000 	.word	0xcff00000

080074a4 <atoi>:
 80074a4:	220a      	movs	r2, #10
 80074a6:	2100      	movs	r1, #0
 80074a8:	f000 b8ea 	b.w	8007680 <strtol>

080074ac <__errno>:
 80074ac:	4b01      	ldr	r3, [pc, #4]	; (80074b4 <__errno+0x8>)
 80074ae:	6818      	ldr	r0, [r3, #0]
 80074b0:	4770      	bx	lr
 80074b2:	bf00      	nop
 80074b4:	20000014 	.word	0x20000014

080074b8 <__libc_init_array>:
 80074b8:	b570      	push	{r4, r5, r6, lr}
 80074ba:	4d0d      	ldr	r5, [pc, #52]	; (80074f0 <__libc_init_array+0x38>)
 80074bc:	4c0d      	ldr	r4, [pc, #52]	; (80074f4 <__libc_init_array+0x3c>)
 80074be:	1b64      	subs	r4, r4, r5
 80074c0:	10a4      	asrs	r4, r4, #2
 80074c2:	2600      	movs	r6, #0
 80074c4:	42a6      	cmp	r6, r4
 80074c6:	d109      	bne.n	80074dc <__libc_init_array+0x24>
 80074c8:	4d0b      	ldr	r5, [pc, #44]	; (80074f8 <__libc_init_array+0x40>)
 80074ca:	4c0c      	ldr	r4, [pc, #48]	; (80074fc <__libc_init_array+0x44>)
 80074cc:	f000 fcf0 	bl	8007eb0 <_init>
 80074d0:	1b64      	subs	r4, r4, r5
 80074d2:	10a4      	asrs	r4, r4, #2
 80074d4:	2600      	movs	r6, #0
 80074d6:	42a6      	cmp	r6, r4
 80074d8:	d105      	bne.n	80074e6 <__libc_init_array+0x2e>
 80074da:	bd70      	pop	{r4, r5, r6, pc}
 80074dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074e0:	4798      	blx	r3
 80074e2:	3601      	adds	r6, #1
 80074e4:	e7ee      	b.n	80074c4 <__libc_init_array+0xc>
 80074e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ea:	4798      	blx	r3
 80074ec:	3601      	adds	r6, #1
 80074ee:	e7f2      	b.n	80074d6 <__libc_init_array+0x1e>
 80074f0:	0800b578 	.word	0x0800b578
 80074f4:	0800b578 	.word	0x0800b578
 80074f8:	0800b578 	.word	0x0800b578
 80074fc:	0800b57c 	.word	0x0800b57c

08007500 <memset>:
 8007500:	4402      	add	r2, r0
 8007502:	4603      	mov	r3, r0
 8007504:	4293      	cmp	r3, r2
 8007506:	d100      	bne.n	800750a <memset+0xa>
 8007508:	4770      	bx	lr
 800750a:	f803 1b01 	strb.w	r1, [r3], #1
 800750e:	e7f9      	b.n	8007504 <memset+0x4>

08007510 <siprintf>:
 8007510:	b40e      	push	{r1, r2, r3}
 8007512:	b500      	push	{lr}
 8007514:	b09c      	sub	sp, #112	; 0x70
 8007516:	ab1d      	add	r3, sp, #116	; 0x74
 8007518:	9002      	str	r0, [sp, #8]
 800751a:	9006      	str	r0, [sp, #24]
 800751c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007520:	4809      	ldr	r0, [pc, #36]	; (8007548 <siprintf+0x38>)
 8007522:	9107      	str	r1, [sp, #28]
 8007524:	9104      	str	r1, [sp, #16]
 8007526:	4909      	ldr	r1, [pc, #36]	; (800754c <siprintf+0x3c>)
 8007528:	f853 2b04 	ldr.w	r2, [r3], #4
 800752c:	9105      	str	r1, [sp, #20]
 800752e:	6800      	ldr	r0, [r0, #0]
 8007530:	9301      	str	r3, [sp, #4]
 8007532:	a902      	add	r1, sp, #8
 8007534:	f000 f90a 	bl	800774c <_svfiprintf_r>
 8007538:	9b02      	ldr	r3, [sp, #8]
 800753a:	2200      	movs	r2, #0
 800753c:	701a      	strb	r2, [r3, #0]
 800753e:	b01c      	add	sp, #112	; 0x70
 8007540:	f85d eb04 	ldr.w	lr, [sp], #4
 8007544:	b003      	add	sp, #12
 8007546:	4770      	bx	lr
 8007548:	20000014 	.word	0x20000014
 800754c:	ffff0208 	.word	0xffff0208

08007550 <strncpy>:
 8007550:	b510      	push	{r4, lr}
 8007552:	3901      	subs	r1, #1
 8007554:	4603      	mov	r3, r0
 8007556:	b132      	cbz	r2, 8007566 <strncpy+0x16>
 8007558:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800755c:	f803 4b01 	strb.w	r4, [r3], #1
 8007560:	3a01      	subs	r2, #1
 8007562:	2c00      	cmp	r4, #0
 8007564:	d1f7      	bne.n	8007556 <strncpy+0x6>
 8007566:	441a      	add	r2, r3
 8007568:	2100      	movs	r1, #0
 800756a:	4293      	cmp	r3, r2
 800756c:	d100      	bne.n	8007570 <strncpy+0x20>
 800756e:	bd10      	pop	{r4, pc}
 8007570:	f803 1b01 	strb.w	r1, [r3], #1
 8007574:	e7f9      	b.n	800756a <strncpy+0x1a>
	...

08007578 <_strtol_l.isra.0>:
 8007578:	2b01      	cmp	r3, #1
 800757a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800757e:	d001      	beq.n	8007584 <_strtol_l.isra.0+0xc>
 8007580:	2b24      	cmp	r3, #36	; 0x24
 8007582:	d906      	bls.n	8007592 <_strtol_l.isra.0+0x1a>
 8007584:	f7ff ff92 	bl	80074ac <__errno>
 8007588:	2316      	movs	r3, #22
 800758a:	6003      	str	r3, [r0, #0]
 800758c:	2000      	movs	r0, #0
 800758e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007592:	4f3a      	ldr	r7, [pc, #232]	; (800767c <_strtol_l.isra.0+0x104>)
 8007594:	468e      	mov	lr, r1
 8007596:	4676      	mov	r6, lr
 8007598:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800759c:	5de5      	ldrb	r5, [r4, r7]
 800759e:	f015 0508 	ands.w	r5, r5, #8
 80075a2:	d1f8      	bne.n	8007596 <_strtol_l.isra.0+0x1e>
 80075a4:	2c2d      	cmp	r4, #45	; 0x2d
 80075a6:	d134      	bne.n	8007612 <_strtol_l.isra.0+0x9a>
 80075a8:	f89e 4000 	ldrb.w	r4, [lr]
 80075ac:	f04f 0801 	mov.w	r8, #1
 80075b0:	f106 0e02 	add.w	lr, r6, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d05c      	beq.n	8007672 <_strtol_l.isra.0+0xfa>
 80075b8:	2b10      	cmp	r3, #16
 80075ba:	d10c      	bne.n	80075d6 <_strtol_l.isra.0+0x5e>
 80075bc:	2c30      	cmp	r4, #48	; 0x30
 80075be:	d10a      	bne.n	80075d6 <_strtol_l.isra.0+0x5e>
 80075c0:	f89e 4000 	ldrb.w	r4, [lr]
 80075c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80075c8:	2c58      	cmp	r4, #88	; 0x58
 80075ca:	d14d      	bne.n	8007668 <_strtol_l.isra.0+0xf0>
 80075cc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80075d0:	2310      	movs	r3, #16
 80075d2:	f10e 0e02 	add.w	lr, lr, #2
 80075d6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80075da:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075de:	2600      	movs	r6, #0
 80075e0:	fbbc f9f3 	udiv	r9, ip, r3
 80075e4:	4635      	mov	r5, r6
 80075e6:	fb03 ca19 	mls	sl, r3, r9, ip
 80075ea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80075ee:	2f09      	cmp	r7, #9
 80075f0:	d818      	bhi.n	8007624 <_strtol_l.isra.0+0xac>
 80075f2:	463c      	mov	r4, r7
 80075f4:	42a3      	cmp	r3, r4
 80075f6:	dd24      	ble.n	8007642 <_strtol_l.isra.0+0xca>
 80075f8:	2e00      	cmp	r6, #0
 80075fa:	db1f      	blt.n	800763c <_strtol_l.isra.0+0xc4>
 80075fc:	45a9      	cmp	r9, r5
 80075fe:	d31d      	bcc.n	800763c <_strtol_l.isra.0+0xc4>
 8007600:	d101      	bne.n	8007606 <_strtol_l.isra.0+0x8e>
 8007602:	45a2      	cmp	sl, r4
 8007604:	db1a      	blt.n	800763c <_strtol_l.isra.0+0xc4>
 8007606:	fb05 4503 	mla	r5, r5, r3, r4
 800760a:	2601      	movs	r6, #1
 800760c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007610:	e7eb      	b.n	80075ea <_strtol_l.isra.0+0x72>
 8007612:	2c2b      	cmp	r4, #43	; 0x2b
 8007614:	bf08      	it	eq
 8007616:	f89e 4000 	ldrbeq.w	r4, [lr]
 800761a:	46a8      	mov	r8, r5
 800761c:	bf08      	it	eq
 800761e:	f106 0e02 	addeq.w	lr, r6, #2
 8007622:	e7c7      	b.n	80075b4 <_strtol_l.isra.0+0x3c>
 8007624:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007628:	2f19      	cmp	r7, #25
 800762a:	d801      	bhi.n	8007630 <_strtol_l.isra.0+0xb8>
 800762c:	3c37      	subs	r4, #55	; 0x37
 800762e:	e7e1      	b.n	80075f4 <_strtol_l.isra.0+0x7c>
 8007630:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007634:	2f19      	cmp	r7, #25
 8007636:	d804      	bhi.n	8007642 <_strtol_l.isra.0+0xca>
 8007638:	3c57      	subs	r4, #87	; 0x57
 800763a:	e7db      	b.n	80075f4 <_strtol_l.isra.0+0x7c>
 800763c:	f04f 36ff 	mov.w	r6, #4294967295
 8007640:	e7e4      	b.n	800760c <_strtol_l.isra.0+0x94>
 8007642:	2e00      	cmp	r6, #0
 8007644:	da05      	bge.n	8007652 <_strtol_l.isra.0+0xda>
 8007646:	2322      	movs	r3, #34	; 0x22
 8007648:	6003      	str	r3, [r0, #0]
 800764a:	4665      	mov	r5, ip
 800764c:	b942      	cbnz	r2, 8007660 <_strtol_l.isra.0+0xe8>
 800764e:	4628      	mov	r0, r5
 8007650:	e79d      	b.n	800758e <_strtol_l.isra.0+0x16>
 8007652:	f1b8 0f00 	cmp.w	r8, #0
 8007656:	d000      	beq.n	800765a <_strtol_l.isra.0+0xe2>
 8007658:	426d      	negs	r5, r5
 800765a:	2a00      	cmp	r2, #0
 800765c:	d0f7      	beq.n	800764e <_strtol_l.isra.0+0xd6>
 800765e:	b10e      	cbz	r6, 8007664 <_strtol_l.isra.0+0xec>
 8007660:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007664:	6011      	str	r1, [r2, #0]
 8007666:	e7f2      	b.n	800764e <_strtol_l.isra.0+0xd6>
 8007668:	2430      	movs	r4, #48	; 0x30
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1b3      	bne.n	80075d6 <_strtol_l.isra.0+0x5e>
 800766e:	2308      	movs	r3, #8
 8007670:	e7b1      	b.n	80075d6 <_strtol_l.isra.0+0x5e>
 8007672:	2c30      	cmp	r4, #48	; 0x30
 8007674:	d0a4      	beq.n	80075c0 <_strtol_l.isra.0+0x48>
 8007676:	230a      	movs	r3, #10
 8007678:	e7ad      	b.n	80075d6 <_strtol_l.isra.0+0x5e>
 800767a:	bf00      	nop
 800767c:	0800b43d 	.word	0x0800b43d

08007680 <strtol>:
 8007680:	4613      	mov	r3, r2
 8007682:	460a      	mov	r2, r1
 8007684:	4601      	mov	r1, r0
 8007686:	4802      	ldr	r0, [pc, #8]	; (8007690 <strtol+0x10>)
 8007688:	6800      	ldr	r0, [r0, #0]
 800768a:	f7ff bf75 	b.w	8007578 <_strtol_l.isra.0>
 800768e:	bf00      	nop
 8007690:	20000014 	.word	0x20000014

08007694 <__ssputs_r>:
 8007694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007698:	688e      	ldr	r6, [r1, #8]
 800769a:	429e      	cmp	r6, r3
 800769c:	4682      	mov	sl, r0
 800769e:	460c      	mov	r4, r1
 80076a0:	4690      	mov	r8, r2
 80076a2:	461f      	mov	r7, r3
 80076a4:	d838      	bhi.n	8007718 <__ssputs_r+0x84>
 80076a6:	898a      	ldrh	r2, [r1, #12]
 80076a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80076ac:	d032      	beq.n	8007714 <__ssputs_r+0x80>
 80076ae:	6825      	ldr	r5, [r4, #0]
 80076b0:	6909      	ldr	r1, [r1, #16]
 80076b2:	eba5 0901 	sub.w	r9, r5, r1
 80076b6:	6965      	ldr	r5, [r4, #20]
 80076b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076c0:	3301      	adds	r3, #1
 80076c2:	444b      	add	r3, r9
 80076c4:	106d      	asrs	r5, r5, #1
 80076c6:	429d      	cmp	r5, r3
 80076c8:	bf38      	it	cc
 80076ca:	461d      	movcc	r5, r3
 80076cc:	0553      	lsls	r3, r2, #21
 80076ce:	d531      	bpl.n	8007734 <__ssputs_r+0xa0>
 80076d0:	4629      	mov	r1, r5
 80076d2:	f000 fb47 	bl	8007d64 <_malloc_r>
 80076d6:	4606      	mov	r6, r0
 80076d8:	b950      	cbnz	r0, 80076f0 <__ssputs_r+0x5c>
 80076da:	230c      	movs	r3, #12
 80076dc:	f8ca 3000 	str.w	r3, [sl]
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076e6:	81a3      	strh	r3, [r4, #12]
 80076e8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f0:	6921      	ldr	r1, [r4, #16]
 80076f2:	464a      	mov	r2, r9
 80076f4:	f000 fabe 	bl	8007c74 <memcpy>
 80076f8:	89a3      	ldrh	r3, [r4, #12]
 80076fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007702:	81a3      	strh	r3, [r4, #12]
 8007704:	6126      	str	r6, [r4, #16]
 8007706:	6165      	str	r5, [r4, #20]
 8007708:	444e      	add	r6, r9
 800770a:	eba5 0509 	sub.w	r5, r5, r9
 800770e:	6026      	str	r6, [r4, #0]
 8007710:	60a5      	str	r5, [r4, #8]
 8007712:	463e      	mov	r6, r7
 8007714:	42be      	cmp	r6, r7
 8007716:	d900      	bls.n	800771a <__ssputs_r+0x86>
 8007718:	463e      	mov	r6, r7
 800771a:	4632      	mov	r2, r6
 800771c:	6820      	ldr	r0, [r4, #0]
 800771e:	4641      	mov	r1, r8
 8007720:	f000 fab6 	bl	8007c90 <memmove>
 8007724:	68a3      	ldr	r3, [r4, #8]
 8007726:	6822      	ldr	r2, [r4, #0]
 8007728:	1b9b      	subs	r3, r3, r6
 800772a:	4432      	add	r2, r6
 800772c:	60a3      	str	r3, [r4, #8]
 800772e:	6022      	str	r2, [r4, #0]
 8007730:	2000      	movs	r0, #0
 8007732:	e7db      	b.n	80076ec <__ssputs_r+0x58>
 8007734:	462a      	mov	r2, r5
 8007736:	f000 fb6f 	bl	8007e18 <_realloc_r>
 800773a:	4606      	mov	r6, r0
 800773c:	2800      	cmp	r0, #0
 800773e:	d1e1      	bne.n	8007704 <__ssputs_r+0x70>
 8007740:	6921      	ldr	r1, [r4, #16]
 8007742:	4650      	mov	r0, sl
 8007744:	f000 fabe 	bl	8007cc4 <_free_r>
 8007748:	e7c7      	b.n	80076da <__ssputs_r+0x46>
	...

0800774c <_svfiprintf_r>:
 800774c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007750:	4698      	mov	r8, r3
 8007752:	898b      	ldrh	r3, [r1, #12]
 8007754:	061b      	lsls	r3, r3, #24
 8007756:	b09d      	sub	sp, #116	; 0x74
 8007758:	4607      	mov	r7, r0
 800775a:	460d      	mov	r5, r1
 800775c:	4614      	mov	r4, r2
 800775e:	d50e      	bpl.n	800777e <_svfiprintf_r+0x32>
 8007760:	690b      	ldr	r3, [r1, #16]
 8007762:	b963      	cbnz	r3, 800777e <_svfiprintf_r+0x32>
 8007764:	2140      	movs	r1, #64	; 0x40
 8007766:	f000 fafd 	bl	8007d64 <_malloc_r>
 800776a:	6028      	str	r0, [r5, #0]
 800776c:	6128      	str	r0, [r5, #16]
 800776e:	b920      	cbnz	r0, 800777a <_svfiprintf_r+0x2e>
 8007770:	230c      	movs	r3, #12
 8007772:	603b      	str	r3, [r7, #0]
 8007774:	f04f 30ff 	mov.w	r0, #4294967295
 8007778:	e0d1      	b.n	800791e <_svfiprintf_r+0x1d2>
 800777a:	2340      	movs	r3, #64	; 0x40
 800777c:	616b      	str	r3, [r5, #20]
 800777e:	2300      	movs	r3, #0
 8007780:	9309      	str	r3, [sp, #36]	; 0x24
 8007782:	2320      	movs	r3, #32
 8007784:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007788:	f8cd 800c 	str.w	r8, [sp, #12]
 800778c:	2330      	movs	r3, #48	; 0x30
 800778e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007938 <_svfiprintf_r+0x1ec>
 8007792:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007796:	f04f 0901 	mov.w	r9, #1
 800779a:	4623      	mov	r3, r4
 800779c:	469a      	mov	sl, r3
 800779e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077a2:	b10a      	cbz	r2, 80077a8 <_svfiprintf_r+0x5c>
 80077a4:	2a25      	cmp	r2, #37	; 0x25
 80077a6:	d1f9      	bne.n	800779c <_svfiprintf_r+0x50>
 80077a8:	ebba 0b04 	subs.w	fp, sl, r4
 80077ac:	d00b      	beq.n	80077c6 <_svfiprintf_r+0x7a>
 80077ae:	465b      	mov	r3, fp
 80077b0:	4622      	mov	r2, r4
 80077b2:	4629      	mov	r1, r5
 80077b4:	4638      	mov	r0, r7
 80077b6:	f7ff ff6d 	bl	8007694 <__ssputs_r>
 80077ba:	3001      	adds	r0, #1
 80077bc:	f000 80aa 	beq.w	8007914 <_svfiprintf_r+0x1c8>
 80077c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c2:	445a      	add	r2, fp
 80077c4:	9209      	str	r2, [sp, #36]	; 0x24
 80077c6:	f89a 3000 	ldrb.w	r3, [sl]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f000 80a2 	beq.w	8007914 <_svfiprintf_r+0x1c8>
 80077d0:	2300      	movs	r3, #0
 80077d2:	f04f 32ff 	mov.w	r2, #4294967295
 80077d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077da:	f10a 0a01 	add.w	sl, sl, #1
 80077de:	9304      	str	r3, [sp, #16]
 80077e0:	9307      	str	r3, [sp, #28]
 80077e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077e6:	931a      	str	r3, [sp, #104]	; 0x68
 80077e8:	4654      	mov	r4, sl
 80077ea:	2205      	movs	r2, #5
 80077ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077f0:	4851      	ldr	r0, [pc, #324]	; (8007938 <_svfiprintf_r+0x1ec>)
 80077f2:	f7f8 fcf5 	bl	80001e0 <memchr>
 80077f6:	9a04      	ldr	r2, [sp, #16]
 80077f8:	b9d8      	cbnz	r0, 8007832 <_svfiprintf_r+0xe6>
 80077fa:	06d0      	lsls	r0, r2, #27
 80077fc:	bf44      	itt	mi
 80077fe:	2320      	movmi	r3, #32
 8007800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007804:	0711      	lsls	r1, r2, #28
 8007806:	bf44      	itt	mi
 8007808:	232b      	movmi	r3, #43	; 0x2b
 800780a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800780e:	f89a 3000 	ldrb.w	r3, [sl]
 8007812:	2b2a      	cmp	r3, #42	; 0x2a
 8007814:	d015      	beq.n	8007842 <_svfiprintf_r+0xf6>
 8007816:	9a07      	ldr	r2, [sp, #28]
 8007818:	4654      	mov	r4, sl
 800781a:	2000      	movs	r0, #0
 800781c:	f04f 0c0a 	mov.w	ip, #10
 8007820:	4621      	mov	r1, r4
 8007822:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007826:	3b30      	subs	r3, #48	; 0x30
 8007828:	2b09      	cmp	r3, #9
 800782a:	d94e      	bls.n	80078ca <_svfiprintf_r+0x17e>
 800782c:	b1b0      	cbz	r0, 800785c <_svfiprintf_r+0x110>
 800782e:	9207      	str	r2, [sp, #28]
 8007830:	e014      	b.n	800785c <_svfiprintf_r+0x110>
 8007832:	eba0 0308 	sub.w	r3, r0, r8
 8007836:	fa09 f303 	lsl.w	r3, r9, r3
 800783a:	4313      	orrs	r3, r2
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	46a2      	mov	sl, r4
 8007840:	e7d2      	b.n	80077e8 <_svfiprintf_r+0x9c>
 8007842:	9b03      	ldr	r3, [sp, #12]
 8007844:	1d19      	adds	r1, r3, #4
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	9103      	str	r1, [sp, #12]
 800784a:	2b00      	cmp	r3, #0
 800784c:	bfbb      	ittet	lt
 800784e:	425b      	neglt	r3, r3
 8007850:	f042 0202 	orrlt.w	r2, r2, #2
 8007854:	9307      	strge	r3, [sp, #28]
 8007856:	9307      	strlt	r3, [sp, #28]
 8007858:	bfb8      	it	lt
 800785a:	9204      	strlt	r2, [sp, #16]
 800785c:	7823      	ldrb	r3, [r4, #0]
 800785e:	2b2e      	cmp	r3, #46	; 0x2e
 8007860:	d10c      	bne.n	800787c <_svfiprintf_r+0x130>
 8007862:	7863      	ldrb	r3, [r4, #1]
 8007864:	2b2a      	cmp	r3, #42	; 0x2a
 8007866:	d135      	bne.n	80078d4 <_svfiprintf_r+0x188>
 8007868:	9b03      	ldr	r3, [sp, #12]
 800786a:	1d1a      	adds	r2, r3, #4
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	9203      	str	r2, [sp, #12]
 8007870:	2b00      	cmp	r3, #0
 8007872:	bfb8      	it	lt
 8007874:	f04f 33ff 	movlt.w	r3, #4294967295
 8007878:	3402      	adds	r4, #2
 800787a:	9305      	str	r3, [sp, #20]
 800787c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007948 <_svfiprintf_r+0x1fc>
 8007880:	7821      	ldrb	r1, [r4, #0]
 8007882:	2203      	movs	r2, #3
 8007884:	4650      	mov	r0, sl
 8007886:	f7f8 fcab 	bl	80001e0 <memchr>
 800788a:	b140      	cbz	r0, 800789e <_svfiprintf_r+0x152>
 800788c:	2340      	movs	r3, #64	; 0x40
 800788e:	eba0 000a 	sub.w	r0, r0, sl
 8007892:	fa03 f000 	lsl.w	r0, r3, r0
 8007896:	9b04      	ldr	r3, [sp, #16]
 8007898:	4303      	orrs	r3, r0
 800789a:	3401      	adds	r4, #1
 800789c:	9304      	str	r3, [sp, #16]
 800789e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a2:	4826      	ldr	r0, [pc, #152]	; (800793c <_svfiprintf_r+0x1f0>)
 80078a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078a8:	2206      	movs	r2, #6
 80078aa:	f7f8 fc99 	bl	80001e0 <memchr>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	d038      	beq.n	8007924 <_svfiprintf_r+0x1d8>
 80078b2:	4b23      	ldr	r3, [pc, #140]	; (8007940 <_svfiprintf_r+0x1f4>)
 80078b4:	bb1b      	cbnz	r3, 80078fe <_svfiprintf_r+0x1b2>
 80078b6:	9b03      	ldr	r3, [sp, #12]
 80078b8:	3307      	adds	r3, #7
 80078ba:	f023 0307 	bic.w	r3, r3, #7
 80078be:	3308      	adds	r3, #8
 80078c0:	9303      	str	r3, [sp, #12]
 80078c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c4:	4433      	add	r3, r6
 80078c6:	9309      	str	r3, [sp, #36]	; 0x24
 80078c8:	e767      	b.n	800779a <_svfiprintf_r+0x4e>
 80078ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80078ce:	460c      	mov	r4, r1
 80078d0:	2001      	movs	r0, #1
 80078d2:	e7a5      	b.n	8007820 <_svfiprintf_r+0xd4>
 80078d4:	2300      	movs	r3, #0
 80078d6:	3401      	adds	r4, #1
 80078d8:	9305      	str	r3, [sp, #20]
 80078da:	4619      	mov	r1, r3
 80078dc:	f04f 0c0a 	mov.w	ip, #10
 80078e0:	4620      	mov	r0, r4
 80078e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078e6:	3a30      	subs	r2, #48	; 0x30
 80078e8:	2a09      	cmp	r2, #9
 80078ea:	d903      	bls.n	80078f4 <_svfiprintf_r+0x1a8>
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d0c5      	beq.n	800787c <_svfiprintf_r+0x130>
 80078f0:	9105      	str	r1, [sp, #20]
 80078f2:	e7c3      	b.n	800787c <_svfiprintf_r+0x130>
 80078f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80078f8:	4604      	mov	r4, r0
 80078fa:	2301      	movs	r3, #1
 80078fc:	e7f0      	b.n	80078e0 <_svfiprintf_r+0x194>
 80078fe:	ab03      	add	r3, sp, #12
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	462a      	mov	r2, r5
 8007904:	4b0f      	ldr	r3, [pc, #60]	; (8007944 <_svfiprintf_r+0x1f8>)
 8007906:	a904      	add	r1, sp, #16
 8007908:	4638      	mov	r0, r7
 800790a:	f3af 8000 	nop.w
 800790e:	1c42      	adds	r2, r0, #1
 8007910:	4606      	mov	r6, r0
 8007912:	d1d6      	bne.n	80078c2 <_svfiprintf_r+0x176>
 8007914:	89ab      	ldrh	r3, [r5, #12]
 8007916:	065b      	lsls	r3, r3, #25
 8007918:	f53f af2c 	bmi.w	8007774 <_svfiprintf_r+0x28>
 800791c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800791e:	b01d      	add	sp, #116	; 0x74
 8007920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007924:	ab03      	add	r3, sp, #12
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	462a      	mov	r2, r5
 800792a:	4b06      	ldr	r3, [pc, #24]	; (8007944 <_svfiprintf_r+0x1f8>)
 800792c:	a904      	add	r1, sp, #16
 800792e:	4638      	mov	r0, r7
 8007930:	f000 f87a 	bl	8007a28 <_printf_i>
 8007934:	e7eb      	b.n	800790e <_svfiprintf_r+0x1c2>
 8007936:	bf00      	nop
 8007938:	0800b53d 	.word	0x0800b53d
 800793c:	0800b547 	.word	0x0800b547
 8007940:	00000000 	.word	0x00000000
 8007944:	08007695 	.word	0x08007695
 8007948:	0800b543 	.word	0x0800b543

0800794c <_printf_common>:
 800794c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007950:	4616      	mov	r6, r2
 8007952:	4699      	mov	r9, r3
 8007954:	688a      	ldr	r2, [r1, #8]
 8007956:	690b      	ldr	r3, [r1, #16]
 8007958:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800795c:	4293      	cmp	r3, r2
 800795e:	bfb8      	it	lt
 8007960:	4613      	movlt	r3, r2
 8007962:	6033      	str	r3, [r6, #0]
 8007964:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007968:	4607      	mov	r7, r0
 800796a:	460c      	mov	r4, r1
 800796c:	b10a      	cbz	r2, 8007972 <_printf_common+0x26>
 800796e:	3301      	adds	r3, #1
 8007970:	6033      	str	r3, [r6, #0]
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	0699      	lsls	r1, r3, #26
 8007976:	bf42      	ittt	mi
 8007978:	6833      	ldrmi	r3, [r6, #0]
 800797a:	3302      	addmi	r3, #2
 800797c:	6033      	strmi	r3, [r6, #0]
 800797e:	6825      	ldr	r5, [r4, #0]
 8007980:	f015 0506 	ands.w	r5, r5, #6
 8007984:	d106      	bne.n	8007994 <_printf_common+0x48>
 8007986:	f104 0a19 	add.w	sl, r4, #25
 800798a:	68e3      	ldr	r3, [r4, #12]
 800798c:	6832      	ldr	r2, [r6, #0]
 800798e:	1a9b      	subs	r3, r3, r2
 8007990:	42ab      	cmp	r3, r5
 8007992:	dc26      	bgt.n	80079e2 <_printf_common+0x96>
 8007994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007998:	1e13      	subs	r3, r2, #0
 800799a:	6822      	ldr	r2, [r4, #0]
 800799c:	bf18      	it	ne
 800799e:	2301      	movne	r3, #1
 80079a0:	0692      	lsls	r2, r2, #26
 80079a2:	d42b      	bmi.n	80079fc <_printf_common+0xb0>
 80079a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079a8:	4649      	mov	r1, r9
 80079aa:	4638      	mov	r0, r7
 80079ac:	47c0      	blx	r8
 80079ae:	3001      	adds	r0, #1
 80079b0:	d01e      	beq.n	80079f0 <_printf_common+0xa4>
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	68e5      	ldr	r5, [r4, #12]
 80079b6:	6832      	ldr	r2, [r6, #0]
 80079b8:	f003 0306 	and.w	r3, r3, #6
 80079bc:	2b04      	cmp	r3, #4
 80079be:	bf08      	it	eq
 80079c0:	1aad      	subeq	r5, r5, r2
 80079c2:	68a3      	ldr	r3, [r4, #8]
 80079c4:	6922      	ldr	r2, [r4, #16]
 80079c6:	bf0c      	ite	eq
 80079c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079cc:	2500      	movne	r5, #0
 80079ce:	4293      	cmp	r3, r2
 80079d0:	bfc4      	itt	gt
 80079d2:	1a9b      	subgt	r3, r3, r2
 80079d4:	18ed      	addgt	r5, r5, r3
 80079d6:	2600      	movs	r6, #0
 80079d8:	341a      	adds	r4, #26
 80079da:	42b5      	cmp	r5, r6
 80079dc:	d11a      	bne.n	8007a14 <_printf_common+0xc8>
 80079de:	2000      	movs	r0, #0
 80079e0:	e008      	b.n	80079f4 <_printf_common+0xa8>
 80079e2:	2301      	movs	r3, #1
 80079e4:	4652      	mov	r2, sl
 80079e6:	4649      	mov	r1, r9
 80079e8:	4638      	mov	r0, r7
 80079ea:	47c0      	blx	r8
 80079ec:	3001      	adds	r0, #1
 80079ee:	d103      	bne.n	80079f8 <_printf_common+0xac>
 80079f0:	f04f 30ff 	mov.w	r0, #4294967295
 80079f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f8:	3501      	adds	r5, #1
 80079fa:	e7c6      	b.n	800798a <_printf_common+0x3e>
 80079fc:	18e1      	adds	r1, r4, r3
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	2030      	movs	r0, #48	; 0x30
 8007a02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a06:	4422      	add	r2, r4
 8007a08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a10:	3302      	adds	r3, #2
 8007a12:	e7c7      	b.n	80079a4 <_printf_common+0x58>
 8007a14:	2301      	movs	r3, #1
 8007a16:	4622      	mov	r2, r4
 8007a18:	4649      	mov	r1, r9
 8007a1a:	4638      	mov	r0, r7
 8007a1c:	47c0      	blx	r8
 8007a1e:	3001      	adds	r0, #1
 8007a20:	d0e6      	beq.n	80079f0 <_printf_common+0xa4>
 8007a22:	3601      	adds	r6, #1
 8007a24:	e7d9      	b.n	80079da <_printf_common+0x8e>
	...

08007a28 <_printf_i>:
 8007a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	4691      	mov	r9, r2
 8007a30:	7e27      	ldrb	r7, [r4, #24]
 8007a32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a34:	2f78      	cmp	r7, #120	; 0x78
 8007a36:	4680      	mov	r8, r0
 8007a38:	469a      	mov	sl, r3
 8007a3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a3e:	d807      	bhi.n	8007a50 <_printf_i+0x28>
 8007a40:	2f62      	cmp	r7, #98	; 0x62
 8007a42:	d80a      	bhi.n	8007a5a <_printf_i+0x32>
 8007a44:	2f00      	cmp	r7, #0
 8007a46:	f000 80d8 	beq.w	8007bfa <_printf_i+0x1d2>
 8007a4a:	2f58      	cmp	r7, #88	; 0x58
 8007a4c:	f000 80a3 	beq.w	8007b96 <_printf_i+0x16e>
 8007a50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007a54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a58:	e03a      	b.n	8007ad0 <_printf_i+0xa8>
 8007a5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a5e:	2b15      	cmp	r3, #21
 8007a60:	d8f6      	bhi.n	8007a50 <_printf_i+0x28>
 8007a62:	a001      	add	r0, pc, #4	; (adr r0, 8007a68 <_printf_i+0x40>)
 8007a64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007a68:	08007ac1 	.word	0x08007ac1
 8007a6c:	08007ad5 	.word	0x08007ad5
 8007a70:	08007a51 	.word	0x08007a51
 8007a74:	08007a51 	.word	0x08007a51
 8007a78:	08007a51 	.word	0x08007a51
 8007a7c:	08007a51 	.word	0x08007a51
 8007a80:	08007ad5 	.word	0x08007ad5
 8007a84:	08007a51 	.word	0x08007a51
 8007a88:	08007a51 	.word	0x08007a51
 8007a8c:	08007a51 	.word	0x08007a51
 8007a90:	08007a51 	.word	0x08007a51
 8007a94:	08007be1 	.word	0x08007be1
 8007a98:	08007b05 	.word	0x08007b05
 8007a9c:	08007bc3 	.word	0x08007bc3
 8007aa0:	08007a51 	.word	0x08007a51
 8007aa4:	08007a51 	.word	0x08007a51
 8007aa8:	08007c03 	.word	0x08007c03
 8007aac:	08007a51 	.word	0x08007a51
 8007ab0:	08007b05 	.word	0x08007b05
 8007ab4:	08007a51 	.word	0x08007a51
 8007ab8:	08007a51 	.word	0x08007a51
 8007abc:	08007bcb 	.word	0x08007bcb
 8007ac0:	680b      	ldr	r3, [r1, #0]
 8007ac2:	1d1a      	adds	r2, r3, #4
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	600a      	str	r2, [r1, #0]
 8007ac8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e0a3      	b.n	8007c1c <_printf_i+0x1f4>
 8007ad4:	6825      	ldr	r5, [r4, #0]
 8007ad6:	6808      	ldr	r0, [r1, #0]
 8007ad8:	062e      	lsls	r6, r5, #24
 8007ada:	f100 0304 	add.w	r3, r0, #4
 8007ade:	d50a      	bpl.n	8007af6 <_printf_i+0xce>
 8007ae0:	6805      	ldr	r5, [r0, #0]
 8007ae2:	600b      	str	r3, [r1, #0]
 8007ae4:	2d00      	cmp	r5, #0
 8007ae6:	da03      	bge.n	8007af0 <_printf_i+0xc8>
 8007ae8:	232d      	movs	r3, #45	; 0x2d
 8007aea:	426d      	negs	r5, r5
 8007aec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007af0:	485e      	ldr	r0, [pc, #376]	; (8007c6c <_printf_i+0x244>)
 8007af2:	230a      	movs	r3, #10
 8007af4:	e019      	b.n	8007b2a <_printf_i+0x102>
 8007af6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007afa:	6805      	ldr	r5, [r0, #0]
 8007afc:	600b      	str	r3, [r1, #0]
 8007afe:	bf18      	it	ne
 8007b00:	b22d      	sxthne	r5, r5
 8007b02:	e7ef      	b.n	8007ae4 <_printf_i+0xbc>
 8007b04:	680b      	ldr	r3, [r1, #0]
 8007b06:	6825      	ldr	r5, [r4, #0]
 8007b08:	1d18      	adds	r0, r3, #4
 8007b0a:	6008      	str	r0, [r1, #0]
 8007b0c:	0628      	lsls	r0, r5, #24
 8007b0e:	d501      	bpl.n	8007b14 <_printf_i+0xec>
 8007b10:	681d      	ldr	r5, [r3, #0]
 8007b12:	e002      	b.n	8007b1a <_printf_i+0xf2>
 8007b14:	0669      	lsls	r1, r5, #25
 8007b16:	d5fb      	bpl.n	8007b10 <_printf_i+0xe8>
 8007b18:	881d      	ldrh	r5, [r3, #0]
 8007b1a:	4854      	ldr	r0, [pc, #336]	; (8007c6c <_printf_i+0x244>)
 8007b1c:	2f6f      	cmp	r7, #111	; 0x6f
 8007b1e:	bf0c      	ite	eq
 8007b20:	2308      	moveq	r3, #8
 8007b22:	230a      	movne	r3, #10
 8007b24:	2100      	movs	r1, #0
 8007b26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b2a:	6866      	ldr	r6, [r4, #4]
 8007b2c:	60a6      	str	r6, [r4, #8]
 8007b2e:	2e00      	cmp	r6, #0
 8007b30:	bfa2      	ittt	ge
 8007b32:	6821      	ldrge	r1, [r4, #0]
 8007b34:	f021 0104 	bicge.w	r1, r1, #4
 8007b38:	6021      	strge	r1, [r4, #0]
 8007b3a:	b90d      	cbnz	r5, 8007b40 <_printf_i+0x118>
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	d04d      	beq.n	8007bdc <_printf_i+0x1b4>
 8007b40:	4616      	mov	r6, r2
 8007b42:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b46:	fb03 5711 	mls	r7, r3, r1, r5
 8007b4a:	5dc7      	ldrb	r7, [r0, r7]
 8007b4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b50:	462f      	mov	r7, r5
 8007b52:	42bb      	cmp	r3, r7
 8007b54:	460d      	mov	r5, r1
 8007b56:	d9f4      	bls.n	8007b42 <_printf_i+0x11a>
 8007b58:	2b08      	cmp	r3, #8
 8007b5a:	d10b      	bne.n	8007b74 <_printf_i+0x14c>
 8007b5c:	6823      	ldr	r3, [r4, #0]
 8007b5e:	07df      	lsls	r7, r3, #31
 8007b60:	d508      	bpl.n	8007b74 <_printf_i+0x14c>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	6861      	ldr	r1, [r4, #4]
 8007b66:	4299      	cmp	r1, r3
 8007b68:	bfde      	ittt	le
 8007b6a:	2330      	movle	r3, #48	; 0x30
 8007b6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b74:	1b92      	subs	r2, r2, r6
 8007b76:	6122      	str	r2, [r4, #16]
 8007b78:	f8cd a000 	str.w	sl, [sp]
 8007b7c:	464b      	mov	r3, r9
 8007b7e:	aa03      	add	r2, sp, #12
 8007b80:	4621      	mov	r1, r4
 8007b82:	4640      	mov	r0, r8
 8007b84:	f7ff fee2 	bl	800794c <_printf_common>
 8007b88:	3001      	adds	r0, #1
 8007b8a:	d14c      	bne.n	8007c26 <_printf_i+0x1fe>
 8007b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b90:	b004      	add	sp, #16
 8007b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b96:	4835      	ldr	r0, [pc, #212]	; (8007c6c <_printf_i+0x244>)
 8007b98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	680e      	ldr	r6, [r1, #0]
 8007ba0:	061f      	lsls	r7, r3, #24
 8007ba2:	f856 5b04 	ldr.w	r5, [r6], #4
 8007ba6:	600e      	str	r6, [r1, #0]
 8007ba8:	d514      	bpl.n	8007bd4 <_printf_i+0x1ac>
 8007baa:	07d9      	lsls	r1, r3, #31
 8007bac:	bf44      	itt	mi
 8007bae:	f043 0320 	orrmi.w	r3, r3, #32
 8007bb2:	6023      	strmi	r3, [r4, #0]
 8007bb4:	b91d      	cbnz	r5, 8007bbe <_printf_i+0x196>
 8007bb6:	6823      	ldr	r3, [r4, #0]
 8007bb8:	f023 0320 	bic.w	r3, r3, #32
 8007bbc:	6023      	str	r3, [r4, #0]
 8007bbe:	2310      	movs	r3, #16
 8007bc0:	e7b0      	b.n	8007b24 <_printf_i+0xfc>
 8007bc2:	6823      	ldr	r3, [r4, #0]
 8007bc4:	f043 0320 	orr.w	r3, r3, #32
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	2378      	movs	r3, #120	; 0x78
 8007bcc:	4828      	ldr	r0, [pc, #160]	; (8007c70 <_printf_i+0x248>)
 8007bce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bd2:	e7e3      	b.n	8007b9c <_printf_i+0x174>
 8007bd4:	065e      	lsls	r6, r3, #25
 8007bd6:	bf48      	it	mi
 8007bd8:	b2ad      	uxthmi	r5, r5
 8007bda:	e7e6      	b.n	8007baa <_printf_i+0x182>
 8007bdc:	4616      	mov	r6, r2
 8007bde:	e7bb      	b.n	8007b58 <_printf_i+0x130>
 8007be0:	680b      	ldr	r3, [r1, #0]
 8007be2:	6826      	ldr	r6, [r4, #0]
 8007be4:	6960      	ldr	r0, [r4, #20]
 8007be6:	1d1d      	adds	r5, r3, #4
 8007be8:	600d      	str	r5, [r1, #0]
 8007bea:	0635      	lsls	r5, r6, #24
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	d501      	bpl.n	8007bf4 <_printf_i+0x1cc>
 8007bf0:	6018      	str	r0, [r3, #0]
 8007bf2:	e002      	b.n	8007bfa <_printf_i+0x1d2>
 8007bf4:	0671      	lsls	r1, r6, #25
 8007bf6:	d5fb      	bpl.n	8007bf0 <_printf_i+0x1c8>
 8007bf8:	8018      	strh	r0, [r3, #0]
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	6123      	str	r3, [r4, #16]
 8007bfe:	4616      	mov	r6, r2
 8007c00:	e7ba      	b.n	8007b78 <_printf_i+0x150>
 8007c02:	680b      	ldr	r3, [r1, #0]
 8007c04:	1d1a      	adds	r2, r3, #4
 8007c06:	600a      	str	r2, [r1, #0]
 8007c08:	681e      	ldr	r6, [r3, #0]
 8007c0a:	6862      	ldr	r2, [r4, #4]
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f7f8 fae6 	bl	80001e0 <memchr>
 8007c14:	b108      	cbz	r0, 8007c1a <_printf_i+0x1f2>
 8007c16:	1b80      	subs	r0, r0, r6
 8007c18:	6060      	str	r0, [r4, #4]
 8007c1a:	6863      	ldr	r3, [r4, #4]
 8007c1c:	6123      	str	r3, [r4, #16]
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c24:	e7a8      	b.n	8007b78 <_printf_i+0x150>
 8007c26:	6923      	ldr	r3, [r4, #16]
 8007c28:	4632      	mov	r2, r6
 8007c2a:	4649      	mov	r1, r9
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	47d0      	blx	sl
 8007c30:	3001      	adds	r0, #1
 8007c32:	d0ab      	beq.n	8007b8c <_printf_i+0x164>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	079b      	lsls	r3, r3, #30
 8007c38:	d413      	bmi.n	8007c62 <_printf_i+0x23a>
 8007c3a:	68e0      	ldr	r0, [r4, #12]
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	4298      	cmp	r0, r3
 8007c40:	bfb8      	it	lt
 8007c42:	4618      	movlt	r0, r3
 8007c44:	e7a4      	b.n	8007b90 <_printf_i+0x168>
 8007c46:	2301      	movs	r3, #1
 8007c48:	4632      	mov	r2, r6
 8007c4a:	4649      	mov	r1, r9
 8007c4c:	4640      	mov	r0, r8
 8007c4e:	47d0      	blx	sl
 8007c50:	3001      	adds	r0, #1
 8007c52:	d09b      	beq.n	8007b8c <_printf_i+0x164>
 8007c54:	3501      	adds	r5, #1
 8007c56:	68e3      	ldr	r3, [r4, #12]
 8007c58:	9903      	ldr	r1, [sp, #12]
 8007c5a:	1a5b      	subs	r3, r3, r1
 8007c5c:	42ab      	cmp	r3, r5
 8007c5e:	dcf2      	bgt.n	8007c46 <_printf_i+0x21e>
 8007c60:	e7eb      	b.n	8007c3a <_printf_i+0x212>
 8007c62:	2500      	movs	r5, #0
 8007c64:	f104 0619 	add.w	r6, r4, #25
 8007c68:	e7f5      	b.n	8007c56 <_printf_i+0x22e>
 8007c6a:	bf00      	nop
 8007c6c:	0800b54e 	.word	0x0800b54e
 8007c70:	0800b55f 	.word	0x0800b55f

08007c74 <memcpy>:
 8007c74:	440a      	add	r2, r1
 8007c76:	4291      	cmp	r1, r2
 8007c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c7c:	d100      	bne.n	8007c80 <memcpy+0xc>
 8007c7e:	4770      	bx	lr
 8007c80:	b510      	push	{r4, lr}
 8007c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c8a:	4291      	cmp	r1, r2
 8007c8c:	d1f9      	bne.n	8007c82 <memcpy+0xe>
 8007c8e:	bd10      	pop	{r4, pc}

08007c90 <memmove>:
 8007c90:	4288      	cmp	r0, r1
 8007c92:	b510      	push	{r4, lr}
 8007c94:	eb01 0402 	add.w	r4, r1, r2
 8007c98:	d902      	bls.n	8007ca0 <memmove+0x10>
 8007c9a:	4284      	cmp	r4, r0
 8007c9c:	4623      	mov	r3, r4
 8007c9e:	d807      	bhi.n	8007cb0 <memmove+0x20>
 8007ca0:	1e43      	subs	r3, r0, #1
 8007ca2:	42a1      	cmp	r1, r4
 8007ca4:	d008      	beq.n	8007cb8 <memmove+0x28>
 8007ca6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007caa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cae:	e7f8      	b.n	8007ca2 <memmove+0x12>
 8007cb0:	4402      	add	r2, r0
 8007cb2:	4601      	mov	r1, r0
 8007cb4:	428a      	cmp	r2, r1
 8007cb6:	d100      	bne.n	8007cba <memmove+0x2a>
 8007cb8:	bd10      	pop	{r4, pc}
 8007cba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cc2:	e7f7      	b.n	8007cb4 <memmove+0x24>

08007cc4 <_free_r>:
 8007cc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cc6:	2900      	cmp	r1, #0
 8007cc8:	d048      	beq.n	8007d5c <_free_r+0x98>
 8007cca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cce:	9001      	str	r0, [sp, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cd6:	bfb8      	it	lt
 8007cd8:	18e4      	addlt	r4, r4, r3
 8007cda:	f000 f8d3 	bl	8007e84 <__malloc_lock>
 8007cde:	4a20      	ldr	r2, [pc, #128]	; (8007d60 <_free_r+0x9c>)
 8007ce0:	9801      	ldr	r0, [sp, #4]
 8007ce2:	6813      	ldr	r3, [r2, #0]
 8007ce4:	4615      	mov	r5, r2
 8007ce6:	b933      	cbnz	r3, 8007cf6 <_free_r+0x32>
 8007ce8:	6063      	str	r3, [r4, #4]
 8007cea:	6014      	str	r4, [r2, #0]
 8007cec:	b003      	add	sp, #12
 8007cee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cf2:	f000 b8cd 	b.w	8007e90 <__malloc_unlock>
 8007cf6:	42a3      	cmp	r3, r4
 8007cf8:	d90b      	bls.n	8007d12 <_free_r+0x4e>
 8007cfa:	6821      	ldr	r1, [r4, #0]
 8007cfc:	1862      	adds	r2, r4, r1
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	bf04      	itt	eq
 8007d02:	681a      	ldreq	r2, [r3, #0]
 8007d04:	685b      	ldreq	r3, [r3, #4]
 8007d06:	6063      	str	r3, [r4, #4]
 8007d08:	bf04      	itt	eq
 8007d0a:	1852      	addeq	r2, r2, r1
 8007d0c:	6022      	streq	r2, [r4, #0]
 8007d0e:	602c      	str	r4, [r5, #0]
 8007d10:	e7ec      	b.n	8007cec <_free_r+0x28>
 8007d12:	461a      	mov	r2, r3
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	b10b      	cbz	r3, 8007d1c <_free_r+0x58>
 8007d18:	42a3      	cmp	r3, r4
 8007d1a:	d9fa      	bls.n	8007d12 <_free_r+0x4e>
 8007d1c:	6811      	ldr	r1, [r2, #0]
 8007d1e:	1855      	adds	r5, r2, r1
 8007d20:	42a5      	cmp	r5, r4
 8007d22:	d10b      	bne.n	8007d3c <_free_r+0x78>
 8007d24:	6824      	ldr	r4, [r4, #0]
 8007d26:	4421      	add	r1, r4
 8007d28:	1854      	adds	r4, r2, r1
 8007d2a:	42a3      	cmp	r3, r4
 8007d2c:	6011      	str	r1, [r2, #0]
 8007d2e:	d1dd      	bne.n	8007cec <_free_r+0x28>
 8007d30:	681c      	ldr	r4, [r3, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	6053      	str	r3, [r2, #4]
 8007d36:	4421      	add	r1, r4
 8007d38:	6011      	str	r1, [r2, #0]
 8007d3a:	e7d7      	b.n	8007cec <_free_r+0x28>
 8007d3c:	d902      	bls.n	8007d44 <_free_r+0x80>
 8007d3e:	230c      	movs	r3, #12
 8007d40:	6003      	str	r3, [r0, #0]
 8007d42:	e7d3      	b.n	8007cec <_free_r+0x28>
 8007d44:	6825      	ldr	r5, [r4, #0]
 8007d46:	1961      	adds	r1, r4, r5
 8007d48:	428b      	cmp	r3, r1
 8007d4a:	bf04      	itt	eq
 8007d4c:	6819      	ldreq	r1, [r3, #0]
 8007d4e:	685b      	ldreq	r3, [r3, #4]
 8007d50:	6063      	str	r3, [r4, #4]
 8007d52:	bf04      	itt	eq
 8007d54:	1949      	addeq	r1, r1, r5
 8007d56:	6021      	streq	r1, [r4, #0]
 8007d58:	6054      	str	r4, [r2, #4]
 8007d5a:	e7c7      	b.n	8007cec <_free_r+0x28>
 8007d5c:	b003      	add	sp, #12
 8007d5e:	bd30      	pop	{r4, r5, pc}
 8007d60:	200000e8 	.word	0x200000e8

08007d64 <_malloc_r>:
 8007d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d66:	1ccd      	adds	r5, r1, #3
 8007d68:	f025 0503 	bic.w	r5, r5, #3
 8007d6c:	3508      	adds	r5, #8
 8007d6e:	2d0c      	cmp	r5, #12
 8007d70:	bf38      	it	cc
 8007d72:	250c      	movcc	r5, #12
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	4606      	mov	r6, r0
 8007d78:	db01      	blt.n	8007d7e <_malloc_r+0x1a>
 8007d7a:	42a9      	cmp	r1, r5
 8007d7c:	d903      	bls.n	8007d86 <_malloc_r+0x22>
 8007d7e:	230c      	movs	r3, #12
 8007d80:	6033      	str	r3, [r6, #0]
 8007d82:	2000      	movs	r0, #0
 8007d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d86:	f000 f87d 	bl	8007e84 <__malloc_lock>
 8007d8a:	4921      	ldr	r1, [pc, #132]	; (8007e10 <_malloc_r+0xac>)
 8007d8c:	680a      	ldr	r2, [r1, #0]
 8007d8e:	4614      	mov	r4, r2
 8007d90:	b99c      	cbnz	r4, 8007dba <_malloc_r+0x56>
 8007d92:	4f20      	ldr	r7, [pc, #128]	; (8007e14 <_malloc_r+0xb0>)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	b923      	cbnz	r3, 8007da2 <_malloc_r+0x3e>
 8007d98:	4621      	mov	r1, r4
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	f000 f862 	bl	8007e64 <_sbrk_r>
 8007da0:	6038      	str	r0, [r7, #0]
 8007da2:	4629      	mov	r1, r5
 8007da4:	4630      	mov	r0, r6
 8007da6:	f000 f85d 	bl	8007e64 <_sbrk_r>
 8007daa:	1c43      	adds	r3, r0, #1
 8007dac:	d123      	bne.n	8007df6 <_malloc_r+0x92>
 8007dae:	230c      	movs	r3, #12
 8007db0:	6033      	str	r3, [r6, #0]
 8007db2:	4630      	mov	r0, r6
 8007db4:	f000 f86c 	bl	8007e90 <__malloc_unlock>
 8007db8:	e7e3      	b.n	8007d82 <_malloc_r+0x1e>
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	1b5b      	subs	r3, r3, r5
 8007dbe:	d417      	bmi.n	8007df0 <_malloc_r+0x8c>
 8007dc0:	2b0b      	cmp	r3, #11
 8007dc2:	d903      	bls.n	8007dcc <_malloc_r+0x68>
 8007dc4:	6023      	str	r3, [r4, #0]
 8007dc6:	441c      	add	r4, r3
 8007dc8:	6025      	str	r5, [r4, #0]
 8007dca:	e004      	b.n	8007dd6 <_malloc_r+0x72>
 8007dcc:	6863      	ldr	r3, [r4, #4]
 8007dce:	42a2      	cmp	r2, r4
 8007dd0:	bf0c      	ite	eq
 8007dd2:	600b      	streq	r3, [r1, #0]
 8007dd4:	6053      	strne	r3, [r2, #4]
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f000 f85a 	bl	8007e90 <__malloc_unlock>
 8007ddc:	f104 000b 	add.w	r0, r4, #11
 8007de0:	1d23      	adds	r3, r4, #4
 8007de2:	f020 0007 	bic.w	r0, r0, #7
 8007de6:	1ac2      	subs	r2, r0, r3
 8007de8:	d0cc      	beq.n	8007d84 <_malloc_r+0x20>
 8007dea:	1a1b      	subs	r3, r3, r0
 8007dec:	50a3      	str	r3, [r4, r2]
 8007dee:	e7c9      	b.n	8007d84 <_malloc_r+0x20>
 8007df0:	4622      	mov	r2, r4
 8007df2:	6864      	ldr	r4, [r4, #4]
 8007df4:	e7cc      	b.n	8007d90 <_malloc_r+0x2c>
 8007df6:	1cc4      	adds	r4, r0, #3
 8007df8:	f024 0403 	bic.w	r4, r4, #3
 8007dfc:	42a0      	cmp	r0, r4
 8007dfe:	d0e3      	beq.n	8007dc8 <_malloc_r+0x64>
 8007e00:	1a21      	subs	r1, r4, r0
 8007e02:	4630      	mov	r0, r6
 8007e04:	f000 f82e 	bl	8007e64 <_sbrk_r>
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d1dd      	bne.n	8007dc8 <_malloc_r+0x64>
 8007e0c:	e7cf      	b.n	8007dae <_malloc_r+0x4a>
 8007e0e:	bf00      	nop
 8007e10:	200000e8 	.word	0x200000e8
 8007e14:	200000ec 	.word	0x200000ec

08007e18 <_realloc_r>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	4607      	mov	r7, r0
 8007e1c:	4614      	mov	r4, r2
 8007e1e:	460e      	mov	r6, r1
 8007e20:	b921      	cbnz	r1, 8007e2c <_realloc_r+0x14>
 8007e22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007e26:	4611      	mov	r1, r2
 8007e28:	f7ff bf9c 	b.w	8007d64 <_malloc_r>
 8007e2c:	b922      	cbnz	r2, 8007e38 <_realloc_r+0x20>
 8007e2e:	f7ff ff49 	bl	8007cc4 <_free_r>
 8007e32:	4625      	mov	r5, r4
 8007e34:	4628      	mov	r0, r5
 8007e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e38:	f000 f830 	bl	8007e9c <_malloc_usable_size_r>
 8007e3c:	42a0      	cmp	r0, r4
 8007e3e:	d20f      	bcs.n	8007e60 <_realloc_r+0x48>
 8007e40:	4621      	mov	r1, r4
 8007e42:	4638      	mov	r0, r7
 8007e44:	f7ff ff8e 	bl	8007d64 <_malloc_r>
 8007e48:	4605      	mov	r5, r0
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	d0f2      	beq.n	8007e34 <_realloc_r+0x1c>
 8007e4e:	4631      	mov	r1, r6
 8007e50:	4622      	mov	r2, r4
 8007e52:	f7ff ff0f 	bl	8007c74 <memcpy>
 8007e56:	4631      	mov	r1, r6
 8007e58:	4638      	mov	r0, r7
 8007e5a:	f7ff ff33 	bl	8007cc4 <_free_r>
 8007e5e:	e7e9      	b.n	8007e34 <_realloc_r+0x1c>
 8007e60:	4635      	mov	r5, r6
 8007e62:	e7e7      	b.n	8007e34 <_realloc_r+0x1c>

08007e64 <_sbrk_r>:
 8007e64:	b538      	push	{r3, r4, r5, lr}
 8007e66:	4d06      	ldr	r5, [pc, #24]	; (8007e80 <_sbrk_r+0x1c>)
 8007e68:	2300      	movs	r3, #0
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	f7f9 fdde 	bl	8001a30 <_sbrk>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_sbrk_r+0x1a>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_sbrk_r+0x1a>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	2000038c 	.word	0x2000038c

08007e84 <__malloc_lock>:
 8007e84:	4801      	ldr	r0, [pc, #4]	; (8007e8c <__malloc_lock+0x8>)
 8007e86:	f000 b811 	b.w	8007eac <__retarget_lock_acquire_recursive>
 8007e8a:	bf00      	nop
 8007e8c:	20000394 	.word	0x20000394

08007e90 <__malloc_unlock>:
 8007e90:	4801      	ldr	r0, [pc, #4]	; (8007e98 <__malloc_unlock+0x8>)
 8007e92:	f000 b80c 	b.w	8007eae <__retarget_lock_release_recursive>
 8007e96:	bf00      	nop
 8007e98:	20000394 	.word	0x20000394

08007e9c <_malloc_usable_size_r>:
 8007e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ea0:	1f18      	subs	r0, r3, #4
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	bfbc      	itt	lt
 8007ea6:	580b      	ldrlt	r3, [r1, r0]
 8007ea8:	18c0      	addlt	r0, r0, r3
 8007eaa:	4770      	bx	lr

08007eac <__retarget_lock_acquire_recursive>:
 8007eac:	4770      	bx	lr

08007eae <__retarget_lock_release_recursive>:
 8007eae:	4770      	bx	lr

08007eb0 <_init>:
 8007eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eb2:	bf00      	nop
 8007eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eb6:	bc08      	pop	{r3}
 8007eb8:	469e      	mov	lr, r3
 8007eba:	4770      	bx	lr

08007ebc <_fini>:
 8007ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ebe:	bf00      	nop
 8007ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ec2:	bc08      	pop	{r3}
 8007ec4:	469e      	mov	lr, r3
 8007ec6:	4770      	bx	lr
