<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>My Project: C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/DeviceSupport/NXP/LPC17xx/LPC17xx.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">My Project
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('_l_p_c17xx_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/DeviceSupport/NXP/LPC17xx/LPC17xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_l_p_c17xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00026"></a>00026 <span class="preprocessor">#ifndef __LPC17xx_H__</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define __LPC17xx_H__</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="comment">/*</span>
<a name="l00030"></a>00030 <span class="comment"> * ==========================================================================</span>
<a name="l00031"></a>00031 <span class="comment"> * ---------- Interrupt Number Definition -----------------------------------</span>
<a name="l00032"></a>00032 <span class="comment"> * ==========================================================================</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00040"></a><a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">00040</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>
<a name="l00041"></a>00041 {
<a name="l00042"></a>00042 <span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span>
<a name="l00043"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">00043</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>           = -14,      
<a name="l00044"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">00044</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>         = -12,      
<a name="l00045"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">00045</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                 = -11,      
<a name="l00046"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">00046</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>               = -10,      
<a name="l00047"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">00047</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                   = -5,       
<a name="l00048"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">00048</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>             = -4,       
<a name="l00049"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">00049</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                   = -2,       
<a name="l00050"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">00050</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                  = -1,       
<a name="l00052"></a>00052 <span class="comment">/******  LPC17xx Specific Interrupt Numbers *******************************************************/</span>
<a name="l00053"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">00053</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>                      = 0,        
<a name="l00054"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">00054</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a>                   = 1,        
<a name="l00055"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">00055</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a>                   = 2,        
<a name="l00056"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">00056</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a>                   = 3,        
<a name="l00057"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7d15b5c33e51350d11303db7d4bc3381">00057</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a>                   = 4,        
<a name="l00058"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">00058</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>                    = 5,        
<a name="l00059"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">00059</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>                    = 6,        
<a name="l00060"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">00060</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>                    = 7,        
<a name="l00061"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">00061</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">UART3_IRQn</a>                    = 8,        
<a name="l00062"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f">00062</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a>                     = 9,        
<a name="l00063"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">00063</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                     = 10,       
<a name="l00064"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">00064</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                     = 11,       
<a name="l00065"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">00065</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                     = 12,       
<a name="l00066"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">00066</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a>                      = 13,       
<a name="l00067"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6c8d6262fd7ecedc57b2fe9209be9765">00067</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a>                     = 14,       
<a name="l00068"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0cfa46f0d13c2de0f3e826c10a789">00068</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0cfa46f0d13c2de0f3e826c10a789">SSP1_IRQn</a>                     = 15,       
<a name="l00069"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7726163ff47c899c26ce68f99eb937a9">00069</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7726163ff47c899c26ce68f99eb937a9">PLL0_IRQn</a>                     = 16,       
<a name="l00070"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">00070</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                      = 17,       
<a name="l00071"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">00071</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a>                    = 18,       
<a name="l00072"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">00072</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a>                    = 19,       
<a name="l00073"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a40ab356422a691418668d6bbfd9f17b9">00073</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a40ab356422a691418668d6bbfd9f17b9">EINT2_IRQn</a>                    = 20,       
<a name="l00074"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a14098dd2e0d0331c1e5f1f80dde14371">00074</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a14098dd2e0d0331c1e5f1f80dde14371">EINT3_IRQn</a>                    = 21,       
<a name="l00075"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">00075</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                      = 22,       
<a name="l00076"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">00076</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a>                      = 23,       
<a name="l00077"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">00077</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                      = 24,       
<a name="l00078"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb">00078</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb">CAN_IRQn</a>                      = 25,       
<a name="l00079"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">00079</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>                      = 26,       
<a name="l00080"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">00080</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a>                      = 27,       
<a name="l00081"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af3a2a999d58e47ed39ed1bd9c877aee6">00081</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af3a2a999d58e47ed39ed1bd9c877aee6">ENET_IRQn</a>                     = 28,       
<a name="l00082"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a075f80f900f31c166defe2a4aef99e77">00082</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a075f80f900f31c166defe2a4aef99e77">RIT_IRQn</a>                      = 29,       
<a name="l00083"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a66a11398b7cc13d7c525945b0a86a2f0">00083</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a66a11398b7cc13d7c525945b0a86a2f0">MCPWM_IRQn</a>                    = 30,       
<a name="l00084"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a82471ba65527ad3f3da8af38acb953bf">00084</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a82471ba65527ad3f3da8af38acb953bf">QEI_IRQn</a>                      = 31,       
<a name="l00085"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f0e46a33c20be148ef16fe7ed4dcd4b">00085</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f0e46a33c20be148ef16fe7ed4dcd4b">PLL1_IRQn</a>                     = 32,       
<a name="l00086"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083aa3c495fabd97a50818dc748f738c71e7">00086</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083aa3c495fabd97a50818dc748f738c71e7">USBActivity_IRQn</a>                              = 33,           
<a name="l00087"></a><a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a25ef61f3d4a0d5f2bcf0525702b872b7">00087</a>   <a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a25ef61f3d4a0d5f2bcf0525702b872b7">CANActivity_IRQn</a>                              = 34,           
<a name="l00088"></a>00088 } <a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a>;
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="comment">/*</span>
<a name="l00092"></a>00092 <span class="comment"> * ==========================================================================</span>
<a name="l00093"></a>00093 <span class="comment"> * ----------- Processor and Core Peripheral Section ------------------------</span>
<a name="l00094"></a>00094 <span class="comment"> * ==========================================================================</span>
<a name="l00095"></a>00095 <span class="comment"> */</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">/* Configuration of the Cortex-M3 Processor and Core Peripherals */</span>
<a name="l00098"></a><a class="code" href="group___l_p_c17xx___system.html#ga4127d1b31aaf336fab3d7329d117f448">00098</a> <span class="preprocessor">#define __MPU_PRESENT             1         </span>
<a name="l00099"></a><a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">00099</a> <span class="preprocessor">#define __NVIC_PRIO_BITS          5         </span>
<a name="l00100"></a><a class="code" href="group___l_p_c17xx___system.html#gab58771b4ec03f9bdddc84770f7c95c68">00100</a> <span class="preprocessor">#define __Vendor_SysTickConfig    0         </span>
<a name="l00103"></a>00103 <span class="preprocessor">#include &quot;core_cm3.h&quot;                       </span><span class="comment">/* Cortex-M3 processor and core peripherals           */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#include &quot;<a class="code" href="system___l_p_c17xx_8h.html" title="CMSIS Cortex-M3 Device Peripheral Access Layer Header File for the NXP LPC17xx Device Series...">system_LPC17xx.h</a>&quot;</span>                 <span class="comment">/* System Header                                      */</span>
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="comment">/******************************************************************************/</span>
<a name="l00108"></a>00108 <span class="comment">/*                Device Specific Peripheral registers structures             */</span>
<a name="l00109"></a>00109 <span class="comment">/******************************************************************************/</span>
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#pragma anon_unions</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="comment">/*------------- System Control (SC) ------------------------------------------*/</span>
<a name="l00117"></a><a class="code" href="struct_l_p_c___s_c___type_def.html">00117</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00118"></a>00118 {
<a name="l00119"></a>00119   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASHCFG;               <span class="comment">/* Flash Accelerator Module           */</span>
<a name="l00120"></a>00120        uint32_t RESERVED0[31];
<a name="l00121"></a>00121   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL0CON;                <span class="comment">/* Clocking and Power Control         */</span>
<a name="l00122"></a>00122   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL0CFG;
<a name="l00123"></a>00123   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PLL0STAT;
<a name="l00124"></a>00124   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PLL0FEED;
<a name="l00125"></a>00125        uint32_t RESERVED1[4];
<a name="l00126"></a>00126   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1CON;
<a name="l00127"></a>00127   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1CFG;
<a name="l00128"></a>00128   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PLL1STAT;
<a name="l00129"></a>00129   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PLL1FEED;
<a name="l00130"></a>00130        uint32_t RESERVED2[4];
<a name="l00131"></a>00131   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCON;
<a name="l00132"></a>00132   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCONP;
<a name="l00133"></a>00133        uint32_t RESERVED3[15];
<a name="l00134"></a>00134   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCLKCFG;
<a name="l00135"></a>00135   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBCLKCFG;
<a name="l00136"></a>00136   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKSRCSEL;
<a name="l00137"></a>00137   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CANSLEEPCLR;
<a name="l00138"></a>00138   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CANWAKEFLAGS;
<a name="l00139"></a>00139        uint32_t RESERVED4[10];
<a name="l00140"></a>00140   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTINT;                 <span class="comment">/* External Interrupts                */</span>
<a name="l00141"></a>00141        uint32_t RESERVED5;
<a name="l00142"></a>00142   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTMODE;
<a name="l00143"></a>00143   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTPOLAR;
<a name="l00144"></a>00144        uint32_t RESERVED6[12];
<a name="l00145"></a>00145   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSID;                   <span class="comment">/* Reset                              */</span>
<a name="l00146"></a>00146        uint32_t RESERVED7[7];
<a name="l00147"></a>00147   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCS;                    <span class="comment">/* Syscon Miscellaneous Registers     */</span>
<a name="l00148"></a>00148   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRCTRIM;                <span class="comment">/* Clock Dividers                     */</span>
<a name="l00149"></a>00149   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCLKSEL0;
<a name="l00150"></a>00150   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCLKSEL1;
<a name="l00151"></a>00151        uint32_t RESERVED8[4];
<a name="l00152"></a>00152   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBIntSt;               <span class="comment">/* USB Device/OTG Interrupt Register  */</span>
<a name="l00153"></a>00153   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAREQSEL;
<a name="l00154"></a>00154   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKOUTCFG;              <span class="comment">/* Clock Output Configuration         */</span>
<a name="l00155"></a>00155  } <a class="code" href="struct_l_p_c___s_c___type_def.html" title="System Control (SC) register structure definition.">LPC_SC_TypeDef</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="comment">/*------------- Pin Connect Block (PINCON) -----------------------------------*/</span>
<a name="l00159"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html">00159</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00160"></a>00160 {
<a name="l00161"></a>00161   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL0;
<a name="l00162"></a>00162   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL1;
<a name="l00163"></a>00163   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL2;
<a name="l00164"></a>00164   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL3;
<a name="l00165"></a>00165   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL4;
<a name="l00166"></a>00166   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL5;
<a name="l00167"></a>00167   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL6;
<a name="l00168"></a>00168   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL7;
<a name="l00169"></a>00169   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL8;
<a name="l00170"></a>00170   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL9;
<a name="l00171"></a>00171   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL10;
<a name="l00172"></a>00172        uint32_t RESERVED0[5];
<a name="l00173"></a>00173   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE0;
<a name="l00174"></a>00174   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE1;
<a name="l00175"></a>00175   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE2;
<a name="l00176"></a>00176   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE3;
<a name="l00177"></a>00177   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE4;
<a name="l00178"></a>00178   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE5;
<a name="l00179"></a>00179   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE6;
<a name="l00180"></a>00180   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE7;
<a name="l00181"></a>00181   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE8;
<a name="l00182"></a>00182   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE9;
<a name="l00183"></a>00183   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD0;
<a name="l00184"></a>00184   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD1;
<a name="l00185"></a>00185   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD2;
<a name="l00186"></a>00186   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD3;
<a name="l00187"></a>00187   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD4;
<a name="l00188"></a>00188   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2CPADCFG;
<a name="l00189"></a>00189 } <a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html" title="Pin Connect Block (PINCON) register structure definition.">LPC_PINCON_TypeDef</a>;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="comment">/*------------- General Purpose Input/Output (GPIO) --------------------------*/</span>
<a name="l00193"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html">00193</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00194"></a>00194 {
<a name="l00195"></a>00195   <span class="keyword">union </span>{
<a name="l00196"></a>00196     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIODIR;
<a name="l00197"></a>00197     <span class="keyword">struct </span>{
<a name="l00198"></a>00198       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIODIRL;
<a name="l00199"></a>00199       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIODIRH;
<a name="l00200"></a>00200     };
<a name="l00201"></a>00201     <span class="keyword">struct </span>{
<a name="l00202"></a>00202       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR0;
<a name="l00203"></a>00203       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR1;
<a name="l00204"></a>00204       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR2;
<a name="l00205"></a>00205       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR3;
<a name="l00206"></a>00206     };
<a name="l00207"></a>00207   };
<a name="l00208"></a>00208   uint32_t RESERVED0[3];
<a name="l00209"></a>00209   <span class="keyword">union </span>{
<a name="l00210"></a>00210     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOMASK;
<a name="l00211"></a>00211     <span class="keyword">struct </span>{
<a name="l00212"></a>00212       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOMASKL;
<a name="l00213"></a>00213       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOMASKH;
<a name="l00214"></a>00214     };
<a name="l00215"></a>00215     <span class="keyword">struct </span>{
<a name="l00216"></a>00216       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK0;
<a name="l00217"></a>00217       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK1;
<a name="l00218"></a>00218       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK2;
<a name="l00219"></a>00219       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK3;
<a name="l00220"></a>00220     };
<a name="l00221"></a>00221   };
<a name="l00222"></a>00222   <span class="keyword">union </span>{
<a name="l00223"></a>00223     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOPIN;
<a name="l00224"></a>00224     <span class="keyword">struct </span>{
<a name="l00225"></a>00225       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOPINL;
<a name="l00226"></a>00226       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOPINH;
<a name="l00227"></a>00227     };
<a name="l00228"></a>00228     <span class="keyword">struct </span>{
<a name="l00229"></a>00229       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN0;
<a name="l00230"></a>00230       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN1;
<a name="l00231"></a>00231       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN2;
<a name="l00232"></a>00232       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN3;
<a name="l00233"></a>00233     };
<a name="l00234"></a>00234   };
<a name="l00235"></a>00235   <span class="keyword">union </span>{
<a name="l00236"></a>00236     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOSET;
<a name="l00237"></a>00237     <span class="keyword">struct </span>{
<a name="l00238"></a>00238       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOSETL;
<a name="l00239"></a>00239       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOSETH;
<a name="l00240"></a>00240     };
<a name="l00241"></a>00241     <span class="keyword">struct </span>{
<a name="l00242"></a>00242       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET0;
<a name="l00243"></a>00243       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET1;
<a name="l00244"></a>00244       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET2;
<a name="l00245"></a>00245       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET3;
<a name="l00246"></a>00246     };
<a name="l00247"></a>00247   };
<a name="l00248"></a>00248   <span class="keyword">union </span>{
<a name="l00249"></a>00249     <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t FIOCLR;
<a name="l00250"></a>00250     <span class="keyword">struct </span>{
<a name="l00251"></a>00251       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t FIOCLRL;
<a name="l00252"></a>00252       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t FIOCLRH;
<a name="l00253"></a>00253     };
<a name="l00254"></a>00254     <span class="keyword">struct </span>{
<a name="l00255"></a>00255       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR0;
<a name="l00256"></a>00256       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR1;
<a name="l00257"></a>00257       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR2;
<a name="l00258"></a>00258       <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR3;
<a name="l00259"></a>00259     };
<a name="l00260"></a>00260   };
<a name="l00261"></a>00261 } <a class="code" href="struct_l_p_c___g_p_i_o___type_def.html" title="General Purpose Input/Output (GPIO) register structure definition.">LPC_GPIO_TypeDef</a>;
<a name="l00262"></a>00262 
<a name="l00264"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html">00264</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00265"></a>00265 {
<a name="l00266"></a>00266   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IntStatus;
<a name="l00267"></a>00267   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO0IntStatR;
<a name="l00268"></a>00268   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO0IntStatF;
<a name="l00269"></a>00269   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IO0IntClr;
<a name="l00270"></a>00270   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO0IntEnR;
<a name="l00271"></a>00271   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO0IntEnF;
<a name="l00272"></a>00272        uint32_t RESERVED0[3];
<a name="l00273"></a>00273   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO2IntStatR;
<a name="l00274"></a>00274   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO2IntStatF;
<a name="l00275"></a>00275   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IO2IntClr;
<a name="l00276"></a>00276   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO2IntEnR;
<a name="l00277"></a>00277   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO2IntEnF;
<a name="l00278"></a>00278 } <a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html" title="General Purpose Input/Output interrupt (GPIOINT) register structure definition.">LPC_GPIOINT_TypeDef</a>;
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="comment">/*------------- Timer (TIM) --------------------------------------------------*/</span>
<a name="l00282"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html">00282</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR;
<a name="l00285"></a>00285   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;
<a name="l00286"></a>00286   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TC;
<a name="l00287"></a>00287   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l00288"></a>00288   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PC;
<a name="l00289"></a>00289   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;
<a name="l00290"></a>00290   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR0;
<a name="l00291"></a>00291   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR1;
<a name="l00292"></a>00292   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR2;
<a name="l00293"></a>00293   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR3;
<a name="l00294"></a>00294   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;
<a name="l00295"></a>00295   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR0;
<a name="l00296"></a>00296   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR1;
<a name="l00297"></a>00297        uint32_t RESERVED0[2];
<a name="l00298"></a>00298   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;
<a name="l00299"></a>00299        uint32_t RESERVED1[12];
<a name="l00300"></a>00300   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTCR;
<a name="l00301"></a>00301 } <a class="code" href="struct_l_p_c___t_i_m___type_def.html" title="Timer (TIM) register structure definition.">LPC_TIM_TypeDef</a>;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="comment">/*------------- Pulse-Width Modulation (PWM) ---------------------------------*/</span>
<a name="l00305"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html">00305</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR;
<a name="l00308"></a>00308   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;
<a name="l00309"></a>00309   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TC;
<a name="l00310"></a>00310   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l00311"></a>00311   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PC;
<a name="l00312"></a>00312   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;
<a name="l00313"></a>00313   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR0;
<a name="l00314"></a>00314   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR1;
<a name="l00315"></a>00315   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR2;
<a name="l00316"></a>00316   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR3;
<a name="l00317"></a>00317   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;
<a name="l00318"></a>00318   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR0;
<a name="l00319"></a>00319   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR1;
<a name="l00320"></a>00320   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR2;
<a name="l00321"></a>00321   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR3;
<a name="l00322"></a>00322        uint32_t RESERVED0;
<a name="l00323"></a>00323   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR4;
<a name="l00324"></a>00324   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR5;
<a name="l00325"></a>00325   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR6;
<a name="l00326"></a>00326   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR;
<a name="l00327"></a>00327   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LER;
<a name="l00328"></a>00328        uint32_t RESERVED1[7];
<a name="l00329"></a>00329   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTCR;
<a name="l00330"></a>00330 } <a class="code" href="struct_l_p_c___p_w_m___type_def.html" title="Pulse-Width Modulation (PWM) register structure definition.">LPC_PWM_TypeDef</a>;
<a name="l00331"></a>00331 
<a name="l00332"></a>00332 <span class="comment">/*------------- Universal Asynchronous Receiver Transmitter (UART) -----------*/</span>
<a name="l00334"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html">00334</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00335"></a>00335 {
<a name="l00336"></a>00336   <span class="keyword">union </span>{
<a name="l00337"></a>00337   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00338"></a>00338   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00339"></a>00339   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00340"></a>00340        uint32_t RESERVED0;
<a name="l00341"></a>00341   };
<a name="l00342"></a>00342   <span class="keyword">union </span>{
<a name="l00343"></a>00343   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00344"></a>00344   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00345"></a>00345   };
<a name="l00346"></a>00346   <span class="keyword">union </span>{
<a name="l00347"></a>00347   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00348"></a>00348   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00349"></a>00349   };
<a name="l00350"></a>00350   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00351"></a>00351        uint8_t  RESERVED1[7];
<a name="l00352"></a>00352   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00353"></a>00353        uint8_t  RESERVED2[7];
<a name="l00354"></a>00354   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00355"></a>00355        uint8_t  RESERVED3[3];
<a name="l00356"></a>00356   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00357"></a>00357   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ICR;
<a name="l00358"></a>00358        uint8_t  RESERVED4[3];
<a name="l00359"></a>00359   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FDR;
<a name="l00360"></a>00360        uint8_t  RESERVED5[7];
<a name="l00361"></a>00361   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00362"></a>00362        uint8_t  RESERVED6[39];
<a name="l00363"></a>00363   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00364"></a>00364 } <a class="code" href="struct_l_p_c___u_a_r_t___type_def.html" title="Universal Asynchronous Receiver Transmitter (UART) register structure definition.">LPC_UART_TypeDef</a>;
<a name="l00365"></a>00365 
<a name="l00367"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html">00367</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369   <span class="keyword">union </span>{
<a name="l00370"></a>00370   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00371"></a>00371   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00372"></a>00372   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00373"></a>00373        uint32_t RESERVED0;
<a name="l00374"></a>00374   };
<a name="l00375"></a>00375   <span class="keyword">union </span>{
<a name="l00376"></a>00376   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00377"></a>00377   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00378"></a>00378   };
<a name="l00379"></a>00379   <span class="keyword">union </span>{
<a name="l00380"></a>00380   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00381"></a>00381   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00382"></a>00382   };
<a name="l00383"></a>00383   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00384"></a>00384        uint8_t  RESERVED1[7];
<a name="l00385"></a>00385   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00386"></a>00386        uint8_t  RESERVED2[7];
<a name="l00387"></a>00387   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00388"></a>00388        uint8_t  RESERVED3[3];
<a name="l00389"></a>00389   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00390"></a>00390   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ICR;
<a name="l00391"></a>00391        uint8_t  RESERVED4[3];
<a name="l00392"></a>00392   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FDR;
<a name="l00393"></a>00393        uint8_t  RESERVED5[7];
<a name="l00394"></a>00394   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00395"></a>00395        uint8_t  RESERVED6[39];
<a name="l00396"></a>00396   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00397"></a>00397 } <a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html" title="Universal Asynchronous Receiver Transmitter 0 (UART0) register structure definition.">LPC_UART0_TypeDef</a>;
<a name="l00398"></a>00398 
<a name="l00400"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html">00400</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00401"></a>00401 {
<a name="l00402"></a>00402   <span class="keyword">union </span>{
<a name="l00403"></a>00403   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00404"></a>00404   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00405"></a>00405   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00406"></a>00406        uint32_t RESERVED0;
<a name="l00407"></a>00407   };
<a name="l00408"></a>00408   <span class="keyword">union </span>{
<a name="l00409"></a>00409   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00410"></a>00410   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00411"></a>00411   };
<a name="l00412"></a>00412   <span class="keyword">union </span>{
<a name="l00413"></a>00413   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00414"></a>00414   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00415"></a>00415   };
<a name="l00416"></a>00416   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00417"></a>00417        uint8_t  RESERVED1[3];
<a name="l00418"></a>00418   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  MCR;
<a name="l00419"></a>00419        uint8_t  RESERVED2[3];
<a name="l00420"></a>00420   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00421"></a>00421        uint8_t  RESERVED3[3];
<a name="l00422"></a>00422   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  MSR;
<a name="l00423"></a>00423        uint8_t  RESERVED4[3];
<a name="l00424"></a>00424   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00425"></a>00425        uint8_t  RESERVED5[3];
<a name="l00426"></a>00426   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00427"></a>00427        uint32_t RESERVED6;
<a name="l00428"></a>00428   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FDR;
<a name="l00429"></a>00429        uint32_t RESERVED7;
<a name="l00430"></a>00430   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00431"></a>00431        uint8_t  RESERVED8[27];
<a name="l00432"></a>00432   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RS485CTRL;
<a name="l00433"></a>00433        uint8_t  RESERVED9[3];
<a name="l00434"></a>00434   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ADRMATCH;
<a name="l00435"></a>00435        uint8_t  RESERVED10[3];
<a name="l00436"></a>00436   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RS485DLY;
<a name="l00437"></a>00437        uint8_t  RESERVED11[3];
<a name="l00438"></a>00438   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00439"></a>00439 } <a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html" title="Universal Asynchronous Receiver Transmitter 1 (UART1) register structure definition.">LPC_UART1_TypeDef</a>;
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="comment">/*------------- Serial Peripheral Interface (SPI) ----------------------------*/</span>
<a name="l00443"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html">00443</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00444"></a>00444 {
<a name="l00445"></a>00445   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPCR;
<a name="l00446"></a>00446   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SPSR;
<a name="l00447"></a>00447   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPDR;
<a name="l00448"></a>00448   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPCCR;
<a name="l00449"></a>00449        uint32_t RESERVED0[3];
<a name="l00450"></a>00450   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPINT;
<a name="l00451"></a>00451 } <a class="code" href="struct_l_p_c___s_p_i___type_def.html" title="Serial Peripheral Interface (SPI) register structure definition.">LPC_SPI_TypeDef</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="comment">/*------------- Synchronous Serial Communication (SSP) -----------------------*/</span>
<a name="l00455"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html">00455</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR0;
<a name="l00458"></a>00458   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;
<a name="l00459"></a>00459   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;
<a name="l00460"></a>00460   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SR;
<a name="l00461"></a>00461   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPSR;
<a name="l00462"></a>00462   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMSC;
<a name="l00463"></a>00463   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIS;
<a name="l00464"></a>00464   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIS;
<a name="l00465"></a>00465   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;
<a name="l00466"></a>00466   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACR;
<a name="l00467"></a>00467 } <a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>;
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="comment">/*------------- Inter-Integrated Circuit (I2C) -------------------------------*/</span>
<a name="l00471"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html">00471</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00472"></a>00472 {
<a name="l00473"></a>00473   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2CONSET;
<a name="l00474"></a>00474   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2STAT;
<a name="l00475"></a>00475   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2DAT;
<a name="l00476"></a>00476   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR0;
<a name="l00477"></a>00477   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCLH;
<a name="l00478"></a>00478   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCLL;
<a name="l00479"></a>00479   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2CONCLR;
<a name="l00480"></a>00480   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTRL;
<a name="l00481"></a>00481   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR1;
<a name="l00482"></a>00482   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR2;
<a name="l00483"></a>00483   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR3;
<a name="l00484"></a>00484   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2DATA_BUFFER;
<a name="l00485"></a>00485   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK0;
<a name="l00486"></a>00486   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK1;
<a name="l00487"></a>00487   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK2;
<a name="l00488"></a>00488   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK3;
<a name="l00489"></a>00489 } <a class="code" href="struct_l_p_c___i2_c___type_def.html" title="Inter-Integrated Circuit (I2C) register structure definition.">LPC_I2C_TypeDef</a>;
<a name="l00490"></a>00490 
<a name="l00491"></a>00491 <span class="comment">/*------------- Inter IC Sound (I2S) -----------------------------------------*/</span>
<a name="l00493"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html">00493</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00494"></a>00494 {
<a name="l00495"></a>00495   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDAO;
<a name="l00496"></a>00496   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDAI;
<a name="l00497"></a>00497   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2STXFIFO;
<a name="l00498"></a>00498   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2SRXFIFO;
<a name="l00499"></a>00499   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2SSTATE;
<a name="l00500"></a>00500   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDMA1;
<a name="l00501"></a>00501   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDMA2;
<a name="l00502"></a>00502   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SIRQ;
<a name="l00503"></a>00503   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXRATE;
<a name="l00504"></a>00504   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXRATE;
<a name="l00505"></a>00505   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXBITRATE;
<a name="l00506"></a>00506   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXBITRATE;
<a name="l00507"></a>00507   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXMODE;
<a name="l00508"></a>00508   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXMODE;
<a name="l00509"></a>00509 } <a class="code" href="struct_l_p_c___i2_s___type_def.html" title="Inter IC Sound (I2S) register structure definition.">LPC_I2S_TypeDef</a>;
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="comment">/*------------- Repetitive Interrupt Timer (RIT) -----------------------------*/</span>
<a name="l00513"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html">00513</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RICOMPVAL;
<a name="l00516"></a>00516   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIMASK;
<a name="l00517"></a>00517   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RICTRL;
<a name="l00518"></a>00518        uint8_t  RESERVED0[3];
<a name="l00519"></a>00519   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RICOUNTER;
<a name="l00520"></a>00520 } <a class="code" href="struct_l_p_c___r_i_t___type_def.html" title="Repetitive Interrupt Timer (RIT) register structure definition.">LPC_RIT_TypeDef</a>;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="comment">/*------------- Real-Time Clock (RTC) ----------------------------------------*/</span>
<a name="l00524"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html">00524</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00525"></a>00525 {
<a name="l00526"></a>00526   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ILR;
<a name="l00527"></a>00527        uint8_t  RESERVED0[7];
<a name="l00528"></a>00528   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  CCR;
<a name="l00529"></a>00529        uint8_t  RESERVED1[3];
<a name="l00530"></a>00530   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  CIIR;
<a name="l00531"></a>00531        uint8_t  RESERVED2[3];
<a name="l00532"></a>00532   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  AMR;
<a name="l00533"></a>00533        uint8_t  RESERVED3[3];
<a name="l00534"></a>00534   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME0;
<a name="l00535"></a>00535   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME1;
<a name="l00536"></a>00536   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME2;
<a name="l00537"></a>00537   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SEC;
<a name="l00538"></a>00538        uint8_t  RESERVED4[3];
<a name="l00539"></a>00539   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  MIN;
<a name="l00540"></a>00540        uint8_t  RESERVED5[3];
<a name="l00541"></a>00541   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  HOUR;
<a name="l00542"></a>00542        uint8_t  RESERVED6[3];
<a name="l00543"></a>00543   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DOM;
<a name="l00544"></a>00544        uint8_t  RESERVED7[3];
<a name="l00545"></a>00545   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DOW;
<a name="l00546"></a>00546        uint8_t  RESERVED8[3];
<a name="l00547"></a>00547   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOY;
<a name="l00548"></a>00548        uint16_t RESERVED9;
<a name="l00549"></a>00549   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  MONTH;
<a name="l00550"></a>00550        uint8_t  RESERVED10[3];
<a name="l00551"></a>00551   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t YEAR;
<a name="l00552"></a>00552        uint16_t RESERVED11;
<a name="l00553"></a>00553   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBRATION;
<a name="l00554"></a>00554   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG0;
<a name="l00555"></a>00555   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG1;
<a name="l00556"></a>00556   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG2;
<a name="l00557"></a>00557   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG3;
<a name="l00558"></a>00558   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG4;
<a name="l00559"></a>00559   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RTC_AUXEN;
<a name="l00560"></a>00560        uint8_t  RESERVED12[3];
<a name="l00561"></a>00561   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RTC_AUX;
<a name="l00562"></a>00562        uint8_t  RESERVED13[3];
<a name="l00563"></a>00563   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALSEC;
<a name="l00564"></a>00564        uint8_t  RESERVED14[3];
<a name="l00565"></a>00565   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALMIN;
<a name="l00566"></a>00566        uint8_t  RESERVED15[3];
<a name="l00567"></a>00567   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALHOUR;
<a name="l00568"></a>00568        uint8_t  RESERVED16[3];
<a name="l00569"></a>00569   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALDOM;
<a name="l00570"></a>00570        uint8_t  RESERVED17[3];
<a name="l00571"></a>00571   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALDOW;
<a name="l00572"></a>00572        uint8_t  RESERVED18[3];
<a name="l00573"></a>00573   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALDOY;
<a name="l00574"></a>00574        uint16_t RESERVED19;
<a name="l00575"></a>00575   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALMON;
<a name="l00576"></a>00576        uint8_t  RESERVED20[3];
<a name="l00577"></a>00577   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALYEAR;
<a name="l00578"></a>00578        uint16_t RESERVED21;
<a name="l00579"></a>00579 } <a class="code" href="struct_l_p_c___r_t_c___type_def.html" title="Real-Time Clock (RTC) register structure definition.">LPC_RTC_TypeDef</a>;
<a name="l00580"></a>00580 
<a name="l00581"></a>00581 <span class="comment">/*------------- Watchdog Timer (WDT) -----------------------------------------*/</span>
<a name="l00583"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html">00583</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00584"></a>00584 {
<a name="l00585"></a>00585   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  WDMOD;
<a name="l00586"></a>00586        uint8_t  RESERVED0[3];
<a name="l00587"></a>00587   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDTC;
<a name="l00588"></a>00588   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  WDFEED;
<a name="l00589"></a>00589        uint8_t  RESERVED1[3];
<a name="l00590"></a>00590   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t WDTV;
<a name="l00591"></a>00591   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDCLKSEL;
<a name="l00592"></a>00592 } <a class="code" href="struct_l_p_c___w_d_t___type_def.html" title="Watchdog Timer (WDT) register structure definition.">LPC_WDT_TypeDef</a>;
<a name="l00593"></a>00593 
<a name="l00594"></a>00594 <span class="comment">/*------------- Analog-to-Digital Converter (ADC) ----------------------------*/</span>
<a name="l00596"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html">00596</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADCR;
<a name="l00599"></a>00599   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADGDR;
<a name="l00600"></a>00600        uint32_t RESERVED0;
<a name="l00601"></a>00601   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADINTEN;
<a name="l00602"></a>00602   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR0;
<a name="l00603"></a>00603   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR1;
<a name="l00604"></a>00604   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR2;
<a name="l00605"></a>00605   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR3;
<a name="l00606"></a>00606   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR4;
<a name="l00607"></a>00607   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR5;
<a name="l00608"></a>00608   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR6;
<a name="l00609"></a>00609   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR7;
<a name="l00610"></a>00610   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADSTAT;
<a name="l00611"></a>00611   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADTRM;
<a name="l00612"></a>00612 } <a class="code" href="struct_l_p_c___a_d_c___type_def.html" title="Analog-to-Digital Converter (ADC) register structure definition.">LPC_ADC_TypeDef</a>;
<a name="l00613"></a>00613 
<a name="l00614"></a>00614 <span class="comment">/*------------- Digital-to-Analog Converter (DAC) ----------------------------*/</span>
<a name="l00616"></a><a class="code" href="struct_l_p_c___d_a_c___type_def.html">00616</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DACR;
<a name="l00619"></a>00619   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DACCTRL;
<a name="l00620"></a>00620   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DACCNTVAL;
<a name="l00621"></a>00621 } <a class="code" href="struct_l_p_c___d_a_c___type_def.html" title="Digital-to-Analog Converter (DAC) register structure definition.">LPC_DAC_TypeDef</a>;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623 <span class="comment">/*------------- Motor Control Pulse-Width Modulation (MCPWM) -----------------*/</span>
<a name="l00625"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html">00625</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00626"></a>00626 {
<a name="l00627"></a>00627   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCON;
<a name="l00628"></a>00628   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCON_SET;
<a name="l00629"></a>00629   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCON_CLR;
<a name="l00630"></a>00630   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCAPCON;
<a name="l00631"></a>00631   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAPCON_SET;
<a name="l00632"></a>00632   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAPCON_CLR;
<a name="l00633"></a>00633   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM0;
<a name="l00634"></a>00634   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM1;
<a name="l00635"></a>00635   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM2;
<a name="l00636"></a>00636   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER0;
<a name="l00637"></a>00637   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER1;
<a name="l00638"></a>00638   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER2;
<a name="l00639"></a>00639   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW0;
<a name="l00640"></a>00640   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW1;
<a name="l00641"></a>00641   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW2;
<a name="l00642"></a>00642   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCDEADTIME;
<a name="l00643"></a>00643   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCCP;
<a name="l00644"></a>00644   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR0;
<a name="l00645"></a>00645   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR1;
<a name="l00646"></a>00646   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR2;
<a name="l00647"></a>00647   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCINTEN;
<a name="l00648"></a>00648   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTEN_SET;
<a name="l00649"></a>00649   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTEN_CLR;
<a name="l00650"></a>00650   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCNTCON;
<a name="l00651"></a>00651   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCNTCON_SET;
<a name="l00652"></a>00652   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCNTCON_CLR;
<a name="l00653"></a>00653   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCINTFLAG;
<a name="l00654"></a>00654   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTFLAG_SET;
<a name="l00655"></a>00655   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTFLAG_CLR;
<a name="l00656"></a>00656   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAP_CLR;
<a name="l00657"></a>00657 } <a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html" title="Motor Control Pulse-Width Modulation (MCPWM) register structure definition.">LPC_MCPWM_TypeDef</a>;
<a name="l00658"></a>00658 
<a name="l00659"></a>00659 <span class="comment">/*------------- Quadrature Encoder Interface (QEI) ---------------------------*/</span>
<a name="l00661"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html">00661</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEICON;
<a name="l00664"></a>00664   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEISTAT;
<a name="l00665"></a>00665   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEICONF;
<a name="l00666"></a>00666   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIPOS;
<a name="l00667"></a>00667   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEIMAXPOS;
<a name="l00668"></a>00668   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS0;
<a name="l00669"></a>00669   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS1;
<a name="l00670"></a>00670   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS2;
<a name="l00671"></a>00671   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t INXCNT;
<a name="l00672"></a>00672   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INXCMP;
<a name="l00673"></a>00673   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEILOAD;
<a name="l00674"></a>00674   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEITIME;
<a name="l00675"></a>00675   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIVEL;
<a name="l00676"></a>00676   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEICAP;
<a name="l00677"></a>00677   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VELCOMP;
<a name="l00678"></a>00678   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;
<a name="l00679"></a>00679        uint32_t RESERVED0[998];
<a name="l00680"></a>00680   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEIIEC;
<a name="l00681"></a>00681   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEIIES;
<a name="l00682"></a>00682   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIINTSTAT;
<a name="l00683"></a>00683   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIIE;
<a name="l00684"></a>00684   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEICLR;
<a name="l00685"></a>00685   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEISET;
<a name="l00686"></a>00686 } <a class="code" href="struct_l_p_c___q_e_i___type_def.html" title="Quadrature Encoder Interface (QEI) register structure definition.">LPC_QEI_TypeDef</a>;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688 <span class="comment">/*------------- Controller Area Network (CAN) --------------------------------*/</span>
<a name="l00690"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html">00690</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00691"></a>00691 {
<a name="l00692"></a>00692   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t mask[512];              <span class="comment">/* ID Masks                           */</span>
<a name="l00693"></a>00693 } <a class="code" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html" title="Controller Area Network Acceptance Filter RAM (CANAF_RAM)structure definition.">LPC_CANAF_RAM_TypeDef</a>;
<a name="l00694"></a>00694 
<a name="l00696"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html">00696</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Acceptance Filter Registers        */</span>
<a name="l00697"></a>00697 {
<a name="l00698"></a>00698   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFMR;
<a name="l00699"></a>00699   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFF_sa;
<a name="l00700"></a>00700   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFF_GRP_sa;
<a name="l00701"></a>00701   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFF_sa;
<a name="l00702"></a>00702   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFF_GRP_sa;
<a name="l00703"></a>00703   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENDofTable;
<a name="l00704"></a>00704   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LUTerrAd;
<a name="l00705"></a>00705   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LUTerr;
<a name="l00706"></a>00706   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIE;
<a name="l00707"></a>00707   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIC0;
<a name="l00708"></a>00708   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIC1;
<a name="l00709"></a>00709 } <a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html" title="Controller Area Network Acceptance Filter(CANAF) register structure definition.">LPC_CANAF_TypeDef</a>;
<a name="l00710"></a>00710 
<a name="l00712"></a><a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html">00712</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Central Registers                  */</span>
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANTxSR;
<a name="l00715"></a>00715   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANRxSR;
<a name="l00716"></a>00716   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANMSR;
<a name="l00717"></a>00717 } <a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html" title="Controller Area Network Central (CANCR) register structure definition.">LPC_CANCR_TypeDef</a>;
<a name="l00718"></a>00718 
<a name="l00720"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html">00720</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Controller Registers               */</span>
<a name="l00721"></a>00721 {
<a name="l00722"></a>00722   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;
<a name="l00723"></a>00723   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t CMR;
<a name="l00724"></a>00724   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GSR;
<a name="l00725"></a>00725   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICR;
<a name="l00726"></a>00726   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00727"></a>00727   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR;
<a name="l00728"></a>00728   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EWL;
<a name="l00729"></a>00729   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SR;
<a name="l00730"></a>00730   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RFS;
<a name="l00731"></a>00731   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RID;
<a name="l00732"></a>00732   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDA;
<a name="l00733"></a>00733   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDB;
<a name="l00734"></a>00734   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI1;
<a name="l00735"></a>00735   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID1;
<a name="l00736"></a>00736   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA1;
<a name="l00737"></a>00737   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB1;
<a name="l00738"></a>00738   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI2;
<a name="l00739"></a>00739   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID2;
<a name="l00740"></a>00740   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA2;
<a name="l00741"></a>00741   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB2;
<a name="l00742"></a>00742   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI3;
<a name="l00743"></a>00743   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID3;
<a name="l00744"></a>00744   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA3;
<a name="l00745"></a>00745   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB3;
<a name="l00746"></a>00746 } <a class="code" href="struct_l_p_c___c_a_n___type_def.html" title="Controller Area Network Controller (CAN) register structure definition.">LPC_CAN_TypeDef</a>;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748 <span class="comment">/*------------- General Purpose Direct Memory Access (GPDMA) -----------------*/</span>
<a name="l00750"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html">00750</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Common Registers                   */</span>
<a name="l00751"></a>00751 {
<a name="l00752"></a>00752   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntStat;
<a name="l00753"></a>00753   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntTCStat;
<a name="l00754"></a>00754   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DMACIntTCClear;
<a name="l00755"></a>00755   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntErrStat;
<a name="l00756"></a>00756   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DMACIntErrClr;
<a name="l00757"></a>00757   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACRawIntTCStat;
<a name="l00758"></a>00758   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACRawIntErrStat;
<a name="l00759"></a>00759   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACEnbldChns;
<a name="l00760"></a>00760   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftBReq;
<a name="l00761"></a>00761   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftSReq;
<a name="l00762"></a>00762   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftLBReq;
<a name="l00763"></a>00763   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftLSReq;
<a name="l00764"></a>00764   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACConfig;
<a name="l00765"></a>00765   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSync;
<a name="l00766"></a>00766 } <a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html" title="General Purpose Direct Memory Access (GPDMA) register structure definition.">LPC_GPDMA_TypeDef</a>;
<a name="l00767"></a>00767 
<a name="l00769"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">00769</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Channel Registers                  */</span>
<a name="l00770"></a>00770 {
<a name="l00771"></a>00771   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCSrcAddr;
<a name="l00772"></a>00772   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCDestAddr;
<a name="l00773"></a>00773   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCLLI;
<a name="l00774"></a>00774   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCControl;
<a name="l00775"></a>00775   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCConfig;
<a name="l00776"></a>00776 } <a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition.">LPC_GPDMACH_TypeDef</a>;
<a name="l00777"></a>00777 
<a name="l00778"></a>00778 <span class="comment">/*------------- Universal Serial Bus (USB) -----------------------------------*/</span>
<a name="l00780"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html">00780</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00781"></a>00781 {
<a name="l00782"></a>00782   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcRevision;             <span class="comment">/* USB Host Registers                 */</span>
<a name="l00783"></a>00783   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControl;
<a name="l00784"></a>00784   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcCommandStatus;
<a name="l00785"></a>00785   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptStatus;
<a name="l00786"></a>00786   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptEnable;
<a name="l00787"></a>00787   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptDisable;
<a name="l00788"></a>00788   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcHCCA;
<a name="l00789"></a>00789   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcPeriodCurrentED;
<a name="l00790"></a>00790   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControlHeadED;
<a name="l00791"></a>00791   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControlCurrentED;
<a name="l00792"></a>00792   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcBulkHeadED;
<a name="l00793"></a>00793   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcBulkCurrentED;
<a name="l00794"></a>00794   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcDoneHead;
<a name="l00795"></a>00795   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcFmInterval;
<a name="l00796"></a>00796   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcFmRemaining;
<a name="l00797"></a>00797   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcFmNumber;
<a name="l00798"></a>00798   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcPeriodicStart;
<a name="l00799"></a>00799   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcLSTreshold;
<a name="l00800"></a>00800   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhDescriptorA;
<a name="l00801"></a>00801   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhDescriptorB;
<a name="l00802"></a>00802   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhStatus;
<a name="l00803"></a>00803   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhPortStatus1;
<a name="l00804"></a>00804   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhPortStatus2;
<a name="l00805"></a>00805        uint32_t RESERVED0[40];
<a name="l00806"></a>00806   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Module_ID;
<a name="l00807"></a>00807 
<a name="l00808"></a>00808   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OTGIntSt;               <span class="comment">/* USB On-The-Go Registers            */</span>
<a name="l00809"></a>00809   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGIntEn;
<a name="l00810"></a>00810   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t OTGIntSet;
<a name="l00811"></a>00811   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t OTGIntClr;
<a name="l00812"></a>00812   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGStCtrl;
<a name="l00813"></a>00813   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGTmr;
<a name="l00814"></a>00814        uint32_t RESERVED1[58];
<a name="l00815"></a>00815 
<a name="l00816"></a>00816   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDevIntSt;            <span class="comment">/* USB Device Interrupt Registers     */</span>
<a name="l00817"></a>00817   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBDevIntEn;
<a name="l00818"></a>00818   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntClr;
<a name="l00819"></a>00819   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntSet;
<a name="l00820"></a>00820 
<a name="l00821"></a>00821   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBCmdCode;             <span class="comment">/* USB Device SIE Command Registers   */</span>
<a name="l00822"></a>00822   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBCmdData;
<a name="l00823"></a>00823 
<a name="l00824"></a>00824   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBRxData;              <span class="comment">/* USB Device Transfer Registers      */</span>
<a name="l00825"></a>00825   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBTxData;
<a name="l00826"></a>00826   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBRxPLen;
<a name="l00827"></a>00827   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBTxPLen;
<a name="l00828"></a>00828   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBCtrl;
<a name="l00829"></a>00829   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntPri;
<a name="l00830"></a>00830 
<a name="l00831"></a>00831   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEpIntSt;             <span class="comment">/* USB Device Endpoint Interrupt Regs */</span>
<a name="l00832"></a>00832   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBEpIntEn;
<a name="l00833"></a>00833   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntClr;
<a name="l00834"></a>00834   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntSet;
<a name="l00835"></a>00835   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntPri;
<a name="l00836"></a>00836 
<a name="l00837"></a>00837   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBReEp;                <span class="comment">/* USB Device Endpoint Realization Reg*/</span>
<a name="l00838"></a>00838   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpInd;
<a name="l00839"></a>00839   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBMaxPSize;
<a name="l00840"></a>00840 
<a name="l00841"></a>00841   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDMARSt;              <span class="comment">/* USB Device DMA Registers           */</span>
<a name="l00842"></a>00842   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDMARClr;
<a name="l00843"></a>00843   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDMARSet;
<a name="l00844"></a>00844        uint32_t RESERVED2[9];
<a name="l00845"></a>00845   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBUDCAH;
<a name="l00846"></a>00846   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEpDMASt;
<a name="l00847"></a>00847   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpDMAEn;
<a name="l00848"></a>00848   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpDMADis;
<a name="l00849"></a>00849   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDMAIntSt;
<a name="l00850"></a>00850   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBDMAIntEn;
<a name="l00851"></a>00851        uint32_t RESERVED3[2];
<a name="l00852"></a>00852   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEoTIntSt;
<a name="l00853"></a>00853   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEoTIntClr;
<a name="l00854"></a>00854   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEoTIntSet;
<a name="l00855"></a>00855   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBNDDRIntSt;
<a name="l00856"></a>00856   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBNDDRIntClr;
<a name="l00857"></a>00857   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBNDDRIntSet;
<a name="l00858"></a>00858   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBSysErrIntSt;
<a name="l00859"></a>00859   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBSysErrIntClr;
<a name="l00860"></a>00860   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBSysErrIntSet;
<a name="l00861"></a>00861        uint32_t RESERVED4[15];
<a name="l00862"></a>00862 
<a name="l00863"></a>00863   <span class="keyword">union </span>{
<a name="l00864"></a>00864   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2C_RX;                 <span class="comment">/* USB OTG I2C Registers              */</span>
<a name="l00865"></a>00865   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2C_TX;
<a name="l00866"></a>00866   };
<a name="l00867"></a>00867   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2C_STS;
<a name="l00868"></a>00868   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_CTL;
<a name="l00869"></a>00869   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_CLKHI;
<a name="l00870"></a>00870   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2C_CLKLO;
<a name="l00871"></a>00871        uint32_t RESERVED5[824];
<a name="l00872"></a>00872 
<a name="l00873"></a>00873   <span class="keyword">union </span>{
<a name="l00874"></a>00874   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBClkCtrl;             <span class="comment">/* USB Clock Control Registers        */</span>
<a name="l00875"></a>00875   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGClkCtrl;
<a name="l00876"></a>00876   };
<a name="l00877"></a>00877   <span class="keyword">union </span>{
<a name="l00878"></a>00878   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBClkSt;
<a name="l00879"></a>00879   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OTGClkSt;
<a name="l00880"></a>00880   };
<a name="l00881"></a>00881 } <a class="code" href="struct_l_p_c___u_s_b___type_def.html" title="Universal Serial Bus (USB) register structure definition.">LPC_USB_TypeDef</a>;
<a name="l00882"></a>00882 
<a name="l00883"></a>00883 <span class="comment">/*------------- Ethernet Media Access Controller (EMAC) ----------------------*/</span>
<a name="l00885"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html">00885</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00886"></a>00886 {
<a name="l00887"></a>00887   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAC1;                   <span class="comment">/* MAC Registers                      */</span>
<a name="l00888"></a>00888   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAC2;
<a name="l00889"></a>00889   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPGT;
<a name="l00890"></a>00890   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPGR;
<a name="l00891"></a>00891   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRT;
<a name="l00892"></a>00892   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAXF;
<a name="l00893"></a>00893   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SUPP;
<a name="l00894"></a>00894   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TEST;
<a name="l00895"></a>00895   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFG;
<a name="l00896"></a>00896   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCMD;
<a name="l00897"></a>00897   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MADR;
<a name="l00898"></a>00898   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MWTD;
<a name="l00899"></a>00899   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MRDD;
<a name="l00900"></a>00900   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MIND;
<a name="l00901"></a>00901        uint32_t RESERVED0[2];
<a name="l00902"></a>00902   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA0;
<a name="l00903"></a>00903   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA1;
<a name="l00904"></a>00904   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA2;
<a name="l00905"></a>00905        uint32_t RESERVED1[45];
<a name="l00906"></a>00906   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Command;                <span class="comment">/* Control Registers                  */</span>
<a name="l00907"></a>00907   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>;
<a name="l00908"></a>00908   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxDescriptor;
<a name="l00909"></a>00909   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxStatus;
<a name="l00910"></a>00910   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxDescriptorNumber;
<a name="l00911"></a>00911   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RxProduceIndex;
<a name="l00912"></a>00912   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxConsumeIndex;
<a name="l00913"></a>00913   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxDescriptor;
<a name="l00914"></a>00914   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxStatus;
<a name="l00915"></a>00915   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxDescriptorNumber;
<a name="l00916"></a>00916   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxProduceIndex;
<a name="l00917"></a>00917   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TxConsumeIndex;
<a name="l00918"></a>00918        uint32_t RESERVED2[10];
<a name="l00919"></a>00919   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TSV0;
<a name="l00920"></a>00920   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TSV1;
<a name="l00921"></a>00921   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RSV;
<a name="l00922"></a>00922        uint32_t RESERVED3[3];
<a name="l00923"></a>00923   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FlowControlCounter;
<a name="l00924"></a>00924   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FlowControlStatus;
<a name="l00925"></a>00925        uint32_t RESERVED4[34];
<a name="l00926"></a>00926   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterCtrl;           <span class="comment">/* Rx Filter Registers                */</span>
<a name="l00927"></a>00927   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterWoLStatus;
<a name="l00928"></a>00928   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterWoLClear;
<a name="l00929"></a>00929        uint32_t RESERVED5;
<a name="l00930"></a>00930   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HashFilterL;
<a name="l00931"></a>00931   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HashFilterH;
<a name="l00932"></a>00932        uint32_t RESERVED6[882];
<a name="l00933"></a>00933   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IntStatus;              <span class="comment">/* Module Control Registers           */</span>
<a name="l00934"></a>00934   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IntEnable;
<a name="l00935"></a>00935   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IntClear;
<a name="l00936"></a>00936   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IntSet;
<a name="l00937"></a>00937        uint32_t RESERVED7;
<a name="l00938"></a>00938   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PowerDown;
<a name="l00939"></a>00939        uint32_t RESERVED8;
<a name="l00940"></a>00940   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Module_ID;
<a name="l00941"></a>00941 } <a class="code" href="struct_l_p_c___e_m_a_c___type_def.html" title="Ethernet Media Access Controller (EMAC) register structure definition.">LPC_EMAC_TypeDef</a>;
<a name="l00942"></a>00942 
<a name="l00943"></a>00943 
<a name="l00944"></a>00944 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#pragma no_anon_unions</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>
<a name="l00948"></a>00948 
<a name="l00949"></a>00949 <span class="comment">/******************************************************************************/</span>
<a name="l00950"></a>00950 <span class="comment">/*                         Peripheral memory map                              */</span>
<a name="l00951"></a>00951 <span class="comment">/******************************************************************************/</span>
<a name="l00952"></a>00952 <span class="comment">/* Base addresses                                                             */</span>
<a name="l00953"></a>00953 <span class="preprocessor">#define LPC_FLASH_BASE        (0x00000000UL)</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define LPC_RAM_BASE          (0x10000000UL)</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#ifdef __LPC17XX_REV00</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM0_BASE      (0x20000000UL)</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM1_BASE      (0x20004000UL)</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM0_BASE      (0x2007C000UL)</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM1_BASE      (0x20080000UL)</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO_BASE         (0x2009C000UL)</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#define LPC_APB0_BASE         (0x40000000UL)</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">#define LPC_APB1_BASE         (0x40080000UL)</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHB_BASE          (0x50000000UL)</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CM3_BASE          (0xE0000000UL)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span>
<a name="l00968"></a>00968 <span class="comment">/* APB0 peripherals                                                           */</span>
<a name="l00969"></a>00969 <span class="preprocessor">#define LPC_WDT_BASE          (LPC_APB0_BASE + 0x00000)</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM0_BASE         (LPC_APB0_BASE + 0x04000)</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM1_BASE         (LPC_APB0_BASE + 0x08000)</span>
<a name="l00972"></a>00972 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART0_BASE        (LPC_APB0_BASE + 0x0C000)</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART1_BASE        (LPC_APB0_BASE + 0x10000)</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="preprocessor">#define LPC_PWM1_BASE         (LPC_APB0_BASE + 0x18000)</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C0_BASE         (LPC_APB0_BASE + 0x1C000)</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SPI_BASE          (LPC_APB0_BASE + 0x20000)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#define LPC_RTC_BASE          (LPC_APB0_BASE + 0x24000)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIOINT_BASE      (LPC_APB0_BASE + 0x28080)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define LPC_PINCON_BASE       (LPC_APB0_BASE + 0x2C000)</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP1_BASE         (LPC_APB0_BASE + 0x30000)</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">#define LPC_ADC_BASE          (LPC_APB0_BASE + 0x34000)</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_RAM_BASE    (LPC_APB0_BASE + 0x38000)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_BASE        (LPC_APB0_BASE + 0x3C000)</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANCR_BASE        (LPC_APB0_BASE + 0x40000)</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN1_BASE         (LPC_APB0_BASE + 0x44000)</span>
<a name="l00986"></a>00986 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN2_BASE         (LPC_APB0_BASE + 0x48000)</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C1_BASE         (LPC_APB0_BASE + 0x5C000)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span>
<a name="l00989"></a>00989 <span class="comment">/* APB1 peripherals                                                           */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#define LPC_SSP0_BASE         (LPC_APB1_BASE + 0x08000)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define LPC_DAC_BASE          (LPC_APB1_BASE + 0x0C000)</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM2_BASE         (LPC_APB1_BASE + 0x10000)</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM3_BASE         (LPC_APB1_BASE + 0x14000)</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART2_BASE        (LPC_APB1_BASE + 0x18000)</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART3_BASE        (LPC_APB1_BASE + 0x1C000)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C2_BASE         (LPC_APB1_BASE + 0x20000)</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2S_BASE          (LPC_APB1_BASE + 0x28000)</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define LPC_RIT_BASE          (LPC_APB1_BASE + 0x30000)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define LPC_MCPWM_BASE        (LPC_APB1_BASE + 0x38000)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#define LPC_QEI_BASE          (LPC_APB1_BASE + 0x3C000)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SC_BASE           (LPC_APB1_BASE + 0x7C000)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>
<a name="l01003"></a>01003 <span class="comment">/* AHB peripherals                                                            */</span>
<a name="l01004"></a>01004 <span class="preprocessor">#define LPC_EMAC_BASE         (LPC_AHB_BASE  + 0x00000)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMA_BASE        (LPC_AHB_BASE  + 0x04000)</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH0_BASE     (LPC_AHB_BASE  + 0x04100)</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH1_BASE     (LPC_AHB_BASE  + 0x04120)</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH2_BASE     (LPC_AHB_BASE  + 0x04140)</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH3_BASE     (LPC_AHB_BASE  + 0x04160)</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH4_BASE     (LPC_AHB_BASE  + 0x04180)</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH5_BASE     (LPC_AHB_BASE  + 0x041A0)</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH6_BASE     (LPC_AHB_BASE  + 0x041C0)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH7_BASE     (LPC_AHB_BASE  + 0x041E0)</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#define LPC_USB_BASE          (LPC_AHB_BASE  + 0x0C000)</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>
<a name="l01016"></a>01016 <span class="comment">/* GPIOs                                                                      */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#define LPC_GPIO0_BASE        (LPC_GPIO_BASE + 0x00000)</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO1_BASE        (LPC_GPIO_BASE + 0x00020)</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO2_BASE        (LPC_GPIO_BASE + 0x00040)</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO3_BASE        (LPC_GPIO_BASE + 0x00060)</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO4_BASE        (LPC_GPIO_BASE + 0x00080)</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>
<a name="l01023"></a>01023 <span class="comment">/******************************************************************************/</span>
<a name="l01024"></a>01024 <span class="comment">/*                         Peripheral declaration                             */</span>
<a name="l01025"></a>01025 <span class="comment">/******************************************************************************/</span>
<a name="l01026"></a>01026 <span class="preprocessor">#define LPC_SC                ((LPC_SC_TypeDef        *) LPC_SC_BASE       )</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO0             ((LPC_GPIO_TypeDef      *) LPC_GPIO0_BASE    )</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO1             ((LPC_GPIO_TypeDef      *) LPC_GPIO1_BASE    )</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO2             ((LPC_GPIO_TypeDef      *) LPC_GPIO2_BASE    )</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO3             ((LPC_GPIO_TypeDef      *) LPC_GPIO3_BASE    )</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO4             ((LPC_GPIO_TypeDef      *) LPC_GPIO4_BASE    )</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#define LPC_WDT               ((LPC_WDT_TypeDef       *) LPC_WDT_BASE      )</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM0              ((LPC_TIM_TypeDef       *) LPC_TIM0_BASE     )</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM1              ((LPC_TIM_TypeDef       *) LPC_TIM1_BASE     )</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM2              ((LPC_TIM_TypeDef       *) LPC_TIM2_BASE     )</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM3              ((LPC_TIM_TypeDef       *) LPC_TIM3_BASE     )</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="preprocessor">#define LPC_RIT               ((LPC_RIT_TypeDef       *) LPC_RIT_BASE      )</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART0             ((LPC_UART_TypeDef      *) LPC_UART0_BASE    )</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART1             ((LPC_UART1_TypeDef     *) LPC_UART1_BASE    )</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART2             ((LPC_UART_TypeDef      *) LPC_UART2_BASE    )</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART3             ((LPC_UART_TypeDef      *) LPC_UART3_BASE    )</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="preprocessor">#define LPC_PWM1              ((LPC_PWM_TypeDef       *) LPC_PWM1_BASE     )</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C0              ((LPC_I2C_TypeDef       *) LPC_I2C0_BASE     )</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C1              ((LPC_I2C_TypeDef       *) LPC_I2C1_BASE     )</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C2              ((LPC_I2C_TypeDef       *) LPC_I2C2_BASE     )</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2S               ((LPC_I2S_TypeDef       *) LPC_I2S_BASE      )</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SPI               ((LPC_SPI_TypeDef       *) LPC_SPI_BASE      )</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span><span class="preprocessor">#define LPC_RTC               ((LPC_RTC_TypeDef       *) LPC_RTC_BASE      )</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIOINT           ((LPC_GPIOINT_TypeDef   *) LPC_GPIOINT_BASE  )</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="preprocessor">#define LPC_PINCON            ((LPC_PINCON_TypeDef    *) LPC_PINCON_BASE   )</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP0              ((LPC_SSP_TypeDef       *) LPC_SSP0_BASE     )</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP1              ((LPC_SSP_TypeDef       *) LPC_SSP1_BASE     )</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#define LPC_ADC               ((LPC_ADC_TypeDef       *) LPC_ADC_BASE      )</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="preprocessor">#define LPC_DAC               ((LPC_DAC_TypeDef       *) LPC_DAC_BASE      )</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_RAM         ((LPC_CANAF_RAM_TypeDef *) LPC_CANAF_RAM_BASE)</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF             ((LPC_CANAF_TypeDef     *) LPC_CANAF_BASE    )</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANCR             ((LPC_CANCR_TypeDef     *) LPC_CANCR_BASE    )</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN1              ((LPC_CAN_TypeDef       *) LPC_CAN1_BASE     )</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN2              ((LPC_CAN_TypeDef       *) LPC_CAN2_BASE     )</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#define LPC_MCPWM             ((LPC_MCPWM_TypeDef     *) LPC_MCPWM_BASE    )</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#define LPC_QEI               ((LPC_QEI_TypeDef       *) LPC_QEI_BASE      )</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="preprocessor">#define LPC_EMAC              ((LPC_EMAC_TypeDef      *) LPC_EMAC_BASE     )</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMA             ((LPC_GPDMA_TypeDef     *) LPC_GPDMA_BASE    )</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span><span class="preprocessor">#define DMAREQSEL             (*(__IO uint32_t *)  ( 0x4000C1C4))</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH0          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH0_BASE )</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH1          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH1_BASE )</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH2          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH2_BASE )</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH3          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH3_BASE )</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH4          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH4_BASE )</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH5          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH5_BASE )</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH6          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH6_BASE )</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH7          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH7_BASE )</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span><span class="preprocessor">#define LPC_USB               ((LPC_USB_TypeDef       *) LPC_USB_BASE      )</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>
<a name="l01079"></a>01079 <span class="preprocessor">#endif  // __LPC17xx_H__</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="_l_p_c17xx_8h.html">LPC17xx.h</a>      </li>

    <li class="footer">Generated on Sun Feb 5 2012 18:06:00 for My Project by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
