Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 16 19:12:00 2022
| Host         : LAPTOP-23S8O1B1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   127 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           23 |
| No           | No                    | Yes                    |              76 |           31 |
| No           | Yes                   | No                     |              34 |           14 |
| Yes          | No                    | No                     |             146 |           71 |
| Yes          | No                    | Yes                    |            1252 |          592 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------+-------------------------------------------+------------------+----------------+
|         Clock Signal         |           Enable Signal           |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------+-------------------------------------------+------------------+----------------+
|  U8/clkdiv_BUFG[11]          |                                   |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[11]          |                                   | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[9]           |                                   |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[9]           |                                   | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[6]           |                                   |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[6]           |                                   | U9/rst                                    |                1 |              2 |
| ~U8/Clk_CPU_BUFG             |                                   | U9/rst                                    |                1 |              4 |
| ~U8/Clk_CPU_BUFG             | U7/LED_P2S/shift_count[3]_i_1_n_0 | U9/rst                                    |                2 |              4 |
| ~U8/Clk_CPU_BUFG             |                                   |                                           |                3 |              5 |
| ~U8/Clk_CPU_BUFG             | U10/counter_Ctrl                  | U9/rst                                    |                2 |              6 |
|  clk_100mhz_IBUF_BUFG        | U6/inst/M2/shift_count[5]_i_1_n_0 | U9/rst                                    |                2 |              6 |
|  U8/clkdiv_BUFG[1]           | U11/vga_controller/v_count        | U9/rst                                    |                4 |             10 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_62      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_45      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_54      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_51      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_3       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_33      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_31      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_35      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_36      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_38      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_43      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_47      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_25      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_64      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_9       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_1       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_42      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_39      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_6       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_57      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_28      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_29      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_48      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_37      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_40      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_50      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_52      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_56      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_44      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_49      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_55      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_32      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_41      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_63      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_60      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_26      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_34      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_4       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_58      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_30      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_61      |                                           |                4 |             12 |
|  U8/clkdiv_BUFG[1]           |                                   | U9/rst                                    |                9 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_27      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_46      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_8       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_10      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_11      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_2       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_19      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_21      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_7       |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_20      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_22      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_14      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_23      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_24      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_15      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_16      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_12      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_13      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_17      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_18      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_59      |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_53      |                                           |                4 |             12 |
|  U1/U1/ImmSel_reg[1]_i_2_n_0 |                                   |                                           |                6 |             13 |
| ~U8/Clk_CPU_BUFG             | U7/LED_P2S/buffer[0]_i_1_n_0      |                                           |                3 |             16 |
|  U8/Clk_CPU_BUFG             | U4/GPIOf0000000_we                | U9/rst                                    |                7 |             18 |
|  clk_100mhz_IBUF_BUFG        | U9/pulse_out[3]_i_2_n_0           |                                           |                5 |             18 |
|  clk_100mhz_IBUF_BUFG        |                                   | U11/vga_debugger/display_addr[11]_i_1_n_0 |                5 |             22 |
|  clk_100mhz_IBUF_BUFG        |                                   |                                           |               11 |             27 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[12][0][0]      | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[19][0][0]      | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[25][0][0]      | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[10][0][0]      | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[21][0][0]      | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[22][0][0]      | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[11][0][0]      | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[29][0][0]      | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[4][0][0]       | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[15][0][0]      | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[18][0][0]      | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[26][0][0]      | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[27][0][0]      | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[28][0][0]      | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[16][0][0]      | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[20][0][0]      | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[24][0][0]      | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[2][0][0]       | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[30][0][0]      | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[13][0][0]      | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[31][0]_1[0]    | U9/rst                                    |               27 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[6][0][0]       | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[17][0][0]      | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[7][0][0]       | U9/rst                                    |               21 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[5][0][0]       | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[8][0][0]       | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[3][0][0]       | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG             |                                   | U9/rst                                    |               17 |             32 |
| ~U8/Clk_CPU_BUFG             | U10/counter0_Lock                 | U9/rst                                    |                9 |             32 |
| ~U8/Clk_CPU_BUFG             | U10/counter1_Lock                 | U9/rst                                    |               10 |             32 |
| ~U8/Clk_CPU_BUFG             | U10/counter2_Lock                 | U9/rst                                    |                8 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U0/RV_int_0/MEPC[31]_i_1_n_0   | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/E[0]                        | U9/rst                                    |               18 |             32 |
|  U8/clkdiv_BUFG[6]           | U10/counter0[31]                  | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[9][0][0]       | U9/rst                                    |               23 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[14][0][0]      | U9/rst                                    |               22 |             32 |
|  U8/Clk_CPU_BUFG             | U1/U1/register_reg[23][0][0]      | U9/rst                                    |               21 |             32 |
|  clk_100mhz_IBUF_BUFG        | U9/sel                            | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  clk_100mhz_IBUF_BUFG        | U9/rst_counter[0]_i_1_n_0         | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  U8/clkdiv_BUFG[11]          | U10/counter2[32]_i_1_n_0          | U9/rst                                    |               10 |             33 |
|  U8/clkdiv_BUFG[9]           | U10/counter1[32]_i_1_n_0          | U9/rst                                    |               12 |             33 |
|  clk_100mhz_IBUF_BUFG        |                                   | U9/rst                                    |               10 |             36 |
| ~U8/Clk_CPU_BUFG             | U4/GPIOe0000000_we                |                                           |               30 |             48 |
|  clk_100mhz_IBUF_BUFG        | U6/inst/M2/buffer[0]_i_1_n_0      |                                           |               33 |             64 |
+------------------------------+-----------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     2 |
| 10     |                     1 |
| 12     |                    65 |
| 13     |                     1 |
| 16+    |                    49 |
+--------+-----------------------+


