
ECEN-361-Laser-Harp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047c8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00034f70  08004950  08004950  00014950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080398c0  080398c0  00050190  2**0
                  CONTENTS
  4 .ARM          00000008  080398c0  080398c0  000498c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080398c8  080398c8  00050190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080398c8  080398c8  000498c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080398cc  080398cc  000498cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  080398d0  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000190  08039a60  00050190  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  08039a60  00050480  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050190  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000501c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025dcd  00000000  00000000  00050203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d9e  00000000  00000000  00075fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00013975  00000000  00000000  00079d6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010f8  00000000  00000000  0008d6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001ea5  00000000  00000000  0008e7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028229  00000000  00000000  00090685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00027399  00000000  00000000  000b88ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f83f9  00000000  00000000  000dfc47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003908  00000000  00000000  001d8040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  001db948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000190 	.word	0x20000190
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004938 	.word	0x08004938

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000194 	.word	0x20000194
 80001c4:	08004938 	.word	0x08004938

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	0000      	movs	r0, r0
	...

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b510      	push	{r4, lr}
 80004ca:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004cc:	2244      	movs	r2, #68	; 0x44
 80004ce:	2100      	movs	r1, #0
 80004d0:	a806      	add	r0, sp, #24
 80004d2:	f004 fa05 	bl	80048e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d6:	2300      	movs	r3, #0

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004d8:	f44f 7000 	mov.w	r0, #512	; 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004dc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80004e0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80004e4:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004e6:	f002 faf3 	bl	8002ad0 <HAL_PWREx_ControlVoltageScaling>
 80004ea:	b108      	cbz	r0, 80004f0 <SystemClock_Config+0x28>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ec:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ee:	e7fe      	b.n	80004ee <SystemClock_Config+0x26>
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80004f0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8000548 <SystemClock_Config+0x80>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f8:	2210      	movs	r2, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004fa:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fc:	e9cd 1209 	strd	r1, r2, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000500:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000502:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000504:	220a      	movs	r2, #10
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000506:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800050a:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800050c:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800050e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000512:	9112      	str	r1, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000514:	9213      	str	r2, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000516:	f002 fbbd 	bl	8002c94 <HAL_RCC_OscConfig>
 800051a:	4603      	mov	r3, r0
 800051c:	b108      	cbz	r0, 8000522 <SystemClock_Config+0x5a>
 800051e:	b672      	cpsid	i
  while (1)
 8000520:	e7fe      	b.n	8000520 <SystemClock_Config+0x58>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000522:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000524:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000526:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000528:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800052c:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000530:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000534:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000536:	f002 fe95 	bl	8003264 <HAL_RCC_ClockConfig>
 800053a:	b108      	cbz	r0, 8000540 <SystemClock_Config+0x78>
 800053c:	b672      	cpsid	i
  while (1)
 800053e:	e7fe      	b.n	800053e <SystemClock_Config+0x76>
}
 8000540:	b018      	add	sp, #96	; 0x60
 8000542:	bd10      	pop	{r4, pc}
 8000544:	f3af 8000 	nop.w
 8000548:	00000007 	.word	0x00000007
 800054c:	00000002 	.word	0x00000002

08000550 <main>:
{
 8000550:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000552:	2400      	movs	r4, #0
{
 8000554:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 8000556:	f001 fc6f 	bl	8001e38 <HAL_Init>
  SystemClock_Config();
 800055a:	f7ff ffb5 	bl	80004c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000562:	4b93      	ldr	r3, [pc, #588]	; (80007b0 <main+0x260>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	940c      	str	r4, [sp, #48]	; 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000566:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000568:	4892      	ldr	r0, [pc, #584]	; (80007b4 <main+0x264>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800056a:	f042 0204 	orr.w	r2, r2, #4
 800056e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000570:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000572:	f002 0204 	and.w	r2, r2, #4
 8000576:	9201      	str	r2, [sp, #4]
 8000578:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800057a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800057c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000580:	64da      	str	r2, [r3, #76]	; 0x4c
 8000582:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000584:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000588:	9202      	str	r2, [sp, #8]
 800058a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800058e:	f042 0201 	orr.w	r2, r2, #1
 8000592:	64da      	str	r2, [r3, #76]	; 0x4c
 8000594:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000596:	f002 0201 	and.w	r2, r2, #1
 800059a:	9203      	str	r2, [sp, #12]
 800059c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005a0:	f042 0202 	orr.w	r2, r2, #2
 80005a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80005a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a8:	f003 0302 	and.w	r3, r3, #2
 80005ac:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pin = NOTE_1_Pin|NOTE_5_Pin|NOTE_6_Pin|NOTE_7_Pin
 80005ae:	22f1      	movs	r2, #241	; 0xf1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = NOTE_1_Pin|NOTE_5_Pin|NOTE_6_Pin|NOTE_7_Pin
 80005b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80005b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ba:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005bc:	f001 fe66 	bl	800228c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NOTE_2_Pin|NOTE_3_Pin|NOTE_4_Pin|NOTE_9_Pin
 80005c0:	f640 720e 	movw	r2, #3854	; 0xf0e
 80005c4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c8:	487a      	ldr	r0, [pc, #488]	; (80007b4 <main+0x264>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005cc:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = NOTE_2_Pin|NOTE_3_Pin|NOTE_4_Pin|NOTE_9_Pin
 80005ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d2:	f001 fe5b 	bl	800228c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TOP_BTN_Pin|BOTTOM_BTN_Pin|LEFT_BTN_Pin|RIGHT_BTN_Pin;
 80005d6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80005da:	f44f 4270 	mov.w	r2, #61440	; 0xf000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005de:	4876      	ldr	r0, [pc, #472]	; (80007b8 <main+0x268>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e2:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = TOP_BTN_Pin|BOTTOM_BTN_Pin|LEFT_BTN_Pin|RIGHT_BTN_Pin;
 80005e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e8:	f001 fe50 	bl	800228c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80005ec:	4622      	mov	r2, r4
 80005ee:	4621      	mov	r1, r4
 80005f0:	2007      	movs	r0, #7
 80005f2:	f001 fc6f 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80005f6:	2007      	movs	r0, #7
 80005f8:	f001 fcaa 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80005fc:	4622      	mov	r2, r4
 80005fe:	4621      	mov	r1, r4
 8000600:	2008      	movs	r0, #8
 8000602:	f001 fc67 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000606:	2008      	movs	r0, #8
 8000608:	f001 fca2 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800060c:	4622      	mov	r2, r4
 800060e:	4621      	mov	r1, r4
 8000610:	2009      	movs	r0, #9
 8000612:	f001 fc5f 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000616:	2009      	movs	r0, #9
 8000618:	f001 fc9a 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800061c:	4622      	mov	r2, r4
 800061e:	4621      	mov	r1, r4
 8000620:	200a      	movs	r0, #10
 8000622:	f001 fc57 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000626:	200a      	movs	r0, #10
 8000628:	f001 fc92 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800062c:	4622      	mov	r2, r4
 800062e:	4621      	mov	r1, r4
 8000630:	2017      	movs	r0, #23
 8000632:	f001 fc4f 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000636:	2017      	movs	r0, #23
 8000638:	f001 fc8a 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800063c:	4622      	mov	r2, r4
 800063e:	4621      	mov	r1, r4
 8000640:	2028      	movs	r0, #40	; 0x28
 8000642:	f001 fc47 	bl	8001ed4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000646:	2028      	movs	r0, #40	; 0x28
 8000648:	f001 fc82 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 800064c:	485b      	ldr	r0, [pc, #364]	; (80007bc <main+0x26c>)
  huart2.Init.BaudRate = 115200;
 800064e:	4a5c      	ldr	r2, [pc, #368]	; (80007c0 <main+0x270>)
 8000650:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000654:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000658:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800065a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800065e:	e9c0 4304 	strd	r4, r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000662:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000666:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066a:	f004 f905 	bl	8004878 <HAL_UART_Init>
 800066e:	b108      	cbz	r0, 8000674 <main+0x124>
 8000670:	b672      	cpsid	i
  while (1)
 8000672:	e7fe      	b.n	8000672 <main+0x122>
  hdac1.Instance = DAC1;
 8000674:	4c53      	ldr	r4, [pc, #332]	; (80007c4 <main+0x274>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000676:	4601      	mov	r1, r0
 8000678:	2224      	movs	r2, #36	; 0x24
 800067a:	a808      	add	r0, sp, #32
 800067c:	f004 f930 	bl	80048e0 <memset>
  hdac1.Instance = DAC1;
 8000680:	4b51      	ldr	r3, [pc, #324]	; (80007c8 <main+0x278>)
 8000682:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000684:	4620      	mov	r0, r4
 8000686:	f001 fc8b 	bl	8001fa0 <HAL_DAC_Init>
 800068a:	b108      	cbz	r0, 8000690 <main+0x140>
 800068c:	b672      	cpsid	i
  while (1)
 800068e:	e7fe      	b.n	800068e <main+0x13e>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000690:	e9cd 0008 	strd	r0, r0, [sp, #32]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000694:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000698:	4602      	mov	r2, r0
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800069a:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800069c:	a908      	add	r1, sp, #32
 800069e:	4620      	mov	r0, r4
 80006a0:	f001 fd10 	bl	80020c4 <HAL_DAC_ConfigChannel>
 80006a4:	b108      	cbz	r0, 80006aa <main+0x15a>
 80006a6:	b672      	cpsid	i
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <main+0x158>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80006aa:	2210      	movs	r2, #16
 80006ac:	a908      	add	r1, sp, #32
 80006ae:	4620      	mov	r0, r4
 80006b0:	f001 fd08 	bl	80020c4 <HAL_DAC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	b9c0      	cbnz	r0, 80006ea <main+0x19a>
  htim15.Instance = TIM15;
 80006b8:	4c44      	ldr	r4, [pc, #272]	; (80007cc <main+0x27c>)
 80006ba:	4945      	ldr	r1, [pc, #276]	; (80007d0 <main+0x280>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006bc:	9005      	str	r0, [sp, #20]
  htim15.Init.Prescaler = 80-1;
 80006be:	224f      	movs	r2, #79	; 0x4f
 80006c0:	e9c4 1200 	strd	r1, r2, [r4]
  htim15.Init.Period = 9;
 80006c4:	2109      	movs	r1, #9
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006c6:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80006ca:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  htim15.Init.Period = 9;
 80006ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
  htim15.Init.RepetitionCounter = 0;
 80006d2:	e9c4 0004 	strd	r0, r0, [r4, #16]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006d6:	2280      	movs	r2, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80006d8:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006da:	e9cd 3306 	strd	r3, r3, [sp, #24]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006de:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80006e0:	f003 f9cc 	bl	8003a7c <HAL_TIM_Base_Init>
 80006e4:	b118      	cbz	r0, 80006ee <main+0x19e>
 80006e6:	b672      	cpsid	i
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <main+0x198>
 80006ea:	b672      	cpsid	i
 80006ec:	e7fe      	b.n	80006ec <main+0x19c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80006f2:	a908      	add	r1, sp, #32
 80006f4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006f6:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80006f8:	f003 fa8a 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 80006fc:	4603      	mov	r3, r0
 80006fe:	b108      	cbz	r0, 8000704 <main+0x1b4>
 8000700:	b672      	cpsid	i
  while (1)
 8000702:	e7fe      	b.n	8000702 <main+0x1b2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000704:	a905      	add	r1, sp, #20
 8000706:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000708:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800070a:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800070c:	f003 fbe2 	bl	8003ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8000710:	4603      	mov	r3, r0
 8000712:	b108      	cbz	r0, 8000718 <main+0x1c8>
 8000714:	b672      	cpsid	i
  while (1)
 8000716:	e7fe      	b.n	8000716 <main+0x1c6>
  hi2c1.Instance = I2C1;
 8000718:	4c2e      	ldr	r4, [pc, #184]	; (80007d4 <main+0x284>)
  hi2c1.Init.Timing = 0x10909CEC;
 800071a:	492f      	ldr	r1, [pc, #188]	; (80007d8 <main+0x288>)
  hi2c1.Instance = I2C1;
 800071c:	482f      	ldr	r0, [pc, #188]	; (80007dc <main+0x28c>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800071e:	6223      	str	r3, [r4, #32]
  hi2c1.Init.Timing = 0x10909CEC;
 8000720:	e9c4 0100 	strd	r0, r1, [r4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000724:	2201      	movs	r2, #1
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000726:	4620      	mov	r0, r4
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000728:	e9c4 3202 	strd	r3, r2, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 800072c:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000730:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000734:	f001 ff7a 	bl	800262c <HAL_I2C_Init>
 8000738:	4601      	mov	r1, r0
 800073a:	b108      	cbz	r0, 8000740 <main+0x1f0>
 800073c:	b672      	cpsid	i
  while (1)
 800073e:	e7fe      	b.n	800073e <main+0x1ee>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000740:	4620      	mov	r0, r4
 8000742:	f002 f967 	bl	8002a14 <HAL_I2CEx_ConfigAnalogFilter>
 8000746:	4601      	mov	r1, r0
 8000748:	b108      	cbz	r0, 800074e <main+0x1fe>
 800074a:	b672      	cpsid	i
  while (1)
 800074c:	e7fe      	b.n	800074c <main+0x1fc>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800074e:	4620      	mov	r0, r4
 8000750:	f002 f98a 	bl	8002a68 <HAL_I2CEx_ConfigDigitalFilter>
 8000754:	b108      	cbz	r0, 800075a <main+0x20a>
 8000756:	b672      	cpsid	i
  while (1)
 8000758:	e7fe      	b.n	8000758 <main+0x208>
  htim16.Instance = TIM16;
 800075a:	4c21      	ldr	r4, [pc, #132]	; (80007e0 <main+0x290>)
 800075c:	4821      	ldr	r0, [pc, #132]	; (80007e4 <main+0x294>)
  htim16.Init.Prescaler = 3200-1;
 800075e:	f640 427f 	movw	r2, #3199	; 0xc7f
 8000762:	e9c4 0200 	strd	r0, r2, [r4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000766:	2300      	movs	r3, #0
  htim16.Init.Period = 100-1;
 8000768:	2163      	movs	r1, #99	; 0x63
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800076a:	2280      	movs	r2, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800076c:	4620      	mov	r0, r4
  htim16.Init.Period = 100-1;
 800076e:	e9c4 3102 	strd	r3, r1, [r4, #8]
  htim16.Init.RepetitionCounter = 0;
 8000772:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000776:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000778:	f003 f980 	bl	8003a7c <HAL_TIM_Base_Init>
 800077c:	4605      	mov	r5, r0
 800077e:	b108      	cbz	r0, 8000784 <main+0x234>
 8000780:	b672      	cpsid	i
  while (1)
 8000782:	e7fe      	b.n	8000782 <main+0x232>
  HAL_TIM_Base_Start_IT(&htim15); // Start the Music Interrupt Timer
 8000784:	4811      	ldr	r0, [pc, #68]	; (80007cc <main+0x27c>)
 8000786:	f003 fa05 	bl	8003b94 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16); // Star the Sustain Interrupt Timer
 800078a:	4620      	mov	r0, r4
 800078c:	f003 fa02 	bl	8003b94 <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2); // Start one of the dac channels
 8000790:	2110      	movs	r1, #16
 8000792:	480c      	ldr	r0, [pc, #48]	; (80007c4 <main+0x274>)
 8000794:	f001 fc1a 	bl	8001fcc <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1); // Start one of the dac channels
 8000798:	4629      	mov	r1, r5
 800079a:	480a      	ldr	r0, [pc, #40]	; (80007c4 <main+0x274>)
 800079c:	f001 fc16 	bl	8001fcc <HAL_DAC_Start>
  tranposition__increment_octave();
 80007a0:	f001 f8e4 	bl	800196c <tranposition__increment_octave>
  menu_init();
 80007a4:	f000 f9e6 	bl	8000b74 <menu_init>
  lcd_init();
 80007a8:	f000 fa48 	bl	8000c3c <lcd_init>
  while (1)
 80007ac:	e7fe      	b.n	80007ac <main+0x25c>
 80007ae:	bf00      	nop
 80007b0:	40021000 	.word	0x40021000
 80007b4:	48000800 	.word	0x48000800
 80007b8:	48000400 	.word	0x48000400
 80007bc:	200002dc 	.word	0x200002dc
 80007c0:	40004400 	.word	0x40004400
 80007c4:	200001dc 	.word	0x200001dc
 80007c8:	40007400 	.word	0x40007400
 80007cc:	20000244 	.word	0x20000244
 80007d0:	40014000 	.word	0x40014000
 80007d4:	200001f0 	.word	0x200001f0
 80007d8:	10909cec 	.word	0x10909cec
 80007dc:	40005400 	.word	0x40005400
 80007e0:	20000290 	.word	0x20000290
 80007e4:	40014400 	.word	0x40014400

080007e8 <HAL_GPIO_EXTI_Callback>:
	switch (GPIO_Pin) {
 80007e8:	2840      	cmp	r0, #64	; 0x40
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80007ea:	b510      	push	{r4, lr}
 80007ec:	4601      	mov	r1, r0
	switch (GPIO_Pin) {
 80007ee:	f000 8123 	beq.w	8000a38 <HAL_GPIO_EXTI_Callback+0x250>
 80007f2:	d83d      	bhi.n	8000870 <HAL_GPIO_EXTI_Callback+0x88>
 80007f4:	1e41      	subs	r1, r0, #1
 80007f6:	b28b      	uxth	r3, r1
 80007f8:	2b1f      	cmp	r3, #31
 80007fa:	d838      	bhi.n	800086e <HAL_GPIO_EXTI_Callback+0x86>
 80007fc:	291f      	cmp	r1, #31
 80007fe:	d836      	bhi.n	800086e <HAL_GPIO_EXTI_Callback+0x86>
 8000800:	e8df f011 	tbh	[pc, r1, lsl #1]
 8000804:	009f0089 	.word	0x009f0089
 8000808:	00cb0035 	.word	0x00cb0035
 800080c:	00350035 	.word	0x00350035
 8000810:	00b50035 	.word	0x00b50035
 8000814:	00350035 	.word	0x00350035
 8000818:	00350035 	.word	0x00350035
 800081c:	00350035 	.word	0x00350035
 8000820:	00e00035 	.word	0x00e00035
 8000824:	00350035 	.word	0x00350035
 8000828:	00350035 	.word	0x00350035
 800082c:	00350035 	.word	0x00350035
 8000830:	00350035 	.word	0x00350035
 8000834:	00350035 	.word	0x00350035
 8000838:	00350035 	.word	0x00350035
 800083c:	00350035 	.word	0x00350035
 8000840:	00730035 	.word	0x00730035
		if(HAL_GPIO_ReadPin(NOTE_11_GPIO_Port, NOTE_11_Pin) == 0)
 8000844:	48a2      	ldr	r0, [pc, #648]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_As] = 1;
 8000846:	4ca3      	ldr	r4, [pc, #652]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_11_GPIO_Port, NOTE_11_Pin) == 0)
 8000848:	f001 fe22 	bl	8002490 <HAL_GPIO_ReadPin>
 800084c:	2800      	cmp	r0, #0
 800084e:	f000 8108 	beq.w	8000a62 <HAL_GPIO_EXTI_Callback+0x27a>
		if(HAL_GPIO_ReadPin(NOTE_11_GPIO_Port, NOTE_11_Pin) == 1)
 8000852:	489f      	ldr	r0, [pc, #636]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000854:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000858:	f001 fe1a 	bl	8002490 <HAL_GPIO_ReadPin>
 800085c:	2801      	cmp	r0, #1
 800085e:	f000 8127 	beq.w	8000ab0 <HAL_GPIO_EXTI_Callback+0x2c8>
		sustain_As = active[NOTE_As] ? 1 : 0;
 8000862:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000864:	3b00      	subs	r3, #0
 8000866:	bf18      	it	ne
 8000868:	2301      	movne	r3, #1
 800086a:	4a9b      	ldr	r2, [pc, #620]	; (8000ad8 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800086c:	6013      	str	r3, [r2, #0]
}
 800086e:	bd10      	pop	{r4, pc}
	switch (GPIO_Pin) {
 8000870:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000874:	f000 80ba 	beq.w	80009ec <HAL_GPIO_EXTI_Callback+0x204>
 8000878:	d91b      	bls.n	80008b2 <HAL_GPIO_EXTI_Callback+0xca>
 800087a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800087e:	d0e1      	beq.n	8000844 <HAL_GPIO_EXTI_Callback+0x5c>
 8000880:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8000884:	d1f3      	bne.n	800086e <HAL_GPIO_EXTI_Callback+0x86>
		if(HAL_GPIO_ReadPin(NOTE_12_GPIO_Port, NOTE_12_Pin) == 0)
 8000886:	4892      	ldr	r0, [pc, #584]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_B] = 1;
 8000888:	4c92      	ldr	r4, [pc, #584]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_12_GPIO_Port, NOTE_12_Pin) == 0)
 800088a:	f001 fe01 	bl	8002490 <HAL_GPIO_ReadPin>
 800088e:	2800      	cmp	r0, #0
 8000890:	f000 80f0 	beq.w	8000a74 <HAL_GPIO_EXTI_Callback+0x28c>
		if(HAL_GPIO_ReadPin(NOTE_12_GPIO_Port, NOTE_12_Pin) == 1)
 8000894:	488e      	ldr	r0, [pc, #568]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000896:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089a:	f001 fdf9 	bl	8002490 <HAL_GPIO_ReadPin>
 800089e:	2801      	cmp	r0, #1
 80008a0:	f000 813e 	beq.w	8000b20 <HAL_GPIO_EXTI_Callback+0x338>
		sustain_B = active[NOTE_B] ? 1 : 0;
 80008a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008a6:	3b00      	subs	r3, #0
 80008a8:	bf18      	it	ne
 80008aa:	2301      	movne	r3, #1
 80008ac:	4a8b      	ldr	r2, [pc, #556]	; (8000adc <HAL_GPIO_EXTI_Callback+0x2f4>)
 80008ae:	6013      	str	r3, [r2, #0]
}
 80008b0:	bd10      	pop	{r4, pc}
	switch (GPIO_Pin) {
 80008b2:	2880      	cmp	r0, #128	; 0x80
 80008b4:	f000 80ae 	beq.w	8000a14 <HAL_GPIO_EXTI_Callback+0x22c>
 80008b8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80008bc:	d1d7      	bne.n	800086e <HAL_GPIO_EXTI_Callback+0x86>
		if(HAL_GPIO_ReadPin(NOTE_9_GPIO_Port, NOTE_9_Pin) == 0)
 80008be:	4884      	ldr	r0, [pc, #528]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_Gs] = 1;
 80008c0:	4c84      	ldr	r4, [pc, #528]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_9_GPIO_Port, NOTE_9_Pin) == 0)
 80008c2:	f001 fde5 	bl	8002490 <HAL_GPIO_ReadPin>
 80008c6:	2800      	cmp	r0, #0
 80008c8:	f000 80d7 	beq.w	8000a7a <HAL_GPIO_EXTI_Callback+0x292>
		if(HAL_GPIO_ReadPin(NOTE_9_GPIO_Port, NOTE_9_Pin) == 1)
 80008cc:	4880      	ldr	r0, [pc, #512]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80008ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d2:	f001 fddd 	bl	8002490 <HAL_GPIO_ReadPin>
 80008d6:	2801      	cmp	r0, #1
 80008d8:	f000 811f 	beq.w	8000b1a <HAL_GPIO_EXTI_Callback+0x332>
		sustain_Gs = active[NOTE_Gs] ? 1 : 0;
 80008dc:	6a23      	ldr	r3, [r4, #32]
 80008de:	3b00      	subs	r3, #0
 80008e0:	bf18      	it	ne
 80008e2:	2301      	movne	r3, #1
 80008e4:	4a7e      	ldr	r2, [pc, #504]	; (8000ae0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80008e6:	6013      	str	r3, [r2, #0]
}
 80008e8:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_6_GPIO_Port, NOTE_6_Pin) == 0)
 80008ea:	4879      	ldr	r0, [pc, #484]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_F] = 1;
 80008ec:	4c79      	ldr	r4, [pc, #484]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_6_GPIO_Port, NOTE_6_Pin) == 0)
 80008ee:	2120      	movs	r1, #32
 80008f0:	f001 fdce 	bl	8002490 <HAL_GPIO_ReadPin>
 80008f4:	2800      	cmp	r0, #0
 80008f6:	f000 80d2 	beq.w	8000a9e <HAL_GPIO_EXTI_Callback+0x2b6>
		if(HAL_GPIO_ReadPin(NOTE_6_GPIO_Port, NOTE_6_Pin) == 1)
 80008fa:	4875      	ldr	r0, [pc, #468]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80008fc:	2120      	movs	r1, #32
 80008fe:	f001 fdc7 	bl	8002490 <HAL_GPIO_ReadPin>
 8000902:	2801      	cmp	r0, #1
 8000904:	f000 8106 	beq.w	8000b14 <HAL_GPIO_EXTI_Callback+0x32c>
		sustain_F = active[NOTE_F] ? 1 : 0;
 8000908:	6963      	ldr	r3, [r4, #20]
 800090a:	3b00      	subs	r3, #0
 800090c:	bf18      	it	ne
 800090e:	2301      	movne	r3, #1
 8000910:	4a74      	ldr	r2, [pc, #464]	; (8000ae4 <HAL_GPIO_EXTI_Callback+0x2fc>)
 8000912:	6013      	str	r3, [r2, #0]
}
 8000914:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_1_GPIO_Port, NOTE_1_Pin) == 0)
 8000916:	486e      	ldr	r0, [pc, #440]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_C] = 1;
 8000918:	4c6e      	ldr	r4, [pc, #440]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_1_GPIO_Port, NOTE_1_Pin) == 0)
 800091a:	2101      	movs	r1, #1
 800091c:	f001 fdb8 	bl	8002490 <HAL_GPIO_ReadPin>
 8000920:	2800      	cmp	r0, #0
 8000922:	f000 80b9 	beq.w	8000a98 <HAL_GPIO_EXTI_Callback+0x2b0>
		if(HAL_GPIO_ReadPin(NOTE_1_GPIO_Port, NOTE_1_Pin) == 1)
 8000926:	486a      	ldr	r0, [pc, #424]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000928:	2101      	movs	r1, #1
 800092a:	f001 fdb1 	bl	8002490 <HAL_GPIO_ReadPin>
 800092e:	2801      	cmp	r0, #1
 8000930:	f000 80ed 	beq.w	8000b0e <HAL_GPIO_EXTI_Callback+0x326>
		sustain_C = active[NOTE_C] ? 1 : 0; //set sustain_note variables to 1 when the notes are active and 0 when they are inactive
 8000934:	6823      	ldr	r3, [r4, #0]
 8000936:	3b00      	subs	r3, #0
 8000938:	bf18      	it	ne
 800093a:	2301      	movne	r3, #1
 800093c:	4a6a      	ldr	r2, [pc, #424]	; (8000ae8 <HAL_GPIO_EXTI_Callback+0x300>)
 800093e:	6013      	str	r3, [r2, #0]
}
 8000940:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_2_GPIO_Port, NOTE_2_Pin) == 0)
 8000942:	4863      	ldr	r0, [pc, #396]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_Cs] = 1;
 8000944:	4c63      	ldr	r4, [pc, #396]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_2_GPIO_Port, NOTE_2_Pin) == 0)
 8000946:	2102      	movs	r1, #2
 8000948:	f001 fda2 	bl	8002490 <HAL_GPIO_ReadPin>
 800094c:	2800      	cmp	r0, #0
 800094e:	f000 80a0 	beq.w	8000a92 <HAL_GPIO_EXTI_Callback+0x2aa>
		if(HAL_GPIO_ReadPin(NOTE_2_GPIO_Port, NOTE_2_Pin) == 1)
 8000952:	485f      	ldr	r0, [pc, #380]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000954:	2102      	movs	r1, #2
 8000956:	f001 fd9b 	bl	8002490 <HAL_GPIO_ReadPin>
 800095a:	2801      	cmp	r0, #1
 800095c:	f000 80b4 	beq.w	8000ac8 <HAL_GPIO_EXTI_Callback+0x2e0>
		sustain_Cs = active[NOTE_Cs] ? 1 : 0;
 8000960:	6863      	ldr	r3, [r4, #4]
 8000962:	3b00      	subs	r3, #0
 8000964:	bf18      	it	ne
 8000966:	2301      	movne	r3, #1
 8000968:	4a60      	ldr	r2, [pc, #384]	; (8000aec <HAL_GPIO_EXTI_Callback+0x304>)
 800096a:	6013      	str	r3, [r2, #0]
}
 800096c:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_4_GPIO_Port, NOTE_4_Pin) == 0)
 800096e:	4858      	ldr	r0, [pc, #352]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_Ds] = 1;
 8000970:	4c58      	ldr	r4, [pc, #352]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_4_GPIO_Port, NOTE_4_Pin) == 0)
 8000972:	2108      	movs	r1, #8
 8000974:	f001 fd8c 	bl	8002490 <HAL_GPIO_ReadPin>
 8000978:	2800      	cmp	r0, #0
 800097a:	f000 8087 	beq.w	8000a8c <HAL_GPIO_EXTI_Callback+0x2a4>
		if(HAL_GPIO_ReadPin(NOTE_4_GPIO_Port, NOTE_4_Pin) == 1)
 800097e:	4854      	ldr	r0, [pc, #336]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000980:	2108      	movs	r1, #8
 8000982:	f001 fd85 	bl	8002490 <HAL_GPIO_ReadPin>
 8000986:	2801      	cmp	r0, #1
 8000988:	f000 80be 	beq.w	8000b08 <HAL_GPIO_EXTI_Callback+0x320>
		sustain_Ds = active[NOTE_Ds] ? 1 : 0;
 800098c:	68e3      	ldr	r3, [r4, #12]
 800098e:	3b00      	subs	r3, #0
 8000990:	bf18      	it	ne
 8000992:	2301      	movne	r3, #1
 8000994:	4a56      	ldr	r2, [pc, #344]	; (8000af0 <HAL_GPIO_EXTI_Callback+0x308>)
 8000996:	6013      	str	r3, [r2, #0]
}
 8000998:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_3_GPIO_Port, NOTE_3_Pin) == 0)
 800099a:	484d      	ldr	r0, [pc, #308]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_D] = 1;
 800099c:	4c4d      	ldr	r4, [pc, #308]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_3_GPIO_Port, NOTE_3_Pin) == 0)
 800099e:	2104      	movs	r1, #4
 80009a0:	f001 fd76 	bl	8002490 <HAL_GPIO_ReadPin>
 80009a4:	2800      	cmp	r0, #0
 80009a6:	d06e      	beq.n	8000a86 <HAL_GPIO_EXTI_Callback+0x29e>
		if(HAL_GPIO_ReadPin(NOTE_3_GPIO_Port, NOTE_3_Pin) == 1)
 80009a8:	4849      	ldr	r0, [pc, #292]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80009aa:	2104      	movs	r1, #4
 80009ac:	f001 fd70 	bl	8002490 <HAL_GPIO_ReadPin>
 80009b0:	2801      	cmp	r0, #1
 80009b2:	f000 8086 	beq.w	8000ac2 <HAL_GPIO_EXTI_Callback+0x2da>
		sustain_D = active[NOTE_D] ? 1 : 0;
 80009b6:	68a3      	ldr	r3, [r4, #8]
 80009b8:	3b00      	subs	r3, #0
 80009ba:	bf18      	it	ne
 80009bc:	2301      	movne	r3, #1
 80009be:	4a4d      	ldr	r2, [pc, #308]	; (8000af4 <HAL_GPIO_EXTI_Callback+0x30c>)
 80009c0:	6013      	str	r3, [r2, #0]
}
 80009c2:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_5_GPIO_Port, NOTE_5_Pin) == 0)
 80009c4:	4842      	ldr	r0, [pc, #264]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_E] = 1;
 80009c6:	4c43      	ldr	r4, [pc, #268]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_5_GPIO_Port, NOTE_5_Pin) == 0)
 80009c8:	2110      	movs	r1, #16
 80009ca:	f001 fd61 	bl	8002490 <HAL_GPIO_ReadPin>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	d056      	beq.n	8000a80 <HAL_GPIO_EXTI_Callback+0x298>
		if(HAL_GPIO_ReadPin(NOTE_5_GPIO_Port, NOTE_5_Pin) == 1)
 80009d2:	483f      	ldr	r0, [pc, #252]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80009d4:	2110      	movs	r1, #16
 80009d6:	f001 fd5b 	bl	8002490 <HAL_GPIO_ReadPin>
 80009da:	2801      	cmp	r0, #1
 80009dc:	d062      	beq.n	8000aa4 <HAL_GPIO_EXTI_Callback+0x2bc>
		sustain_E = active[NOTE_E] ? 1 : 0;
 80009de:	6923      	ldr	r3, [r4, #16]
 80009e0:	3b00      	subs	r3, #0
 80009e2:	bf18      	it	ne
 80009e4:	2301      	movne	r3, #1
 80009e6:	4a44      	ldr	r2, [pc, #272]	; (8000af8 <HAL_GPIO_EXTI_Callback+0x310>)
 80009e8:	6013      	str	r3, [r2, #0]
}
 80009ea:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_10_GPIO_Port, NOTE_10_Pin) == 0)
 80009ec:	4838      	ldr	r0, [pc, #224]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_A] = 1;
 80009ee:	4c39      	ldr	r4, [pc, #228]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_10_GPIO_Port, NOTE_10_Pin) == 0)
 80009f0:	f001 fd4e 	bl	8002490 <HAL_GPIO_ReadPin>
 80009f4:	2800      	cmp	r0, #0
 80009f6:	d03a      	beq.n	8000a6e <HAL_GPIO_EXTI_Callback+0x286>
		if(HAL_GPIO_ReadPin(NOTE_10_GPIO_Port, NOTE_10_Pin) == 1)
 80009f8:	4835      	ldr	r0, [pc, #212]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80009fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009fe:	f001 fd47 	bl	8002490 <HAL_GPIO_ReadPin>
 8000a02:	2801      	cmp	r0, #1
 8000a04:	d05a      	beq.n	8000abc <HAL_GPIO_EXTI_Callback+0x2d4>
		sustain_A = active[NOTE_A] ? 1 : 0;
 8000a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a08:	3b00      	subs	r3, #0
 8000a0a:	bf18      	it	ne
 8000a0c:	2301      	movne	r3, #1
 8000a0e:	4a3b      	ldr	r2, [pc, #236]	; (8000afc <HAL_GPIO_EXTI_Callback+0x314>)
 8000a10:	6013      	str	r3, [r2, #0]
}
 8000a12:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_8_GPIO_Port, NOTE_8_Pin) == 0)
 8000a14:	482e      	ldr	r0, [pc, #184]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_G] = 1;
 8000a16:	4c2f      	ldr	r4, [pc, #188]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_8_GPIO_Port, NOTE_8_Pin) == 0)
 8000a18:	f001 fd3a 	bl	8002490 <HAL_GPIO_ReadPin>
 8000a1c:	b320      	cbz	r0, 8000a68 <HAL_GPIO_EXTI_Callback+0x280>
		if(HAL_GPIO_ReadPin(NOTE_8_GPIO_Port, NOTE_8_Pin) == 1)
 8000a1e:	482c      	ldr	r0, [pc, #176]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000a20:	2180      	movs	r1, #128	; 0x80
 8000a22:	f001 fd35 	bl	8002490 <HAL_GPIO_ReadPin>
 8000a26:	2801      	cmp	r0, #1
 8000a28:	d045      	beq.n	8000ab6 <HAL_GPIO_EXTI_Callback+0x2ce>
		sustain_G = active[NOTE_G] ? 1 : 0;
 8000a2a:	69e3      	ldr	r3, [r4, #28]
 8000a2c:	3b00      	subs	r3, #0
 8000a2e:	bf18      	it	ne
 8000a30:	2301      	movne	r3, #1
 8000a32:	4a33      	ldr	r2, [pc, #204]	; (8000b00 <HAL_GPIO_EXTI_Callback+0x318>)
 8000a34:	6013      	str	r3, [r2, #0]
}
 8000a36:	bd10      	pop	{r4, pc}
		if(HAL_GPIO_ReadPin(NOTE_7_GPIO_Port, NOTE_7_Pin) == 0)
 8000a38:	4825      	ldr	r0, [pc, #148]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
			active[NOTE_Fs] = 1;
 8000a3a:	4c26      	ldr	r4, [pc, #152]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x2ec>)
		if(HAL_GPIO_ReadPin(NOTE_7_GPIO_Port, NOTE_7_Pin) == 0)
 8000a3c:	f001 fd28 	bl	8002490 <HAL_GPIO_ReadPin>
 8000a40:	b160      	cbz	r0, 8000a5c <HAL_GPIO_EXTI_Callback+0x274>
		if(HAL_GPIO_ReadPin(NOTE_7_GPIO_Port, NOTE_7_Pin) == 1)
 8000a42:	4823      	ldr	r0, [pc, #140]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000a44:	2140      	movs	r1, #64	; 0x40
 8000a46:	f001 fd23 	bl	8002490 <HAL_GPIO_ReadPin>
 8000a4a:	2801      	cmp	r0, #1
 8000a4c:	d02d      	beq.n	8000aaa <HAL_GPIO_EXTI_Callback+0x2c2>
		sustain_Fs = active[NOTE_Fs] ? 1 : 0;
 8000a4e:	69a3      	ldr	r3, [r4, #24]
 8000a50:	3b00      	subs	r3, #0
 8000a52:	bf18      	it	ne
 8000a54:	2301      	movne	r3, #1
 8000a56:	4a2b      	ldr	r2, [pc, #172]	; (8000b04 <HAL_GPIO_EXTI_Callback+0x31c>)
 8000a58:	6013      	str	r3, [r2, #0]
}
 8000a5a:	bd10      	pop	{r4, pc}
			active[NOTE_Fs] = 1;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61a3      	str	r3, [r4, #24]
 8000a60:	e7ef      	b.n	8000a42 <HAL_GPIO_EXTI_Callback+0x25a>
			active[NOTE_As] = 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	62a3      	str	r3, [r4, #40]	; 0x28
 8000a66:	e6f4      	b.n	8000852 <HAL_GPIO_EXTI_Callback+0x6a>
			active[NOTE_G] = 1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	61e3      	str	r3, [r4, #28]
 8000a6c:	e7d7      	b.n	8000a1e <HAL_GPIO_EXTI_Callback+0x236>
			active[NOTE_A] = 1;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	6263      	str	r3, [r4, #36]	; 0x24
 8000a72:	e7c1      	b.n	80009f8 <HAL_GPIO_EXTI_Callback+0x210>
			active[NOTE_B] = 1;
 8000a74:	2301      	movs	r3, #1
 8000a76:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a78:	e70c      	b.n	8000894 <HAL_GPIO_EXTI_Callback+0xac>
			active[NOTE_Gs] = 1;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	6223      	str	r3, [r4, #32]
 8000a7e:	e725      	b.n	80008cc <HAL_GPIO_EXTI_Callback+0xe4>
			active[NOTE_E] = 1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	6123      	str	r3, [r4, #16]
 8000a84:	e7a5      	b.n	80009d2 <HAL_GPIO_EXTI_Callback+0x1ea>
			active[NOTE_D] = 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	60a3      	str	r3, [r4, #8]
 8000a8a:	e78d      	b.n	80009a8 <HAL_GPIO_EXTI_Callback+0x1c0>
			active[NOTE_Ds] = 1;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	60e3      	str	r3, [r4, #12]
 8000a90:	e775      	b.n	800097e <HAL_GPIO_EXTI_Callback+0x196>
			active[NOTE_Cs] = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	6063      	str	r3, [r4, #4]
 8000a96:	e75c      	b.n	8000952 <HAL_GPIO_EXTI_Callback+0x16a>
			active[NOTE_C] = 1;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	6023      	str	r3, [r4, #0]
 8000a9c:	e743      	b.n	8000926 <HAL_GPIO_EXTI_Callback+0x13e>
			active[NOTE_F] = 1;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	6163      	str	r3, [r4, #20]
 8000aa2:	e72a      	b.n	80008fa <HAL_GPIO_EXTI_Callback+0x112>
			active[NOTE_E] = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	6123      	str	r3, [r4, #16]
 8000aa8:	e79d      	b.n	80009e6 <HAL_GPIO_EXTI_Callback+0x1fe>
			active[NOTE_Fs] = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61a3      	str	r3, [r4, #24]
 8000aae:	e7d2      	b.n	8000a56 <HAL_GPIO_EXTI_Callback+0x26e>
			active[NOTE_As] = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ab4:	e6d9      	b.n	800086a <HAL_GPIO_EXTI_Callback+0x82>
			active[NOTE_G] = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61e3      	str	r3, [r4, #28]
 8000aba:	e7ba      	b.n	8000a32 <HAL_GPIO_EXTI_Callback+0x24a>
			active[NOTE_A] = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	6263      	str	r3, [r4, #36]	; 0x24
 8000ac0:	e7a5      	b.n	8000a0e <HAL_GPIO_EXTI_Callback+0x226>
			active[NOTE_D] = 0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60a3      	str	r3, [r4, #8]
 8000ac6:	e77a      	b.n	80009be <HAL_GPIO_EXTI_Callback+0x1d6>
			active[NOTE_Cs] = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	6063      	str	r3, [r4, #4]
 8000acc:	e74c      	b.n	8000968 <HAL_GPIO_EXTI_Callback+0x180>
 8000ace:	bf00      	nop
 8000ad0:	48000800 	.word	0x48000800
 8000ad4:	200001ac 	.word	0x200001ac
 8000ad8:	20000398 	.word	0x20000398
 8000adc:	2000039c 	.word	0x2000039c
 8000ae0:	200003c0 	.word	0x200003c0
 8000ae4:	200003b4 	.word	0x200003b4
 8000ae8:	200003a0 	.word	0x200003a0
 8000aec:	200003a4 	.word	0x200003a4
 8000af0:	200003ac 	.word	0x200003ac
 8000af4:	200003a8 	.word	0x200003a8
 8000af8:	200003b0 	.word	0x200003b0
 8000afc:	20000394 	.word	0x20000394
 8000b00:	200003bc 	.word	0x200003bc
 8000b04:	200003b8 	.word	0x200003b8
			active[NOTE_Ds] = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60e3      	str	r3, [r4, #12]
 8000b0c:	e742      	b.n	8000994 <HAL_GPIO_EXTI_Callback+0x1ac>
			active[NOTE_C] = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	6023      	str	r3, [r4, #0]
 8000b12:	e713      	b.n	800093c <HAL_GPIO_EXTI_Callback+0x154>
			active[NOTE_F] = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	6163      	str	r3, [r4, #20]
 8000b18:	e6fa      	b.n	8000910 <HAL_GPIO_EXTI_Callback+0x128>
			active[NOTE_Gs] = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	6223      	str	r3, [r4, #32]
 8000b1e:	e6e1      	b.n	80008e4 <HAL_GPIO_EXTI_Callback+0xfc>
			active[NOTE_B] = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000b24:	e6c2      	b.n	80008ac <HAL_GPIO_EXTI_Callback+0xc4>
 8000b26:	bf00      	nop

08000b28 <HAL_TIM_PeriodElapsedCallback>:
	if(htim == &htim16 )
 8000b28:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b2a:	4298      	cmp	r0, r3
 8000b2c:	d003      	beq.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0xe>
	if (htim == &htim15 )
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b30:	4298      	cmp	r0, r3
 8000b32:	d002      	beq.n	8000b3a <HAL_TIM_PeriodElapsedCallback+0x12>
 8000b34:	4770      	bx	lr
		update_decay_values();
 8000b36:	f000 bca5 	b.w	8001484 <update_decay_values>
{
 8000b3a:	b500      	push	{lr}
 8000b3c:	b083      	sub	sp, #12
		int wave = tranposition__note_update();
 8000b3e:	f000 ff3b 	bl	80019b8 <tranposition__note_update>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, wave);
 8000b42:	2200      	movs	r2, #0
		int wave = tranposition__note_update();
 8000b44:	4603      	mov	r3, r0
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, wave);
 8000b46:	2110      	movs	r1, #16
 8000b48:	4808      	ldr	r0, [pc, #32]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000b4a:	9301      	str	r3, [sp, #4]
 8000b4c:	f001 fa6c 	bl	8002028 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, wave);
 8000b50:	2200      	movs	r2, #0
 8000b52:	9b01      	ldr	r3, [sp, #4]
 8000b54:	4805      	ldr	r0, [pc, #20]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000b56:	4611      	mov	r1, r2
}
 8000b58:	b003      	add	sp, #12
 8000b5a:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, wave);
 8000b5e:	f001 ba63 	b.w	8002028 <HAL_DAC_SetValue>
 8000b62:	bf00      	nop
 8000b64:	20000290 	.word	0x20000290
 8000b68:	20000244 	.word	0x20000244
 8000b6c:	200001dc 	.word	0x200001dc

08000b70 <Error_Handler>:
 8000b70:	b672      	cpsid	i
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <Error_Handler+0x2>

08000b74 <menu_init>:

char buffer[32];

int sustain_flag = 0;

void menu_init(void) {
 8000b74:	b538      	push	{r3, r4, r5, lr}
    current_menu_item = MENU_ITEM_OCTAVE;
 8000b76:	4c2a      	ldr	r4, [pc, #168]	; (8000c20 <menu_init+0xac>)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	7023      	strb	r3, [r4, #0]
    current_setting_value = 0;
    lcd_init();  // Assuming lcd_init() initializes your LCD display
 8000b7c:	f000 f85e 	bl	8000c3c <lcd_init>
    menu_update_display();
}

void menu_update_display(void) {

    lcd_clear();  // Assuming lcd_clear() clears the LCD display
 8000b80:	f000 faa0 	bl	80010c4 <lcd_clear>
    switch (current_menu_item) {
 8000b84:	7823      	ldrb	r3, [r4, #0]
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	d849      	bhi.n	8000c1e <menu_init+0xaa>
 8000b8a:	e8df f003 	tbb	[pc, r3]
 8000b8e:	2515      	.short	0x2515
 8000b90:	3634      	.short	0x3634
 8000b92:	03          	.byte	0x03
 8000b93:	00          	.byte	0x00
            snprintf(buffer, sizeof(buffer), "Sustain: up ON, down OFF");
            lcd_set_cursor(0, 0);
            lcd_write_string(buffer);
            break;
        case MENU_ITEM_TRANSPOSITION:
            snprintf(buffer, sizeof(buffer), "Transposition: up inc, down dec");
 8000b94:	4d23      	ldr	r5, [pc, #140]	; (8000c24 <menu_init+0xb0>)
 8000b96:	4c24      	ldr	r4, [pc, #144]	; (8000c28 <menu_init+0xb4>)
 8000b98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ba0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            lcd_set_cursor(0, 0);
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4608      	mov	r0, r1
 8000ba8:	f000 fa36 	bl	8001018 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000bac:	f1a4 0010 	sub.w	r0, r4, #16
}
 8000bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            lcd_write_string(buffer);
 8000bb4:	f000 b9d4 	b.w	8000f60 <lcd_write_string>
            snprintf(buffer, sizeof(buffer), "Octave: ");
 8000bb8:	4b1c      	ldr	r3, [pc, #112]	; (8000c2c <menu_init+0xb8>)
 8000bba:	4c1b      	ldr	r4, [pc, #108]	; (8000c28 <menu_init+0xb4>)
 8000bbc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000bc0:	c403      	stmia	r4!, {r0, r1}
            lcd_set_cursor(0, 0);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4608      	mov	r0, r1
            snprintf(buffer, sizeof(buffer), "Octave: ");
 8000bc6:	7022      	strb	r2, [r4, #0]
            lcd_set_cursor(0, 0);
 8000bc8:	f000 fa26 	bl	8001018 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000bcc:	f1a4 0008 	sub.w	r0, r4, #8
}
 8000bd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            lcd_write_string(buffer);
 8000bd4:	f000 b9c4 	b.w	8000f60 <lcd_write_string>
            snprintf(buffer, sizeof(buffer), "Instrument: ");
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <menu_init+0xbc>)
            snprintf(buffer, sizeof(buffer), "Echo/Delay: ");
 8000bda:	4c13      	ldr	r4, [pc, #76]	; (8000c28 <menu_init+0xb4>)
 8000bdc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bde:	c407      	stmia	r4!, {r0, r1, r2}
            lcd_set_cursor(0, 0);
 8000be0:	2100      	movs	r1, #0
 8000be2:	4608      	mov	r0, r1
            snprintf(buffer, sizeof(buffer), "Echo/Delay: ");
 8000be4:	7023      	strb	r3, [r4, #0]
            lcd_set_cursor(0, 0);
 8000be6:	f000 fa17 	bl	8001018 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000bea:	f1a4 000c 	sub.w	r0, r4, #12
}
 8000bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            lcd_write_string(buffer);
 8000bf2:	f000 b9b5 	b.w	8000f60 <lcd_write_string>
            snprintf(buffer, sizeof(buffer), "Echo/Delay: ");
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <menu_init+0xc0>)
 8000bf8:	e7ef      	b.n	8000bda <menu_init+0x66>
            snprintf(buffer, sizeof(buffer), "Sustain: up ON, down OFF");
 8000bfa:	4d0f      	ldr	r5, [pc, #60]	; (8000c38 <menu_init+0xc4>)
 8000bfc:	4c0a      	ldr	r4, [pc, #40]	; (8000c28 <menu_init+0xb4>)
 8000bfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c06:	c403      	stmia	r4!, {r0, r1}
            lcd_set_cursor(0, 0);
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4608      	mov	r0, r1
            snprintf(buffer, sizeof(buffer), "Sustain: up ON, down OFF");
 8000c0c:	7022      	strb	r2, [r4, #0]
            lcd_set_cursor(0, 0);
 8000c0e:	f000 fa03 	bl	8001018 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000c12:	f1a4 0018 	sub.w	r0, r4, #24
}
 8000c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            lcd_write_string(buffer);
 8000c1a:	f000 b9a1 	b.w	8000f60 <lcd_write_string>
}
 8000c1e:	bd38      	pop	{r3, r4, r5, pc}
 8000c20:	200003e4 	.word	0x200003e4
 8000c24:	08004998 	.word	0x08004998
 8000c28:	200003c4 	.word	0x200003c4
 8000c2c:	08004950 	.word	0x08004950
 8000c30:	0800495c 	.word	0x0800495c
 8000c34:	0800496c 	.word	0x0800496c
 8000c38:	0800497c 	.word	0x0800497c

08000c3c <lcd_init>:
    lcd_write_nibble(upper_nibble, 1);
    lcd_write_nibble(lower_nibble, 1);
}

void lcd_init()
{
 8000c3c:	b570      	push	{r4, r5, r6, lr}
    data |= backlight_state << BL_BIT;
 8000c3e:	4ec6      	ldr	r6, [pc, #792]	; (8000f58 <lcd_init+0x31c>)
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c40:	4cc6      	ldr	r4, [pc, #792]	; (8000f5c <lcd_init+0x320>)
{
 8000c42:	b084      	sub	sp, #16
    HAL_Delay(50);
 8000c44:	2032      	movs	r0, #50	; 0x32
 8000c46:	f001 f921 	bl	8001e8c <HAL_Delay>
    data |= backlight_state << BL_BIT;
 8000c4a:	7833      	ldrb	r3, [r6, #0]
 8000c4c:	00db      	lsls	r3, r3, #3
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c4e:	2564      	movs	r5, #100	; 0x64
    data |= 1 << EN_BIT;
 8000c50:	f043 0334 	orr.w	r3, r3, #52	; 0x34
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c54:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000c58:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c5c:	214e      	movs	r1, #78	; 0x4e
 8000c5e:	2301      	movs	r3, #1
 8000c60:	9500      	str	r5, [sp, #0]
 8000c62:	4620      	mov	r0, r4
 8000c64:	f001 fd3c 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f001 f90f 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000c6e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c72:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000c74:	f023 0304 	bic.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c78:	f10d 020f 	add.w	r2, sp, #15
    data &= ~(1 << EN_BIT);
 8000c7c:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c80:	214e      	movs	r1, #78	; 0x4e
 8000c82:	2301      	movs	r3, #1
 8000c84:	4620      	mov	r0, r4
 8000c86:	f001 fd2b 	bl	80026e0 <HAL_I2C_Master_Transmit>
    lcd_write_nibble(0x03, 0);
    HAL_Delay(5);
 8000c8a:	2005      	movs	r0, #5
 8000c8c:	f001 f8fe 	bl	8001e8c <HAL_Delay>
    data |= backlight_state << BL_BIT;
 8000c90:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c92:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000c94:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000c96:	f043 0334 	orr.w	r3, r3, #52	; 0x34
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000c9a:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000c9e:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ca2:	214e      	movs	r1, #78	; 0x4e
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	4620      	mov	r0, r4
 8000ca8:	f001 fd1a 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000cac:	2001      	movs	r0, #1
 8000cae:	f001 f8ed 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000cb2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cb6:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000cb8:	f023 0304 	bic.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cbc:	f10d 020f 	add.w	r2, sp, #15
    data &= ~(1 << EN_BIT);
 8000cc0:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cc4:	214e      	movs	r1, #78	; 0x4e
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	4620      	mov	r0, r4
 8000cca:	f001 fd09 	bl	80026e0 <HAL_I2C_Master_Transmit>
    lcd_write_nibble(0x03, 0);
    HAL_Delay(1);
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f001 f8dc 	bl	8001e8c <HAL_Delay>
    data |= backlight_state << BL_BIT;
 8000cd4:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cd6:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000cd8:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000cda:	f043 0334 	orr.w	r3, r3, #52	; 0x34
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cde:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000ce2:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ce6:	214e      	movs	r1, #78	; 0x4e
 8000ce8:	2301      	movs	r3, #1
 8000cea:	4620      	mov	r0, r4
 8000cec:	f001 fcf8 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	f001 f8cb 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000cf6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000cfa:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000cfc:	f023 0304 	bic.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d00:	f10d 020f 	add.w	r2, sp, #15
    data &= ~(1 << EN_BIT);
 8000d04:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d08:	214e      	movs	r1, #78	; 0x4e
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	f001 fce7 	bl	80026e0 <HAL_I2C_Master_Transmit>
    lcd_write_nibble(0x03, 0);
    HAL_Delay(1);
 8000d12:	2001      	movs	r0, #1
 8000d14:	f001 f8ba 	bl	8001e8c <HAL_Delay>
    data |= backlight_state << BL_BIT;
 8000d18:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d1a:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000d1c:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000d1e:	f043 0324 	orr.w	r3, r3, #36	; 0x24
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d22:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000d26:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d2a:	214e      	movs	r1, #78	; 0x4e
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	4620      	mov	r0, r4
 8000d30:	f001 fcd6 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000d34:	2001      	movs	r0, #1
 8000d36:	f001 f8a9 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000d3a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d3e:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000d40:	f023 0304 	bic.w	r3, r3, #4
 8000d44:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d48:	f10d 020f 	add.w	r2, sp, #15
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	214e      	movs	r1, #78	; 0x4e
 8000d50:	4620      	mov	r0, r4
 8000d52:	f001 fcc5 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000d56:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d58:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000d5a:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000d5c:	f043 0324 	orr.w	r3, r3, #36	; 0x24
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d60:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000d64:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d68:	214e      	movs	r1, #78	; 0x4e
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	4620      	mov	r0, r4
 8000d6e:	f001 fcb7 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000d72:	2001      	movs	r0, #1
 8000d74:	f001 f88a 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000d78:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d7c:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000d7e:	f023 0304 	bic.w	r3, r3, #4
 8000d82:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d86:	f10d 020f 	add.w	r2, sp, #15
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	214e      	movs	r1, #78	; 0x4e
 8000d8e:	4620      	mov	r0, r4
 8000d90:	f001 fca6 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000d94:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d96:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000d98:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000d9a:	f063 037b 	orn	r3, r3, #123	; 0x7b
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000d9e:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000da2:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000da6:	214e      	movs	r1, #78	; 0x4e
 8000da8:	2301      	movs	r3, #1
 8000daa:	4620      	mov	r0, r4
 8000dac:	f001 fc98 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f001 f86b 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000db6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000dba:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000dbc:	f023 0304 	bic.w	r3, r3, #4
 8000dc0:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000dc4:	f10d 020f 	add.w	r2, sp, #15
 8000dc8:	2301      	movs	r3, #1
 8000dca:	214e      	movs	r1, #78	; 0x4e
 8000dcc:	4620      	mov	r0, r4
 8000dce:	f001 fc87 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000dd2:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000dd4:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000dd6:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000dd8:	f043 0304 	orr.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ddc:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000de0:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000de4:	214e      	movs	r1, #78	; 0x4e
 8000de6:	2301      	movs	r3, #1
 8000de8:	4620      	mov	r0, r4
 8000dea:	f001 fc79 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000dee:	2001      	movs	r0, #1
 8000df0:	f001 f84c 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000df4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000df8:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000dfa:	f023 0304 	bic.w	r3, r3, #4
 8000dfe:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e02:	f10d 020f 	add.w	r2, sp, #15
 8000e06:	2301      	movs	r3, #1
 8000e08:	214e      	movs	r1, #78	; 0x4e
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	f001 fc68 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000e10:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e12:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000e14:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000e16:	f063 033b 	orn	r3, r3, #59	; 0x3b
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e1a:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000e1e:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e22:	214e      	movs	r1, #78	; 0x4e
 8000e24:	2301      	movs	r3, #1
 8000e26:	4620      	mov	r0, r4
 8000e28:	f001 fc5a 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	f001 f82d 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000e32:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e36:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000e38:	f023 0304 	bic.w	r3, r3, #4
 8000e3c:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e40:	f10d 020f 	add.w	r2, sp, #15
 8000e44:	2301      	movs	r3, #1
 8000e46:	214e      	movs	r1, #78	; 0x4e
 8000e48:	4620      	mov	r0, r4
 8000e4a:	f001 fc49 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000e4e:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e50:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000e52:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000e54:	f043 0304 	orr.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e58:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000e5c:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e60:	214e      	movs	r1, #78	; 0x4e
 8000e62:	2301      	movs	r3, #1
 8000e64:	4620      	mov	r0, r4
 8000e66:	f001 fc3b 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 f80e 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000e70:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e74:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000e76:	f023 0304 	bic.w	r3, r3, #4
 8000e7a:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e7e:	f10d 020f 	add.w	r2, sp, #15
 8000e82:	2301      	movs	r3, #1
 8000e84:	214e      	movs	r1, #78	; 0x4e
 8000e86:	4620      	mov	r0, r4
 8000e88:	f001 fc2a 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000e8c:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e8e:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000e90:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000e92:	432b      	orrs	r3, r5
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e94:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000e98:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000e9c:	214e      	movs	r1, #78	; 0x4e
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f001 fc1d 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	f000 fff0 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000eac:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000eb0:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000eb2:	f023 0304 	bic.w	r3, r3, #4
 8000eb6:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000eba:	f10d 020f 	add.w	r2, sp, #15
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	214e      	movs	r1, #78	; 0x4e
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f001 fc0c 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000ec8:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000eca:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000ecc:	00db      	lsls	r3, r3, #3
    data |= 1 << EN_BIT;
 8000ece:	f043 0304 	orr.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ed2:	f10d 020f 	add.w	r2, sp, #15
    data |= 1 << EN_BIT;
 8000ed6:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000eda:	214e      	movs	r1, #78	; 0x4e
 8000edc:	2301      	movs	r3, #1
 8000ede:	4620      	mov	r0, r4
 8000ee0:	f001 fbfe 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 ffd1 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000eea:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000eee:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000ef0:	f023 0304 	bic.w	r3, r3, #4
 8000ef4:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ef8:	f10d 020f 	add.w	r2, sp, #15
 8000efc:	2301      	movs	r3, #1
 8000efe:	214e      	movs	r1, #78	; 0x4e
 8000f00:	4620      	mov	r0, r4
 8000f02:	f001 fbed 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000f06:	7832      	ldrb	r2, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f08:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8000f0a:	00d2      	lsls	r2, r2, #3
    data |= 1 << EN_BIT;
 8000f0c:	f042 0214 	orr.w	r2, r2, #20
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f10:	2301      	movs	r3, #1
    data |= 1 << EN_BIT;
 8000f12:	f88d 200f 	strb.w	r2, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f16:	214e      	movs	r1, #78	; 0x4e
 8000f18:	f10d 020f 	add.w	r2, sp, #15
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	f001 fbdf 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000f22:	2001      	movs	r0, #1
 8000f24:	f000 ffb2 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000f28:	f89d 100f 	ldrb.w	r1, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f2c:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000f2e:	f021 0104 	bic.w	r1, r1, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f32:	2301      	movs	r3, #1
 8000f34:	f10d 020f 	add.w	r2, sp, #15
    data &= ~(1 << EN_BIT);
 8000f38:	f88d 100f 	strb.w	r1, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	214e      	movs	r1, #78	; 0x4e
 8000f40:	f001 fbce 	bl	80026e0 <HAL_I2C_Master_Transmit>
        HAL_Delay(2);
 8000f44:	2002      	movs	r0, #2
 8000f46:	f000 ffa1 	bl	8001e8c <HAL_Delay>
    lcd_write_nibble(0x02, 0);
    lcd_send_cmd(0x28);
    lcd_send_cmd(0x0C);
    lcd_send_cmd(0x06);
    lcd_send_cmd(0x01);
    HAL_Delay(2);
 8000f4a:	2002      	movs	r0, #2
}
 8000f4c:	b004      	add	sp, #16
 8000f4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_Delay(2);
 8000f52:	f000 bf9b 	b.w	8001e8c <HAL_Delay>
 8000f56:	bf00      	nop
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	200001f0 	.word	0x200001f0

08000f60 <lcd_write_string>:

void lcd_write_string(char *str)
{
 8000f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    while (*str)
 8000f64:	7804      	ldrb	r4, [r0, #0]
{
 8000f66:	b084      	sub	sp, #16
    while (*str)
 8000f68:	2c00      	cmp	r4, #0
 8000f6a:	d04d      	beq.n	8001008 <lcd_write_string+0xa8>
 8000f6c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001014 <lcd_write_string+0xb4>
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f70:	4e27      	ldr	r6, [pc, #156]	; (8001010 <lcd_write_string+0xb0>)
 8000f72:	4607      	mov	r7, r0
    data |= backlight_state << BL_BIT;
 8000f74:	f898 3000 	ldrb.w	r3, [r8]
    uint8_t data = nibble << D4_BIT;
 8000f78:	f004 0cf0 	and.w	ip, r4, #240	; 0xf0
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f7c:	2564      	movs	r5, #100	; 0x64
    data |= 1 << EN_BIT;
 8000f7e:	ea4c 0cc3 	orr.w	ip, ip, r3, lsl #3
 8000f82:	f04c 0c05 	orr.w	ip, ip, #5
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f86:	2301      	movs	r3, #1
 8000f88:	f10d 020f 	add.w	r2, sp, #15
 8000f8c:	214e      	movs	r1, #78	; 0x4e
 8000f8e:	9500      	str	r5, [sp, #0]
 8000f90:	4630      	mov	r0, r6
    data |= 1 << EN_BIT;
 8000f92:	f88d c00f 	strb.w	ip, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f96:	f001 fba3 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f000 ff76 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000fa0:	f89d c00f 	ldrb.w	ip, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fa4:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000fa6:	f02c 0c04 	bic.w	ip, ip, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000faa:	2301      	movs	r3, #1
 8000fac:	f10d 020f 	add.w	r2, sp, #15
 8000fb0:	214e      	movs	r1, #78	; 0x4e
 8000fb2:	4630      	mov	r0, r6
    data &= ~(1 << EN_BIT);
 8000fb4:	f88d c00f 	strb.w	ip, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fb8:	f001 fb92 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8000fbc:	f898 3000 	ldrb.w	r3, [r8]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fc0:	9500      	str	r5, [sp, #0]
    data |= 1 << EN_BIT;
 8000fc2:	0124      	lsls	r4, r4, #4
 8000fc4:	ea44 04c3 	orr.w	r4, r4, r3, lsl #3
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fc8:	f10d 020f 	add.w	r2, sp, #15
 8000fcc:	2301      	movs	r3, #1
 8000fce:	214e      	movs	r1, #78	; 0x4e
    data |= 1 << EN_BIT;
 8000fd0:	f044 0405 	orr.w	r4, r4, #5
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fd4:	4630      	mov	r0, r6
    data |= 1 << EN_BIT;
 8000fd6:	f88d 400f 	strb.w	r4, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fda:	f001 fb81 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000fde:	2001      	movs	r0, #1
 8000fe0:	f000 ff54 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000fe4:	f89d 400f 	ldrb.w	r4, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fe8:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 8000fea:	f024 0404 	bic.w	r4, r4, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000fee:	2301      	movs	r3, #1
 8000ff0:	f10d 020f 	add.w	r2, sp, #15
 8000ff4:	214e      	movs	r1, #78	; 0x4e
 8000ff6:	4630      	mov	r0, r6
    data &= ~(1 << EN_BIT);
 8000ff8:	f88d 400f 	strb.w	r4, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000ffc:	f001 fb70 	bl	80026e0 <HAL_I2C_Master_Transmit>
    while (*str)
 8001000:	f817 4f01 	ldrb.w	r4, [r7, #1]!
 8001004:	2c00      	cmp	r4, #0
 8001006:	d1b5      	bne.n	8000f74 <lcd_write_string+0x14>
    {
        lcd_send_data(*str++);
    }
}
 8001008:	b004      	add	sp, #16
 800100a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800100e:	bf00      	nop
 8001010:	200001f0 	.word	0x200001f0
 8001014:	20000000 	.word	0x20000000

08001018 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column)
{
 8001018:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t address;
    switch (row)
 800101a:	f1a0 0001 	sub.w	r0, r0, #1
    data |= backlight_state << BL_BIT;
 800101e:	4e27      	ldr	r6, [pc, #156]	; (80010bc <lcd_set_cursor+0xa4>)
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001020:	4d27      	ldr	r5, [pc, #156]	; (80010c0 <lcd_set_cursor+0xa8>)
    data |= backlight_state << BL_BIT;
 8001022:	7832      	ldrb	r2, [r6, #0]
    switch (row)
 8001024:	fab0 f080 	clz	r0, r0
 8001028:	0940      	lsrs	r0, r0, #5
            address = 0x40;
            break;
        default:
            address = 0x00;
    }
    address += column;
 800102a:	eb01 1180 	add.w	r1, r1, r0, lsl #6
    data |= 1 << EN_BIT;
 800102e:	f001 03f0 	and.w	r3, r1, #240	; 0xf0
{
 8001032:	b085      	sub	sp, #20
    data |= 1 << EN_BIT;
 8001034:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001038:	2764      	movs	r7, #100	; 0x64
    data |= 1 << EN_BIT;
 800103a:	f063 037b 	orn	r3, r3, #123	; 0x7b
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800103e:	f10d 020f 	add.w	r2, sp, #15
    address += column;
 8001042:	b2cc      	uxtb	r4, r1
    data |= 1 << EN_BIT;
 8001044:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001048:	214e      	movs	r1, #78	; 0x4e
 800104a:	2301      	movs	r3, #1
 800104c:	9700      	str	r7, [sp, #0]
 800104e:	4628      	mov	r0, r5
 8001050:	f001 fb46 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f000 ff19 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 800105a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800105e:	9700      	str	r7, [sp, #0]
    data &= ~(1 << EN_BIT);
 8001060:	f023 0304 	bic.w	r3, r3, #4
 8001064:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001068:	f10d 020f 	add.w	r2, sp, #15
 800106c:	2301      	movs	r3, #1
 800106e:	214e      	movs	r1, #78	; 0x4e
 8001070:	4628      	mov	r0, r5
 8001072:	f001 fb35 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 8001076:	7833      	ldrb	r3, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001078:	9700      	str	r7, [sp, #0]
    data |= backlight_state << BL_BIT;
 800107a:	0121      	lsls	r1, r4, #4
 800107c:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
    data |= 1 << EN_BIT;
 8001080:	f041 0104 	orr.w	r1, r1, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001084:	f10d 020f 	add.w	r2, sp, #15
 8001088:	2301      	movs	r3, #1
    data |= 1 << EN_BIT;
 800108a:	f88d 100f 	strb.w	r1, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800108e:	4628      	mov	r0, r5
 8001090:	214e      	movs	r1, #78	; 0x4e
 8001092:	f001 fb25 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8001096:	2001      	movs	r0, #1
 8001098:	f000 fef8 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 800109c:	f89d 400f 	ldrb.w	r4, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010a0:	9700      	str	r7, [sp, #0]
    data &= ~(1 << EN_BIT);
 80010a2:	f024 0404 	bic.w	r4, r4, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010a6:	2301      	movs	r3, #1
 80010a8:	f10d 020f 	add.w	r2, sp, #15
 80010ac:	214e      	movs	r1, #78	; 0x4e
 80010ae:	4628      	mov	r0, r5
    data &= ~(1 << EN_BIT);
 80010b0:	f88d 400f 	strb.w	r4, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010b4:	f001 fb14 	bl	80026e0 <HAL_I2C_Master_Transmit>
    lcd_send_cmd(0x80 | address);
}
 80010b8:	b005      	add	sp, #20
 80010ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010bc:	20000000 	.word	0x20000000
 80010c0:	200001f0 	.word	0x200001f0

080010c4 <lcd_clear>:

void lcd_clear(void)
{
 80010c4:	b570      	push	{r4, r5, r6, lr}
    data |= backlight_state << BL_BIT;
 80010c6:	4e24      	ldr	r6, [pc, #144]	; (8001158 <lcd_clear+0x94>)
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010c8:	4c24      	ldr	r4, [pc, #144]	; (800115c <lcd_clear+0x98>)
    data |= backlight_state << BL_BIT;
 80010ca:	7833      	ldrb	r3, [r6, #0]
{
 80010cc:	b084      	sub	sp, #16
    data |= backlight_state << BL_BIT;
 80010ce:	00db      	lsls	r3, r3, #3
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010d0:	2564      	movs	r5, #100	; 0x64
    data |= 1 << EN_BIT;
 80010d2:	f043 0304 	orr.w	r3, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010d6:	f10d 020f 	add.w	r2, sp, #15
 80010da:	9500      	str	r5, [sp, #0]
    data |= 1 << EN_BIT;
 80010dc:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010e0:	214e      	movs	r1, #78	; 0x4e
 80010e2:	2301      	movs	r3, #1
 80010e4:	4620      	mov	r0, r4
 80010e6:	f001 fafb 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 80010ea:	2001      	movs	r0, #1
 80010ec:	f000 fece 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 80010f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010f4:	9500      	str	r5, [sp, #0]
    data &= ~(1 << EN_BIT);
 80010f6:	f023 0304 	bic.w	r3, r3, #4
 80010fa:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 80010fe:	f10d 020f 	add.w	r2, sp, #15
 8001102:	2301      	movs	r3, #1
 8001104:	214e      	movs	r1, #78	; 0x4e
 8001106:	4620      	mov	r0, r4
 8001108:	f001 faea 	bl	80026e0 <HAL_I2C_Master_Transmit>
    data |= backlight_state << BL_BIT;
 800110c:	7832      	ldrb	r2, [r6, #0]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800110e:	9500      	str	r5, [sp, #0]
    data |= backlight_state << BL_BIT;
 8001110:	00d2      	lsls	r2, r2, #3
    data |= 1 << EN_BIT;
 8001112:	f042 0214 	orr.w	r2, r2, #20
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001116:	2301      	movs	r3, #1
    data |= 1 << EN_BIT;
 8001118:	f88d 200f 	strb.w	r2, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800111c:	214e      	movs	r1, #78	; 0x4e
 800111e:	f10d 020f 	add.w	r2, sp, #15
 8001122:	4620      	mov	r0, r4
 8001124:	f001 fadc 	bl	80026e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 feaf 	bl	8001e8c <HAL_Delay>
    data &= ~(1 << EN_BIT);
 800112e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001132:	9500      	str	r5, [sp, #0]
 8001134:	f10d 020f 	add.w	r2, sp, #15
    data &= ~(1 << EN_BIT);
 8001138:	f023 0504 	bic.w	r5, r3, #4
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800113c:	214e      	movs	r1, #78	; 0x4e
 800113e:	2301      	movs	r3, #1
 8001140:	4620      	mov	r0, r4
    data &= ~(1 << EN_BIT);
 8001142:	f88d 500f 	strb.w	r5, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001146:	f001 facb 	bl	80026e0 <HAL_I2C_Master_Transmit>
        HAL_Delay(2);
 800114a:	2002      	movs	r0, #2
    lcd_send_cmd(0x01);
}
 800114c:	b004      	add	sp, #16
 800114e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_Delay(2);
 8001152:	f000 be9b 	b.w	8001e8c <HAL_Delay>
 8001156:	bf00      	nop
 8001158:	20000000 	.word	0x20000000
 800115c:	200001f0 	.word	0x200001f0

08001160 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <HAL_MspInit+0x2c>)
 8001162:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001164:	f042 0201 	orr.w	r2, r2, #1
 8001168:	661a      	str	r2, [r3, #96]	; 0x60
 800116a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 800116c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116e:	f002 0201 	and.w	r2, r2, #1
 8001172:	9200      	str	r2, [sp, #0]
 8001174:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001176:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001178:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800117c:	659a      	str	r2, [r3, #88]	; 0x58
 800117e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001188:	b002      	add	sp, #8
 800118a:	4770      	bx	lr
 800118c:	40021000 	.word	0x40021000

08001190 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001190:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8001192:	4b1a      	ldr	r3, [pc, #104]	; (80011fc <HAL_DAC_MspInit+0x6c>)
 8001194:	6802      	ldr	r2, [r0, #0]
{
 8001196:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	2400      	movs	r4, #0
  if(hdac->Instance==DAC1)
 800119a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80011a0:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80011a4:	9406      	str	r4, [sp, #24]
  if(hdac->Instance==DAC1)
 80011a6:	d001      	beq.n	80011ac <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80011a8:	b008      	add	sp, #32
 80011aa:	bd10      	pop	{r4, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011ac:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011b2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011b4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80011b8:	659a      	str	r2, [r3, #88]	; 0x58
 80011ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011bc:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011c6:	f042 0201 	orr.w	r2, r2, #1
 80011ca:	64da      	str	r2, [r3, #76]	; 0x4c
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80011d4:	2230      	movs	r2, #48	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80011da:	2303      	movs	r3, #3
 80011dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	f001 f853 	bl	800228c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80011e6:	4622      	mov	r2, r4
 80011e8:	4621      	mov	r1, r4
 80011ea:	2036      	movs	r0, #54	; 0x36
 80011ec:	f000 fe72 	bl	8001ed4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011f0:	2036      	movs	r0, #54	; 0x36
 80011f2:	f000 fead 	bl	8001f50 <HAL_NVIC_EnableIRQ>
}
 80011f6:	b008      	add	sp, #32
 80011f8:	bd10      	pop	{r4, pc}
 80011fa:	bf00      	nop
 80011fc:	40007400 	.word	0x40007400

08001200 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001200:	b510      	push	{r4, lr}
 8001202:	4604      	mov	r4, r0
 8001204:	b0aa      	sub	sp, #168	; 0xa8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001206:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001208:	2288      	movs	r2, #136	; 0x88
 800120a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001210:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001214:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001216:	f003 fb63 	bl	80048e0 <memset>
  if(hi2c->Instance==I2C1)
 800121a:	4b19      	ldr	r3, [pc, #100]	; (8001280 <HAL_I2C_MspInit+0x80>)
 800121c:	6822      	ldr	r2, [r4, #0]
 800121e:	429a      	cmp	r2, r3
 8001220:	d001      	beq.n	8001226 <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001222:	b02a      	add	sp, #168	; 0xa8
 8001224:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001226:	2340      	movs	r3, #64	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001228:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800122a:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800122c:	f002 fa06 	bl	800363c <HAL_RCCEx_PeriphCLKConfig>
 8001230:	bb18      	cbnz	r0, 800127a <HAL_I2C_MspInit+0x7a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001232:	4c14      	ldr	r4, [pc, #80]	; (8001284 <HAL_I2C_MspInit+0x84>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	4814      	ldr	r0, [pc, #80]	; (8001288 <HAL_I2C_MspInit+0x88>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800123e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001246:	f44f 7240 	mov.w	r2, #768	; 0x300
 800124a:	2312      	movs	r3, #18
 800124c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001250:	2200      	movs	r2, #0
 8001252:	2303      	movs	r3, #3
 8001254:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001260:	f001 f814 	bl	800228c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001264:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001266:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800126a:	65a3      	str	r3, [r4, #88]	; 0x58
 800126c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800126e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	9b01      	ldr	r3, [sp, #4]
}
 8001276:	b02a      	add	sp, #168	; 0xa8
 8001278:	bd10      	pop	{r4, pc}
      Error_Handler();
 800127a:	f7ff fc79 	bl	8000b70 <Error_Handler>
 800127e:	e7d8      	b.n	8001232 <HAL_I2C_MspInit+0x32>
 8001280:	40005400 	.word	0x40005400
 8001284:	40021000 	.word	0x40021000
 8001288:	48000400 	.word	0x48000400

0800128c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800128c:	b500      	push	{lr}
  if(htim_base->Instance==TIM15)
 800128e:	4a1a      	ldr	r2, [pc, #104]	; (80012f8 <HAL_TIM_Base_MspInit+0x6c>)
 8001290:	6803      	ldr	r3, [r0, #0]
 8001292:	4293      	cmp	r3, r2
{
 8001294:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM15)
 8001296:	d005      	beq.n	80012a4 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8001298:	4a18      	ldr	r2, [pc, #96]	; (80012fc <HAL_TIM_Base_MspInit+0x70>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d017      	beq.n	80012ce <HAL_TIM_Base_MspInit+0x42>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800129e:	b003      	add	sp, #12
 80012a0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM15_CLK_ENABLE();
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <HAL_TIM_Base_MspInit+0x74>)
 80012a6:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80012a8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80012ac:	6619      	str	r1, [r3, #96]	; 0x60
 80012ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80012b0:	2200      	movs	r2, #0
    __HAL_RCC_TIM15_CLK_ENABLE();
 80012b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b6:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80012b8:	2018      	movs	r0, #24
 80012ba:	4611      	mov	r1, r2
    __HAL_RCC_TIM15_CLK_ENABLE();
 80012bc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80012be:	f000 fe09 	bl	8001ed4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80012c2:	2018      	movs	r0, #24
}
 80012c4:	b003      	add	sp, #12
 80012c6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012ca:	f000 be41 	b.w	8001f50 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <HAL_TIM_Base_MspInit+0x74>)
 80012d0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80012d2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80012d6:	6619      	str	r1, [r3, #96]	; 0x60
 80012d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 80012dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80012e2:	2019      	movs	r0, #25
 80012e4:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 80012e6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80012e8:	f000 fdf4 	bl	8001ed4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012ec:	2019      	movs	r0, #25
}
 80012ee:	b003      	add	sp, #12
 80012f0:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012f4:	f000 be2c 	b.w	8001f50 <HAL_NVIC_EnableIRQ>
 80012f8:	40014000 	.word	0x40014000
 80012fc:	40014400 	.word	0x40014400
 8001300:	40021000 	.word	0x40021000
 8001304:	00000000 	.word	0x00000000

08001308 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001308:	b510      	push	{r4, lr}
 800130a:	4604      	mov	r4, r0
 800130c:	b0aa      	sub	sp, #168	; 0xa8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001310:	2288      	movs	r2, #136	; 0x88
 8001312:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001318:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800131c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800131e:	f003 fadf 	bl	80048e0 <memset>
  if(huart->Instance==USART2)
 8001322:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <HAL_UART_MspInit+0xa0>)
 8001324:	6822      	ldr	r2, [r4, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d001      	beq.n	800132e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800132a:	b02a      	add	sp, #168	; 0xa8
 800132c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800132e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001330:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001332:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001334:	f002 f982 	bl	800363c <HAL_RCCEx_PeriphCLKConfig>
 8001338:	bb58      	cbnz	r0, 8001392 <HAL_UART_MspInit+0x8a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800133a:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <HAL_UART_MspInit+0xa4>)
 800133c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800133e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001342:	659a      	str	r2, [r3, #88]	; 0x58
 8001344:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001346:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001350:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8001398 <HAL_UART_MspInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001354:	f042 0201 	orr.w	r2, r2, #1
 8001358:	64da      	str	r2, [r3, #76]	; 0x4c
 800135a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800135c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001360:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 80013a0 <HAL_UART_MspInit+0x98>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800136c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001372:	ed8d 7b04 	vstr	d7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001376:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001378:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f000 ff87 	bl	800228c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	4611      	mov	r1, r2
 8001382:	2026      	movs	r0, #38	; 0x26
 8001384:	f000 fda6 	bl	8001ed4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001388:	2026      	movs	r0, #38	; 0x26
 800138a:	f000 fde1 	bl	8001f50 <HAL_NVIC_EnableIRQ>
}
 800138e:	b02a      	add	sp, #168	; 0xa8
 8001390:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001392:	f7ff fbed 	bl	8000b70 <Error_Handler>
 8001396:	e7d0      	b.n	800133a <HAL_UART_MspInit+0x32>
 8001398:	0000000c 	.word	0x0000000c
 800139c:	00000002 	.word	0x00000002
 80013a0:	00000000 	.word	0x00000000
 80013a4:	00000003 	.word	0x00000003
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40021000 	.word	0x40021000

080013b0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b0:	e7fe      	b.n	80013b0 <NMI_Handler>
 80013b2:	bf00      	nop

080013b4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <HardFault_Handler>
 80013b6:	bf00      	nop

080013b8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <MemManage_Handler>
 80013ba:	bf00      	nop

080013bc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013bc:	e7fe      	b.n	80013bc <BusFault_Handler>
 80013be:	bf00      	nop

080013c0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <UsageFault_Handler>
 80013c2:	bf00      	nop

080013c4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop

080013c8 <DebugMon_Handler>:
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <PendSV_Handler>:
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop

080013d0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013d0:	f000 bd4a 	b.w	8001e68 <HAL_IncTick>

080013d4 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_2_Pin);
 80013d4:	2002      	movs	r0, #2
 80013d6:	f001 b861 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>
 80013da:	bf00      	nop

080013dc <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_3_Pin);
 80013dc:	2004      	movs	r0, #4
 80013de:	f001 b85d 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>
 80013e2:	bf00      	nop

080013e4 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_4_Pin);
 80013e4:	2008      	movs	r0, #8
 80013e6:	f001 b859 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>
 80013ea:	bf00      	nop

080013ec <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_5_Pin);
 80013ec:	2010      	movs	r0, #16
 80013ee:	f001 b855 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>
 80013f2:	bf00      	nop

080013f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_6_Pin);
 80013f6:	2020      	movs	r0, #32
 80013f8:	f001 f850 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_7_Pin);
 80013fc:	2040      	movs	r0, #64	; 0x40
 80013fe:	f001 f84d 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_8_Pin);
 8001402:	2080      	movs	r0, #128	; 0x80
 8001404:	f001 f84a 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_9_Pin);
 8001408:	f44f 7080 	mov.w	r0, #256	; 0x100
 800140c:	f001 f846 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_10_Pin);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001410:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(NOTE_10_Pin);
 8001414:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001418:	f001 b840 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>

0800141c <TIM1_BRK_TIM15_IRQHandler>:
void TIM1_BRK_TIM15_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800141c:	4801      	ldr	r0, [pc, #4]	; (8001424 <TIM1_BRK_TIM15_IRQHandler+0x8>)
 800141e:	f002 bcaf 	b.w	8003d80 <HAL_TIM_IRQHandler>
 8001422:	bf00      	nop
 8001424:	20000244 	.word	0x20000244

08001428 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001428:	4801      	ldr	r0, [pc, #4]	; (8001430 <TIM1_UP_TIM16_IRQHandler+0x8>)
 800142a:	f002 bca9 	b.w	8003d80 <HAL_TIM_IRQHandler>
 800142e:	bf00      	nop
 8001430:	20000290 	.word	0x20000290

08001434 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001434:	4801      	ldr	r0, [pc, #4]	; (800143c <USART2_IRQHandler+0x8>)
 8001436:	f002 bdad 	b.w	8003f94 <HAL_UART_IRQHandler>
 800143a:	bf00      	nop
 800143c:	200002dc 	.word	0x200002dc

08001440 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001440:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_11_Pin);
 8001442:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001446:	f001 f829 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_12_Pin);
 800144a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800144e:	f001 f825 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOP_BTN_Pin);
 8001452:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001456:	f001 f821 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTTOM_BTN_Pin);
 800145a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800145e:	f001 f81d 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LEFT_BTN_Pin);
 8001462:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001466:	f001 f819 	bl	800249c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_BTN_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800146a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(RIGHT_BTN_Pin);
 800146e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001472:	f001 b813 	b.w	800249c <HAL_GPIO_EXTI_IRQHandler>
 8001476:	bf00      	nop

08001478 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001478:	4801      	ldr	r0, [pc, #4]	; (8001480 <TIM6_DAC_IRQHandler+0x8>)
 800147a:	f000 bdef 	b.w	800205c <HAL_DAC_IRQHandler>
 800147e:	bf00      	nop
 8001480:	200001dc 	.word	0x200001dc

08001484 <update_decay_values>:
int decay_index_B = 0;

void update_decay_values()
{
	// sustain_flag is the on/off switch. up button sets it true(on) and down button sets it false(off)
	if(sustain_flag)
 8001484:	4b94      	ldr	r3, [pc, #592]	; (80016d8 <update_decay_values+0x254>)
 8001486:	681b      	ldr	r3, [r3, #0]
{
 8001488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(sustain_flag)
 800148c:	2b00      	cmp	r3, #0
 800148e:	f040 8081 	bne.w	8001594 <update_decay_values+0x110>
		}

		if(sustain_B)
		{
			decay_value_B = decay_table[NOTE_B];
			decay_index_B++;
 8001492:	4b92      	ldr	r3, [pc, #584]	; (80016dc <update_decay_values+0x258>)
 8001494:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 8001780 <update_decay_values+0x2fc>
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	f8df e2e8 	ldr.w	lr, [pc, #744]	; 8001784 <update_decay_values+0x300>
 800149e:	4b90      	ldr	r3, [pc, #576]	; (80016e0 <update_decay_values+0x25c>)
 80014a0:	f8df c2e4 	ldr.w	ip, [pc, #740]	; 8001788 <update_decay_values+0x304>
 80014a4:	4f8f      	ldr	r7, [pc, #572]	; (80016e4 <update_decay_values+0x260>)
 80014a6:	4e90      	ldr	r6, [pc, #576]	; (80016e8 <update_decay_values+0x264>)
 80014a8:	4d90      	ldr	r5, [pc, #576]	; (80016ec <update_decay_values+0x268>)
 80014aa:	4c91      	ldr	r4, [pc, #580]	; (80016f0 <update_decay_values+0x26c>)
 80014ac:	4891      	ldr	r0, [pc, #580]	; (80016f4 <update_decay_values+0x270>)
 80014ae:	4992      	ldr	r1, [pc, #584]	; (80016f8 <update_decay_values+0x274>)
		}

	}

	// if the index has reached the end of the decay table then the note should not be sustained anymore
	if(decay_index_C > 2500-1)
 80014b0:	f8d8 9000 	ldr.w	r9, [r8]
 80014b4:	f640 18c3 	movw	r8, #2499	; 0x9c3
 80014b8:	45c1      	cmp	r9, r8
 80014ba:	dd05      	ble.n	80014c8 <update_decay_values+0x44>
	{
		sustain_C = 0;
 80014bc:	f8df 826c 	ldr.w	r8, [pc, #620]	; 800172c <update_decay_values+0x2a8>
 80014c0:	f04f 0900 	mov.w	r9, #0
 80014c4:	f8c8 9000 	str.w	r9, [r8]
	}

	if(decay_index_Cs > 2500-1)
 80014c8:	f8d3 8000 	ldr.w	r8, [r3]
 80014cc:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80014d0:	4598      	cmp	r8, r3
 80014d2:	dd04      	ble.n	80014de <update_decay_values+0x5a>
	{
		sustain_Cs = 0;
 80014d4:	4b89      	ldr	r3, [pc, #548]	; (80016fc <update_decay_values+0x278>)
 80014d6:	f04f 0800 	mov.w	r8, #0
 80014da:	f8c3 8000 	str.w	r8, [r3]
	}

	if(decay_index_D > 2500-1)
 80014de:	f8de e000 	ldr.w	lr, [lr]
 80014e2:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80014e6:	459e      	cmp	lr, r3
 80014e8:	dd04      	ble.n	80014f4 <update_decay_values+0x70>
	{
		sustain_D = 0;
 80014ea:	4b85      	ldr	r3, [pc, #532]	; (8001700 <update_decay_values+0x27c>)
 80014ec:	f04f 0e00 	mov.w	lr, #0
 80014f0:	f8c3 e000 	str.w	lr, [r3]
	}

	if(decay_index_Ds > 2500-1)
 80014f4:	4b83      	ldr	r3, [pc, #524]	; (8001704 <update_decay_values+0x280>)
 80014f6:	f8d3 e000 	ldr.w	lr, [r3]
 80014fa:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80014fe:	459e      	cmp	lr, r3
 8001500:	dd04      	ble.n	800150c <update_decay_values+0x88>
	{
		sustain_Ds = 0;
 8001502:	4b81      	ldr	r3, [pc, #516]	; (8001708 <update_decay_values+0x284>)
 8001504:	f04f 0e00 	mov.w	lr, #0
 8001508:	f8c3 e000 	str.w	lr, [r3]
	}

	if(decay_index_E > 2500-1)
 800150c:	f8dc c000 	ldr.w	ip, [ip]
 8001510:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001514:	459c      	cmp	ip, r3
 8001516:	dd04      	ble.n	8001522 <update_decay_values+0x9e>
	{
		sustain_E = 0;
 8001518:	4b7c      	ldr	r3, [pc, #496]	; (800170c <update_decay_values+0x288>)
 800151a:	f04f 0c00 	mov.w	ip, #0
 800151e:	f8c3 c000 	str.w	ip, [r3]
	}

	if(decay_index_F > 2500-1)
 8001522:	683f      	ldr	r7, [r7, #0]
 8001524:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001528:	429f      	cmp	r7, r3
 800152a:	dd02      	ble.n	8001532 <update_decay_values+0xae>
	{
		sustain_F = 0;
 800152c:	4b78      	ldr	r3, [pc, #480]	; (8001710 <update_decay_values+0x28c>)
 800152e:	2700      	movs	r7, #0
 8001530:	601f      	str	r7, [r3, #0]
	}

	if(decay_index_Fs > 2500-1)
 8001532:	6836      	ldr	r6, [r6, #0]
 8001534:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001538:	429e      	cmp	r6, r3
 800153a:	dd02      	ble.n	8001542 <update_decay_values+0xbe>
	{
		sustain_Fs = 0;
 800153c:	4b75      	ldr	r3, [pc, #468]	; (8001714 <update_decay_values+0x290>)
 800153e:	2600      	movs	r6, #0
 8001540:	601e      	str	r6, [r3, #0]
	}

	if(decay_index_G > 2500-1)
 8001542:	682d      	ldr	r5, [r5, #0]
 8001544:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001548:	429d      	cmp	r5, r3
 800154a:	dd02      	ble.n	8001552 <update_decay_values+0xce>
	{
		sustain_G = 0;
 800154c:	4b72      	ldr	r3, [pc, #456]	; (8001718 <update_decay_values+0x294>)
 800154e:	2500      	movs	r5, #0
 8001550:	601d      	str	r5, [r3, #0]
	}

	if(decay_index_Gs > 2500-1)
 8001552:	6824      	ldr	r4, [r4, #0]
 8001554:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001558:	429c      	cmp	r4, r3
 800155a:	dd02      	ble.n	8001562 <update_decay_values+0xde>
	{
		sustain_Gs = 0;
 800155c:	4b6f      	ldr	r3, [pc, #444]	; (800171c <update_decay_values+0x298>)
 800155e:	2400      	movs	r4, #0
 8001560:	601c      	str	r4, [r3, #0]
	}

	if(decay_index_A > 2500-1)
 8001562:	6800      	ldr	r0, [r0, #0]
 8001564:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001568:	4298      	cmp	r0, r3
 800156a:	dd02      	ble.n	8001572 <update_decay_values+0xee>
	{
		sustain_A = 0;
 800156c:	4b6c      	ldr	r3, [pc, #432]	; (8001720 <update_decay_values+0x29c>)
 800156e:	2000      	movs	r0, #0
 8001570:	6018      	str	r0, [r3, #0]
	}

	if(decay_index_As > 2500-1)
 8001572:	6809      	ldr	r1, [r1, #0]
 8001574:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001578:	4299      	cmp	r1, r3
 800157a:	dd02      	ble.n	8001582 <update_decay_values+0xfe>
	{
		sustain_As = 0;
 800157c:	4b69      	ldr	r3, [pc, #420]	; (8001724 <update_decay_values+0x2a0>)
 800157e:	2100      	movs	r1, #0
 8001580:	6019      	str	r1, [r3, #0]
	}

	if(decay_index_B > 2500-1)
 8001582:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001586:	429a      	cmp	r2, r3
 8001588:	dd02      	ble.n	8001590 <update_decay_values+0x10c>
	{
		sustain_B = 0;
 800158a:	4b67      	ldr	r3, [pc, #412]	; (8001728 <update_decay_values+0x2a4>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
	}



}
 8001590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(sustain_C)
 8001594:	4b65      	ldr	r3, [pc, #404]	; (800172c <update_decay_values+0x2a8>)
				decay_index_C++;
 8001596:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8001780 <update_decay_values+0x2fc>
		if(sustain_C)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b143      	cbz	r3, 80015b0 <update_decay_values+0x12c>
				decay_index_C++;
 800159e:	f8d8 3000 	ldr.w	r3, [r8]
				decay_value_C = decay_table[NOTE_C];
 80015a2:	4a63      	ldr	r2, [pc, #396]	; (8001730 <update_decay_values+0x2ac>)
 80015a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
				decay_index_C++;
 80015a8:	3301      	adds	r3, #1
				decay_value_C = decay_table[NOTE_C];
 80015aa:	6011      	str	r1, [r2, #0]
				decay_index_C++;
 80015ac:	f8c8 3000 	str.w	r3, [r8]
		if(sustain_Cs)
 80015b0:	4b52      	ldr	r3, [pc, #328]	; (80016fc <update_decay_values+0x278>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d166      	bne.n	8001686 <update_decay_values+0x202>
 80015b8:	4b49      	ldr	r3, [pc, #292]	; (80016e0 <update_decay_values+0x25c>)
		if(sustain_D)
 80015ba:	4a51      	ldr	r2, [pc, #324]	; (8001700 <update_decay_values+0x27c>)
			decay_index_D++;
 80015bc:	f8df e1c4 	ldr.w	lr, [pc, #452]	; 8001784 <update_decay_values+0x300>
		if(sustain_D)
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	b13a      	cbz	r2, 80015d4 <update_decay_values+0x150>
			decay_value_D = decay_table[NOTE_D];
 80015c4:	4a5b      	ldr	r2, [pc, #364]	; (8001734 <update_decay_values+0x2b0>)
 80015c6:	495c      	ldr	r1, [pc, #368]	; (8001738 <update_decay_values+0x2b4>)
 80015c8:	6011      	str	r1, [r2, #0]
			decay_index_D++;
 80015ca:	f8de 2000 	ldr.w	r2, [lr]
 80015ce:	3201      	adds	r2, #1
 80015d0:	f8ce 2000 	str.w	r2, [lr]
		if(sustain_Ds)
 80015d4:	4a4c      	ldr	r2, [pc, #304]	; (8001708 <update_decay_values+0x284>)
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	b12a      	cbz	r2, 80015e6 <update_decay_values+0x162>
			decay_value_Ds = decay_table[NOTE_Ds];
 80015da:	4a58      	ldr	r2, [pc, #352]	; (800173c <update_decay_values+0x2b8>)
 80015dc:	4958      	ldr	r1, [pc, #352]	; (8001740 <update_decay_values+0x2bc>)
 80015de:	6011      	str	r1, [r2, #0]
			decay_index_Cs++;
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	3201      	adds	r2, #1
 80015e4:	601a      	str	r2, [r3, #0]
		if(sustain_E)
 80015e6:	4a49      	ldr	r2, [pc, #292]	; (800170c <update_decay_values+0x288>)
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	2a00      	cmp	r2, #0
 80015ec:	d168      	bne.n	80016c0 <update_decay_values+0x23c>
 80015ee:	f8df c198 	ldr.w	ip, [pc, #408]	; 8001788 <update_decay_values+0x304>
		if(sustain_F)
 80015f2:	4a47      	ldr	r2, [pc, #284]	; (8001710 <update_decay_values+0x28c>)
 80015f4:	6812      	ldr	r2, [r2, #0]
 80015f6:	2a00      	cmp	r2, #0
 80015f8:	d15a      	bne.n	80016b0 <update_decay_values+0x22c>
 80015fa:	4f3a      	ldr	r7, [pc, #232]	; (80016e4 <update_decay_values+0x260>)
		if(sustain_Fs)
 80015fc:	4a45      	ldr	r2, [pc, #276]	; (8001714 <update_decay_values+0x290>)
			decay_index_Fs++;
 80015fe:	4e3a      	ldr	r6, [pc, #232]	; (80016e8 <update_decay_values+0x264>)
		if(sustain_Fs)
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	b12a      	cbz	r2, 8001610 <update_decay_values+0x18c>
			decay_index_Fs++;
 8001604:	6832      	ldr	r2, [r6, #0]
			decay_value_Fs = decay_table[NOTE_Fs];
 8001606:	494f      	ldr	r1, [pc, #316]	; (8001744 <update_decay_values+0x2c0>)
			decay_index_Fs++;
 8001608:	3201      	adds	r2, #1
 800160a:	6032      	str	r2, [r6, #0]
			decay_value_Fs = decay_table[NOTE_Fs];
 800160c:	4a4e      	ldr	r2, [pc, #312]	; (8001748 <update_decay_values+0x2c4>)
 800160e:	600a      	str	r2, [r1, #0]
		if(sustain_G)
 8001610:	4a41      	ldr	r2, [pc, #260]	; (8001718 <update_decay_values+0x294>)
			decay_index_G++;
 8001612:	4d36      	ldr	r5, [pc, #216]	; (80016ec <update_decay_values+0x268>)
		if(sustain_G)
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	b12a      	cbz	r2, 8001624 <update_decay_values+0x1a0>
			decay_index_G++;
 8001618:	682a      	ldr	r2, [r5, #0]
			decay_value_G = decay_table[NOTE_G];
 800161a:	494c      	ldr	r1, [pc, #304]	; (800174c <update_decay_values+0x2c8>)
			decay_index_G++;
 800161c:	3201      	adds	r2, #1
 800161e:	602a      	str	r2, [r5, #0]
			decay_value_G = decay_table[NOTE_G];
 8001620:	4a4b      	ldr	r2, [pc, #300]	; (8001750 <update_decay_values+0x2cc>)
 8001622:	600a      	str	r2, [r1, #0]
		if(sustain_Gs)
 8001624:	4a3d      	ldr	r2, [pc, #244]	; (800171c <update_decay_values+0x298>)
			decay_index_Gs++;
 8001626:	4c32      	ldr	r4, [pc, #200]	; (80016f0 <update_decay_values+0x26c>)
		if(sustain_Gs)
 8001628:	6812      	ldr	r2, [r2, #0]
 800162a:	b12a      	cbz	r2, 8001638 <update_decay_values+0x1b4>
			decay_index_Gs++;
 800162c:	6822      	ldr	r2, [r4, #0]
			decay_value_Gs = decay_table[NOTE_Gs];
 800162e:	4949      	ldr	r1, [pc, #292]	; (8001754 <update_decay_values+0x2d0>)
			decay_index_Gs++;
 8001630:	3201      	adds	r2, #1
 8001632:	6022      	str	r2, [r4, #0]
			decay_value_Gs = decay_table[NOTE_Gs];
 8001634:	4a48      	ldr	r2, [pc, #288]	; (8001758 <update_decay_values+0x2d4>)
 8001636:	600a      	str	r2, [r1, #0]
		if(sustain_A)
 8001638:	4a39      	ldr	r2, [pc, #228]	; (8001720 <update_decay_values+0x29c>)
			decay_index_A++;
 800163a:	482e      	ldr	r0, [pc, #184]	; (80016f4 <update_decay_values+0x270>)
		if(sustain_A)
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	b12a      	cbz	r2, 800164c <update_decay_values+0x1c8>
			decay_index_A++;
 8001640:	6802      	ldr	r2, [r0, #0]
			decay_value_A = decay_table[NOTE_A];
 8001642:	4946      	ldr	r1, [pc, #280]	; (800175c <update_decay_values+0x2d8>)
			decay_index_A++;
 8001644:	3201      	adds	r2, #1
 8001646:	6002      	str	r2, [r0, #0]
			decay_value_A = decay_table[NOTE_A];
 8001648:	4a45      	ldr	r2, [pc, #276]	; (8001760 <update_decay_values+0x2dc>)
 800164a:	600a      	str	r2, [r1, #0]
		if(sustain_As)
 800164c:	4a35      	ldr	r2, [pc, #212]	; (8001724 <update_decay_values+0x2a0>)
			decay_index_As++;
 800164e:	492a      	ldr	r1, [pc, #168]	; (80016f8 <update_decay_values+0x274>)
		if(sustain_As)
 8001650:	6812      	ldr	r2, [r2, #0]
 8001652:	b13a      	cbz	r2, 8001664 <update_decay_values+0x1e0>
			decay_index_As++;
 8001654:	680a      	ldr	r2, [r1, #0]
			decay_value_As = decay_table[NOTE_As];
 8001656:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800178c <update_decay_values+0x308>
			decay_index_As++;
 800165a:	3201      	adds	r2, #1
 800165c:	600a      	str	r2, [r1, #0]
			decay_value_As = decay_table[NOTE_As];
 800165e:	4a41      	ldr	r2, [pc, #260]	; (8001764 <update_decay_values+0x2e0>)
 8001660:	f8c9 2000 	str.w	r2, [r9]
		if(sustain_B)
 8001664:	4a30      	ldr	r2, [pc, #192]	; (8001728 <update_decay_values+0x2a4>)
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	b1aa      	cbz	r2, 8001696 <update_decay_values+0x212>
			decay_index_B++;
 800166a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80016dc <update_decay_values+0x258>
			decay_value_B = decay_table[NOTE_B];
 800166e:	f8df a120 	ldr.w	sl, [pc, #288]	; 8001790 <update_decay_values+0x30c>
			decay_index_B++;
 8001672:	f8d9 2000 	ldr.w	r2, [r9]
 8001676:	3201      	adds	r2, #1
 8001678:	f8c9 2000 	str.w	r2, [r9]
			decay_value_B = decay_table[NOTE_B];
 800167c:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8001794 <update_decay_values+0x310>
 8001680:	f8ca 9000 	str.w	r9, [sl]
			decay_index_B++;
 8001684:	e714      	b.n	80014b0 <update_decay_values+0x2c>
			decay_index_Cs++;
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <update_decay_values+0x25c>)
			decay_value_Cs = decay_table[NOTE_Cs];
 8001688:	4937      	ldr	r1, [pc, #220]	; (8001768 <update_decay_values+0x2e4>)
			decay_index_Cs++;
 800168a:	681a      	ldr	r2, [r3, #0]
			decay_value_Cs = decay_table[NOTE_Cs];
 800168c:	4837      	ldr	r0, [pc, #220]	; (800176c <update_decay_values+0x2e8>)
 800168e:	6008      	str	r0, [r1, #0]
			decay_index_Cs++;
 8001690:	3201      	adds	r2, #1
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	e791      	b.n	80015ba <update_decay_values+0x136>
			decay_index_B++;
 8001696:	4a11      	ldr	r2, [pc, #68]	; (80016dc <update_decay_values+0x258>)
			decay_value_C = 1;
 8001698:	f8df b094 	ldr.w	fp, [pc, #148]	; 8001730 <update_decay_values+0x2ac>
			decay_value_Cs = 1;
 800169c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001768 <update_decay_values+0x2e4>
			decay_index_B++;
 80016a0:	6812      	ldr	r2, [r2, #0]
			decay_value_C = 1;
 80016a2:	f04f 597e 	mov.w	r9, #1065353216	; 0x3f800000
 80016a6:	f8cb 9000 	str.w	r9, [fp]
			decay_value_Cs = 1;
 80016aa:	f8ca 9000 	str.w	r9, [sl]
 80016ae:	e6ff      	b.n	80014b0 <update_decay_values+0x2c>
			decay_value_F = decay_table[NOTE_F];
 80016b0:	4a2f      	ldr	r2, [pc, #188]	; (8001770 <update_decay_values+0x2ec>)
			decay_index_F++;
 80016b2:	4f0c      	ldr	r7, [pc, #48]	; (80016e4 <update_decay_values+0x260>)
			decay_value_F = decay_table[NOTE_F];
 80016b4:	492f      	ldr	r1, [pc, #188]	; (8001774 <update_decay_values+0x2f0>)
 80016b6:	6011      	str	r1, [r2, #0]
			decay_index_F++;
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	3201      	adds	r2, #1
 80016bc:	603a      	str	r2, [r7, #0]
 80016be:	e79d      	b.n	80015fc <update_decay_values+0x178>
			decay_value_E = decay_table[NOTE_E];
 80016c0:	4a2d      	ldr	r2, [pc, #180]	; (8001778 <update_decay_values+0x2f4>)
			decay_index_E++;
 80016c2:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 8001788 <update_decay_values+0x304>
			decay_value_E = decay_table[NOTE_E];
 80016c6:	492d      	ldr	r1, [pc, #180]	; (800177c <update_decay_values+0x2f8>)
 80016c8:	6011      	str	r1, [r2, #0]
			decay_index_E++;
 80016ca:	f8dc 2000 	ldr.w	r2, [ip]
 80016ce:	3201      	adds	r2, #1
 80016d0:	f8cc 2000 	str.w	r2, [ip]
 80016d4:	e78d      	b.n	80015f2 <update_decay_values+0x16e>
 80016d6:	bf00      	nop
 80016d8:	200003e8 	.word	0x200003e8
 80016dc:	200003f4 	.word	0x200003f4
 80016e0:	200003fc 	.word	0x200003fc
 80016e4:	2000040c 	.word	0x2000040c
 80016e8:	20000410 	.word	0x20000410
 80016ec:	20000414 	.word	0x20000414
 80016f0:	20000418 	.word	0x20000418
 80016f4:	200003ec 	.word	0x200003ec
 80016f8:	200003f0 	.word	0x200003f0
 80016fc:	200003a4 	.word	0x200003a4
 8001700:	200003a8 	.word	0x200003a8
 8001704:	20000404 	.word	0x20000404
 8001708:	200003ac 	.word	0x200003ac
 800170c:	200003b0 	.word	0x200003b0
 8001710:	200003b4 	.word	0x200003b4
 8001714:	200003b8 	.word	0x200003b8
 8001718:	200003bc 	.word	0x200003bc
 800171c:	200003c0 	.word	0x200003c0
 8001720:	20000394 	.word	0x20000394
 8001724:	20000398 	.word	0x20000398
 8001728:	2000039c 	.word	0x2000039c
 800172c:	200003a0 	.word	0x200003a0
 8001730:	20000010 	.word	0x20000010
 8001734:	20000018 	.word	0x20000018
 8001738:	3f7df5ce 	.word	0x3f7df5ce
 800173c:	2000001c 	.word	0x2000001c
 8001740:	3f7cf245 	.word	0x3f7cf245
 8001744:	20000028 	.word	0x20000028
 8001748:	3f79eddc 	.word	0x3f79eddc
 800174c:	2000002c 	.word	0x2000002c
 8001750:	3f78ee72 	.word	0x3f78ee72
 8001754:	20000030 	.word	0x20000030
 8001758:	3f77f00c 	.word	0x3f77f00c
 800175c:	20000004 	.word	0x20000004
 8001760:	3f76f2ab 	.word	0x3f76f2ab
 8001764:	3f75f64c 	.word	0x3f75f64c
 8001768:	20000014 	.word	0x20000014
 800176c:	3f7efa61 	.word	0x3f7efa61
 8001770:	20000024 	.word	0x20000024
 8001774:	3f7aee4d 	.word	0x3f7aee4d
 8001778:	20000020 	.word	0x20000020
 800177c:	3f7befc5 	.word	0x3f7befc5
 8001780:	200003f8 	.word	0x200003f8
 8001784:	20000400 	.word	0x20000400
 8001788:	20000408 	.word	0x20000408
 800178c:	20000008 	.word	0x20000008
 8001790:	2000000c 	.word	0x2000000c
 8001794:	3f74faef 	.word	0x3f74faef

08001798 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001798:	4a03      	ldr	r2, [pc, #12]	; (80017a8 <SystemInit+0x10>)
 800179a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800179e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <update_note_tables>:
	}

	update_note_tables();
}

void update_note_tables(){
 80017ac:	b430      	push	{r4, r5}
	 * This function takes the current octave and uses it to update our current
	 * note and sample information.
	 * The NOTE_TABLES are found in sine_tables.h
	 *
	 */
	current_C_TABLE = C_TABLES[activeOctave];
 80017ae:	4b3e      	ldr	r3, [pc, #248]	; (80018a8 <update_note_tables+0xfc>)
 80017b0:	4d3e      	ldr	r5, [pc, #248]	; (80018ac <update_note_tables+0x100>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4a3e      	ldr	r2, [pc, #248]	; (80018b0 <update_note_tables+0x104>)
 80017b6:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
	current_Cs_TABLE = Cs_TABLES[activeOctave];
 80017ba:	483e      	ldr	r0, [pc, #248]	; (80018b4 <update_note_tables+0x108>)
	current_C_TABLE = C_TABLES[activeOctave];
 80017bc:	6015      	str	r5, [r2, #0]
	current_Cs_TABLE = Cs_TABLES[activeOctave];
 80017be:	4a3e      	ldr	r2, [pc, #248]	; (80018b8 <update_note_tables+0x10c>)
 80017c0:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_D_TABLE = D_TABLES[activeOctave];
 80017c4:	493d      	ldr	r1, [pc, #244]	; (80018bc <update_note_tables+0x110>)
	current_Cs_TABLE = Cs_TABLES[activeOctave];
 80017c6:	6010      	str	r0, [r2, #0]
	current_D_TABLE = D_TABLES[activeOctave];
 80017c8:	4a3d      	ldr	r2, [pc, #244]	; (80018c0 <update_note_tables+0x114>)
 80017ca:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_Ds_TABLE = Ds_TABLES[activeOctave];
 80017ce:	4c3d      	ldr	r4, [pc, #244]	; (80018c4 <update_note_tables+0x118>)
	current_D_TABLE = D_TABLES[activeOctave];
 80017d0:	6011      	str	r1, [r2, #0]
	current_Ds_TABLE = Ds_TABLES[activeOctave];
 80017d2:	4a3d      	ldr	r2, [pc, #244]	; (80018c8 <update_note_tables+0x11c>)
 80017d4:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
	current_E_TABLE = E_TABLES[activeOctave];
 80017d8:	483c      	ldr	r0, [pc, #240]	; (80018cc <update_note_tables+0x120>)
	current_Ds_TABLE = Ds_TABLES[activeOctave];
 80017da:	6015      	str	r5, [r2, #0]
	current_E_TABLE = E_TABLES[activeOctave];
 80017dc:	4a3c      	ldr	r2, [pc, #240]	; (80018d0 <update_note_tables+0x124>)
 80017de:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_F_TABLE = F_TABLES[activeOctave];
 80017e2:	493c      	ldr	r1, [pc, #240]	; (80018d4 <update_note_tables+0x128>)
	current_E_TABLE = E_TABLES[activeOctave];
 80017e4:	6010      	str	r0, [r2, #0]
	current_F_TABLE = F_TABLES[activeOctave];
 80017e6:	4a3c      	ldr	r2, [pc, #240]	; (80018d8 <update_note_tables+0x12c>)
 80017e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_Fs_TABLE = Fs_TABLES[activeOctave];
 80017ec:	4c3b      	ldr	r4, [pc, #236]	; (80018dc <update_note_tables+0x130>)
	current_F_TABLE = F_TABLES[activeOctave];
 80017ee:	6011      	str	r1, [r2, #0]
	current_Fs_TABLE = Fs_TABLES[activeOctave];
 80017f0:	4a3b      	ldr	r2, [pc, #236]	; (80018e0 <update_note_tables+0x134>)
 80017f2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
	current_G_TABLE = G_TABLES[activeOctave];
 80017f6:	483b      	ldr	r0, [pc, #236]	; (80018e4 <update_note_tables+0x138>)
	current_Fs_TABLE = Fs_TABLES[activeOctave];
 80017f8:	6015      	str	r5, [r2, #0]
	current_G_TABLE = G_TABLES[activeOctave];
 80017fa:	4a3b      	ldr	r2, [pc, #236]	; (80018e8 <update_note_tables+0x13c>)
 80017fc:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_Gs_TABLE = Gs_TABLES[activeOctave];
 8001800:	493a      	ldr	r1, [pc, #232]	; (80018ec <update_note_tables+0x140>)
	current_G_TABLE = G_TABLES[activeOctave];
 8001802:	6010      	str	r0, [r2, #0]
	current_Gs_TABLE = Gs_TABLES[activeOctave];
 8001804:	4a3a      	ldr	r2, [pc, #232]	; (80018f0 <update_note_tables+0x144>)
 8001806:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_A_TABLE = A_TABLES[activeOctave];
 800180a:	4c3a      	ldr	r4, [pc, #232]	; (80018f4 <update_note_tables+0x148>)
	current_Gs_TABLE = Gs_TABLES[activeOctave];
 800180c:	6011      	str	r1, [r2, #0]
	current_A_TABLE = A_TABLES[activeOctave];
 800180e:	4a3a      	ldr	r2, [pc, #232]	; (80018f8 <update_note_tables+0x14c>)
 8001810:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
	current_As_TABLE = As_TABLES[activeOctave];
 8001814:	4839      	ldr	r0, [pc, #228]	; (80018fc <update_note_tables+0x150>)
	current_A_TABLE = A_TABLES[activeOctave];
 8001816:	6015      	str	r5, [r2, #0]
	current_As_TABLE = As_TABLES[activeOctave];
 8001818:	4a39      	ldr	r2, [pc, #228]	; (8001900 <update_note_tables+0x154>)
 800181a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_B_TABLE = B_TABLES[activeOctave];
 800181e:	4939      	ldr	r1, [pc, #228]	; (8001904 <update_note_tables+0x158>)
	current_As_TABLE = As_TABLES[activeOctave];
 8001820:	6010      	str	r0, [r2, #0]
	current_B_TABLE = B_TABLES[activeOctave];
 8001822:	4a39      	ldr	r2, [pc, #228]	; (8001908 <update_note_tables+0x15c>)
 8001824:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]

	current_C_SAMPLES = C_SAMPLES[activeOctave];
 8001828:	4c38      	ldr	r4, [pc, #224]	; (800190c <update_note_tables+0x160>)
	current_B_TABLE = B_TABLES[activeOctave];
 800182a:	6011      	str	r1, [r2, #0]
	current_C_SAMPLES = C_SAMPLES[activeOctave];
 800182c:	4a38      	ldr	r2, [pc, #224]	; (8001910 <update_note_tables+0x164>)
 800182e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
	current_Cs_SAMPLES = Cs_SAMPLES[activeOctave];
 8001832:	4838      	ldr	r0, [pc, #224]	; (8001914 <update_note_tables+0x168>)
	current_C_SAMPLES = C_SAMPLES[activeOctave];
 8001834:	6015      	str	r5, [r2, #0]
	current_Cs_SAMPLES = Cs_SAMPLES[activeOctave];
 8001836:	4a38      	ldr	r2, [pc, #224]	; (8001918 <update_note_tables+0x16c>)
 8001838:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_D_SAMPLES = D_SAMPLES[activeOctave];
 800183c:	4937      	ldr	r1, [pc, #220]	; (800191c <update_note_tables+0x170>)
	current_Cs_SAMPLES = Cs_SAMPLES[activeOctave];
 800183e:	6010      	str	r0, [r2, #0]
	current_Ds_SAMPLES = Ds_SAMPLES[activeOctave];
 8001840:	4c37      	ldr	r4, [pc, #220]	; (8001920 <update_note_tables+0x174>)
	current_D_SAMPLES = D_SAMPLES[activeOctave];
 8001842:	4a38      	ldr	r2, [pc, #224]	; (8001924 <update_note_tables+0x178>)
 8001844:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_Ds_SAMPLES = Ds_SAMPLES[activeOctave];
 8001848:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
	current_D_SAMPLES = D_SAMPLES[activeOctave];
 800184c:	6011      	str	r1, [r2, #0]
	current_E_SAMPLES = E_SAMPLES[activeOctave];
 800184e:	4936      	ldr	r1, [pc, #216]	; (8001928 <update_note_tables+0x17c>)
 8001850:	4a36      	ldr	r2, [pc, #216]	; (800192c <update_note_tables+0x180>)
 8001852:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_Ds_SAMPLES = Ds_SAMPLES[activeOctave];
 8001856:	4836      	ldr	r0, [pc, #216]	; (8001930 <update_note_tables+0x184>)
	current_F_SAMPLES = F_SAMPLES[activeOctave];
 8001858:	4d36      	ldr	r5, [pc, #216]	; (8001934 <update_note_tables+0x188>)
	current_E_SAMPLES = E_SAMPLES[activeOctave];
 800185a:	6011      	str	r1, [r2, #0]
	current_F_SAMPLES = F_SAMPLES[activeOctave];
 800185c:	4a36      	ldr	r2, [pc, #216]	; (8001938 <update_note_tables+0x18c>)
 800185e:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
	current_Ds_SAMPLES = Ds_SAMPLES[activeOctave];
 8001862:	6004      	str	r4, [r0, #0]
	current_Fs_SAMPLES = Fs_SAMPLES[activeOctave];
 8001864:	4835      	ldr	r0, [pc, #212]	; (800193c <update_note_tables+0x190>)
	current_F_SAMPLES = F_SAMPLES[activeOctave];
 8001866:	6015      	str	r5, [r2, #0]
	current_Fs_SAMPLES = Fs_SAMPLES[activeOctave];
 8001868:	4a35      	ldr	r2, [pc, #212]	; (8001940 <update_note_tables+0x194>)
 800186a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_G_SAMPLES = G_SAMPLES[activeOctave];
 800186e:	4935      	ldr	r1, [pc, #212]	; (8001944 <update_note_tables+0x198>)
	current_Fs_SAMPLES = Fs_SAMPLES[activeOctave];
 8001870:	6010      	str	r0, [r2, #0]
	current_G_SAMPLES = G_SAMPLES[activeOctave];
 8001872:	4a35      	ldr	r2, [pc, #212]	; (8001948 <update_note_tables+0x19c>)
 8001874:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	current_Gs_SAMPLES = Gs_SAMPLES[activeOctave];
 8001878:	4c34      	ldr	r4, [pc, #208]	; (800194c <update_note_tables+0x1a0>)
	current_G_SAMPLES = G_SAMPLES[activeOctave];
 800187a:	6011      	str	r1, [r2, #0]
	current_Gs_SAMPLES = Gs_SAMPLES[activeOctave];
 800187c:	4934      	ldr	r1, [pc, #208]	; (8001950 <update_note_tables+0x1a4>)
 800187e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
	current_A_SAMPLES = A_SAMPLES[activeOctave];
 8001882:	4c34      	ldr	r4, [pc, #208]	; (8001954 <update_note_tables+0x1a8>)
	current_Gs_SAMPLES = Gs_SAMPLES[activeOctave];
 8001884:	600d      	str	r5, [r1, #0]
	current_As_SAMPLES = As_SAMPLES[activeOctave];
 8001886:	4834      	ldr	r0, [pc, #208]	; (8001958 <update_note_tables+0x1ac>)
	current_A_SAMPLES = A_SAMPLES[activeOctave];
 8001888:	4934      	ldr	r1, [pc, #208]	; (800195c <update_note_tables+0x1b0>)
	current_B_SAMPLES = B_SAMPLES[activeOctave];
 800188a:	4a35      	ldr	r2, [pc, #212]	; (8001960 <update_note_tables+0x1b4>)
	current_A_SAMPLES = A_SAMPLES[activeOctave];
 800188c:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8001890:	600c      	str	r4, [r1, #0]
	current_As_SAMPLES = As_SAMPLES[activeOctave];
 8001892:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
	current_B_SAMPLES = B_SAMPLES[activeOctave];
 8001896:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
	current_As_SAMPLES = As_SAMPLES[activeOctave];
 800189a:	4932      	ldr	r1, [pc, #200]	; (8001964 <update_note_tables+0x1b8>)
	current_B_SAMPLES = B_SAMPLES[activeOctave];
 800189c:	4b32      	ldr	r3, [pc, #200]	; (8001968 <update_note_tables+0x1bc>)
	current_As_SAMPLES = As_SAMPLES[activeOctave];
 800189e:	6008      	str	r0, [r1, #0]

}
 80018a0:	bc30      	pop	{r4, r5}
	current_B_SAMPLES = B_SAMPLES[activeOctave];
 80018a2:	601a      	str	r2, [r3, #0]
}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	20000188 	.word	0x20000188
 80018ac:	2000008c 	.word	0x2000008c
 80018b0:	20000438 	.word	0x20000438
 80018b4:	200000a8 	.word	0x200000a8
 80018b8:	20000440 	.word	0x20000440
 80018bc:	200000c4 	.word	0x200000c4
 80018c0:	20000448 	.word	0x20000448
 80018c4:	200000e0 	.word	0x200000e0
 80018c8:	20000450 	.word	0x20000450
 80018cc:	200000fc 	.word	0x200000fc
 80018d0:	20000458 	.word	0x20000458
 80018d4:	20000118 	.word	0x20000118
 80018d8:	20000460 	.word	0x20000460
 80018dc:	20000134 	.word	0x20000134
 80018e0:	20000468 	.word	0x20000468
 80018e4:	20000150 	.word	0x20000150
 80018e8:	20000470 	.word	0x20000470
 80018ec:	2000016c 	.word	0x2000016c
 80018f0:	20000478 	.word	0x20000478
 80018f4:	20000038 	.word	0x20000038
 80018f8:	20000420 	.word	0x20000420
 80018fc:	20000054 	.word	0x20000054
 8001900:	20000428 	.word	0x20000428
 8001904:	20000070 	.word	0x20000070
 8001908:	20000430 	.word	0x20000430
 800190c:	08014930 	.word	0x08014930
 8001910:	20000434 	.word	0x20000434
 8001914:	0801a2dc 	.word	0x0801a2dc
 8001918:	2000043c 	.word	0x2000043c
 800191c:	0801f784 	.word	0x0801f784
 8001920:	08024768 	.word	0x08024768
 8001924:	20000444 	.word	0x20000444
 8001928:	080292d0 	.word	0x080292d0
 800192c:	20000454 	.word	0x20000454
 8001930:	2000044c 	.word	0x2000044c
 8001934:	0802da00 	.word	0x0802da00
 8001938:	2000045c 	.word	0x2000045c
 800193c:	08031d38 	.word	0x08031d38
 8001940:	20000464 	.word	0x20000464
 8001944:	08035ca8 	.word	0x08035ca8
 8001948:	2000046c 	.word	0x2000046c
 800194c:	08039890 	.word	0x08039890
 8001950:	20000474 	.word	0x20000474
 8001954:	08008270 	.word	0x08008270
 8001958:	0800b7d4 	.word	0x0800b7d4
 800195c:	2000041c 	.word	0x2000041c
 8001960:	0800ea34 	.word	0x0800ea34
 8001964:	20000424 	.word	0x20000424
 8001968:	2000042c 	.word	0x2000042c

0800196c <tranposition__increment_octave>:
	switch (activeOctave) {
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <tranposition__increment_octave+0x48>)
 800196e:	781a      	ldrb	r2, [r3, #0]
 8001970:	2a05      	cmp	r2, #5
 8001972:	d81c      	bhi.n	80019ae <tranposition__increment_octave+0x42>
 8001974:	e8df f002 	tbb	[pc, r2]
 8001978:	130f0307 	.word	0x130f0307
 800197c:	0b17      	.short	0x0b17
 800197e:	2202      	movs	r2, #2
		activeOctave = OCTAVE_2;
 8001980:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 8001982:	f7ff bf13 	b.w	80017ac <update_note_tables>
	switch (activeOctave) {
 8001986:	2201      	movs	r2, #1
		activeOctave = OCTAVE_2;
 8001988:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 800198a:	f7ff bf0f 	b.w	80017ac <update_note_tables>
		break;
 800198e:	2206      	movs	r2, #6
		activeOctave = OCTAVE_2;
 8001990:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 8001992:	f7ff bf0b 	b.w	80017ac <update_note_tables>
		break;
 8001996:	2203      	movs	r2, #3
		activeOctave = OCTAVE_2;
 8001998:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 800199a:	f7ff bf07 	b.w	80017ac <update_note_tables>
		break;
 800199e:	2204      	movs	r2, #4
		activeOctave = OCTAVE_2;
 80019a0:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 80019a2:	f7ff bf03 	b.w	80017ac <update_note_tables>
		break;
 80019a6:	2205      	movs	r2, #5
		activeOctave = OCTAVE_2;
 80019a8:	701a      	strb	r2, [r3, #0]
	update_note_tables();
 80019aa:	f7ff beff 	b.w	80017ac <update_note_tables>
		break;
 80019ae:	2200      	movs	r2, #0
 80019b0:	e7e6      	b.n	8001980 <tranposition__increment_octave+0x14>
 80019b2:	bf00      	nop
 80019b4:	20000188 	.word	0x20000188

080019b8 <tranposition__note_update>:
	/****************************************************************
		 This first section of Code is to handle the reseting of each index.
		 Normally this would be done at the end, but since we might be switching octaves
		 we need to make sure that our indexes are restarted.
	*********************************************************************/
		if (my_index[NOTE_C] > current_C_SAMPLES)
 80019b8:	4bad      	ldr	r3, [pc, #692]	; (8001c70 <tranposition__note_update+0x2b8>)
 80019ba:	4aae      	ldr	r2, [pc, #696]	; (8001c74 <tranposition__note_update+0x2bc>)
 80019bc:	6818      	ldr	r0, [r3, #0]
 80019be:	6812      	ldr	r2, [r2, #0]
			my_index[NOTE_C] = 0;
		if (my_index[NOTE_Cs] > current_Cs_SAMPLES)
 80019c0:	6859      	ldr	r1, [r3, #4]
		if (my_index[NOTE_C] > current_C_SAMPLES)
 80019c2:	4290      	cmp	r0, r2
			my_index[NOTE_C] = 0;
 80019c4:	bfc8      	it	gt
 80019c6:	2000      	movgt	r0, #0
		if (my_index[NOTE_Cs] > current_Cs_SAMPLES)
 80019c8:	4aab      	ldr	r2, [pc, #684]	; (8001c78 <tranposition__note_update+0x2c0>)
int tranposition__note_update() {
 80019ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			my_index[NOTE_C] = 0;
 80019ce:	bfc8      	it	gt
 80019d0:	6018      	strgt	r0, [r3, #0]
		if (my_index[NOTE_Cs] > current_Cs_SAMPLES)
 80019d2:	6812      	ldr	r2, [r2, #0]
			my_index[NOTE_Cs] = 0;
		if (my_index[NOTE_D] > current_D_SAMPLES)
 80019d4:	689c      	ldr	r4, [r3, #8]
			my_index[NOTE_D] = 0;
		if (my_index[NOTE_Ds] > current_Ds_SAMPLES)
 80019d6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
		if (my_index[NOTE_Cs] > current_Cs_SAMPLES)
 80019da:	4291      	cmp	r1, r2
			my_index[NOTE_Cs] = 0;
 80019dc:	bfc8      	it	gt
 80019de:	2100      	movgt	r1, #0
		if (my_index[NOTE_D] > current_D_SAMPLES)
 80019e0:	4aa6      	ldr	r2, [pc, #664]	; (8001c7c <tranposition__note_update+0x2c4>)
			my_index[NOTE_Cs] = 0;
 80019e2:	bfc8      	it	gt
 80019e4:	6059      	strgt	r1, [r3, #4]
		if (my_index[NOTE_D] > current_D_SAMPLES)
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	4294      	cmp	r4, r2
			my_index[NOTE_D] = 0;
 80019ea:	bfc8      	it	gt
 80019ec:	2400      	movgt	r4, #0
		if (my_index[NOTE_Ds] > current_Ds_SAMPLES)
 80019ee:	4aa4      	ldr	r2, [pc, #656]	; (8001c80 <tranposition__note_update+0x2c8>)
			my_index[NOTE_D] = 0;
 80019f0:	bfc8      	it	gt
 80019f2:	609c      	strgt	r4, [r3, #8]
		if (my_index[NOTE_Ds] > current_Ds_SAMPLES)
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	4592      	cmp	sl, r2
int tranposition__note_update() {
 80019f8:	b08f      	sub	sp, #60	; 0x3c
		if (my_index[NOTE_Ds] > current_Ds_SAMPLES)
 80019fa:	dd02      	ble.n	8001a02 <tranposition__note_update+0x4a>
			my_index[NOTE_Ds] = 0;
 80019fc:	2200      	movs	r2, #0
 80019fe:	60da      	str	r2, [r3, #12]
 8001a00:	4692      	mov	sl, r2
		if (my_index[NOTE_E] > current_E_SAMPLES)
 8001a02:	4aa0      	ldr	r2, [pc, #640]	; (8001c84 <tranposition__note_update+0x2cc>)
 8001a04:	f8d3 9010 	ldr.w	r9, [r3, #16]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	4591      	cmp	r9, r2
 8001a0c:	dd02      	ble.n	8001a14 <tranposition__note_update+0x5c>
			my_index[NOTE_E] = 0;
 8001a0e:	2200      	movs	r2, #0
 8001a10:	611a      	str	r2, [r3, #16]
 8001a12:	4691      	mov	r9, r2
		if (my_index[NOTE_F] > current_F_SAMPLES)
 8001a14:	4a9c      	ldr	r2, [pc, #624]	; (8001c88 <tranposition__note_update+0x2d0>)
 8001a16:	f8d3 8014 	ldr.w	r8, [r3, #20]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	4590      	cmp	r8, r2
 8001a1e:	dd02      	ble.n	8001a26 <tranposition__note_update+0x6e>
			my_index[NOTE_F] = 0;
 8001a20:	2200      	movs	r2, #0
 8001a22:	615a      	str	r2, [r3, #20]
 8001a24:	4690      	mov	r8, r2
		if (my_index[NOTE_Fs] > current_Fs_SAMPLES)
 8001a26:	4a99      	ldr	r2, [pc, #612]	; (8001c8c <tranposition__note_update+0x2d4>)
 8001a28:	f8d3 e018 	ldr.w	lr, [r3, #24]
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	4596      	cmp	lr, r2
 8001a30:	dd02      	ble.n	8001a38 <tranposition__note_update+0x80>
			my_index[NOTE_Fs] = 0;
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
 8001a36:	4696      	mov	lr, r2
		if (my_index[NOTE_G] > current_G_SAMPLES)
 8001a38:	4a95      	ldr	r2, [pc, #596]	; (8001c90 <tranposition__note_update+0x2d8>)
 8001a3a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	4594      	cmp	ip, r2
 8001a42:	dd02      	ble.n	8001a4a <tranposition__note_update+0x92>
			my_index[NOTE_G] = 0;
 8001a44:	2200      	movs	r2, #0
 8001a46:	61da      	str	r2, [r3, #28]
 8001a48:	4694      	mov	ip, r2
		if (my_index[NOTE_Gs] > current_Gs_SAMPLES)
 8001a4a:	4a92      	ldr	r2, [pc, #584]	; (8001c94 <tranposition__note_update+0x2dc>)
 8001a4c:	6a1f      	ldr	r7, [r3, #32]
 8001a4e:	6812      	ldr	r2, [r2, #0]
			my_index[NOTE_Gs] = 0;
		if (my_index[NOTE_A] > current_A_SAMPLES)
 8001a50:	6a5e      	ldr	r6, [r3, #36]	; 0x24
			my_index[NOTE_A] = 0;
		if (my_index[NOTE_As] > current_As_SAMPLES)
 8001a52:	6a9d      	ldr	r5, [r3, #40]	; 0x28
		if (my_index[NOTE_Gs] > current_Gs_SAMPLES)
 8001a54:	4297      	cmp	r7, r2
			my_index[NOTE_Gs] = 0;
 8001a56:	bfc8      	it	gt
 8001a58:	2700      	movgt	r7, #0
		if (my_index[NOTE_A] > current_A_SAMPLES)
 8001a5a:	4a8f      	ldr	r2, [pc, #572]	; (8001c98 <tranposition__note_update+0x2e0>)
			my_index[NOTE_Gs] = 0;
 8001a5c:	bfc8      	it	gt
 8001a5e:	621f      	strgt	r7, [r3, #32]
		if (my_index[NOTE_A] > current_A_SAMPLES)
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	4296      	cmp	r6, r2
			my_index[NOTE_A] = 0;
 8001a64:	bfc8      	it	gt
 8001a66:	2600      	movgt	r6, #0
		if (my_index[NOTE_As] > current_As_SAMPLES)
 8001a68:	4a8c      	ldr	r2, [pc, #560]	; (8001c9c <tranposition__note_update+0x2e4>)
			my_index[NOTE_A] = 0;
 8001a6a:	bfc8      	it	gt
 8001a6c:	625e      	strgt	r6, [r3, #36]	; 0x24
		if (my_index[NOTE_As] > current_As_SAMPLES)
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	9500      	str	r5, [sp, #0]
 8001a72:	4295      	cmp	r5, r2
 8001a74:	dd02      	ble.n	8001a7c <tranposition__note_update+0xc4>
			my_index[NOTE_As] = 0;
 8001a76:	2200      	movs	r2, #0
 8001a78:	629a      	str	r2, [r3, #40]	; 0x28
 8001a7a:	9200      	str	r2, [sp, #0]
		if (my_index[NOTE_B] > current_B_SAMPLES)
 8001a7c:	4a88      	ldr	r2, [pc, #544]	; (8001ca0 <tranposition__note_update+0x2e8>)
 8001a7e:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	9501      	str	r5, [sp, #4]
 8001a84:	4295      	cmp	r5, r2
 8001a86:	dd02      	ble.n	8001a8e <tranposition__note_update+0xd6>
			my_index[NOTE_B] = 0;
 8001a88:	2200      	movs	r2, #0
 8001a8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a8c:	9201      	str	r2, [sp, #4]
	 * This first batch of values is to look update the value for each Note.
	 * By using a list and different indexes we can speed up the program with good spatial locality
	 * If the note is active then we update the value. Otherwise we return a zero.
	 ***************************************************************************/
	int wave_out =0;
	wave_out	+= active[NOTE_C] ? (current_C_TABLE[my_index[NOTE_C]] * decay_value_C) : 0;
 8001a8e:	4a85      	ldr	r2, [pc, #532]	; (8001ca4 <tranposition__note_update+0x2ec>)
 8001a90:	6815      	ldr	r5, [r2, #0]
 8001a92:	9502      	str	r5, [sp, #8]
 8001a94:	2d00      	cmp	r5, #0
 8001a96:	f000 8177 	beq.w	8001d88 <tranposition__note_update+0x3d0>
 8001a9a:	4d83      	ldr	r5, [pc, #524]	; (8001ca8 <tranposition__note_update+0x2f0>)
 8001a9c:	682d      	ldr	r5, [r5, #0]
 8001a9e:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8001aa2:	edd5 7a00 	vldr	s15, [r5]
 8001aa6:	4d81      	ldr	r5, [pc, #516]	; (8001cac <tranposition__note_update+0x2f4>)
 8001aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aac:	ed95 7a00 	vldr	s14, [r5]
 8001ab0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out	+= active[NOTE_Cs] ? (current_Cs_TABLE[my_index[NOTE_Cs]] * decay_value_Cs) : 0;
 8001ab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001abc:	6855      	ldr	r5, [r2, #4]
 8001abe:	9503      	str	r5, [sp, #12]
 8001ac0:	b165      	cbz	r5, 8001adc <tranposition__note_update+0x124>
 8001ac2:	4d7b      	ldr	r5, [pc, #492]	; (8001cb0 <tranposition__note_update+0x2f8>)
 8001ac4:	682d      	ldr	r5, [r5, #0]
 8001ac6:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8001aca:	ed95 7a00 	vldr	s14, [r5]
 8001ace:	4d79      	ldr	r5, [pc, #484]	; (8001cb4 <tranposition__note_update+0x2fc>)
 8001ad0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ad4:	edd5 6a00 	vldr	s13, [r5]
 8001ad8:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_D] ? (current_D_TABLE[my_index[NOTE_D]] * decay_value_D) : 0;
 8001adc:	6895      	ldr	r5, [r2, #8]
 8001ade:	9504      	str	r5, [sp, #16]
	wave_out	+= active[NOTE_Cs] ? (current_Cs_TABLE[my_index[NOTE_Cs]] * decay_value_Cs) : 0;
 8001ae0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_D] ? (current_D_TABLE[my_index[NOTE_D]] * decay_value_D) : 0;
 8001ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae8:	b165      	cbz	r5, 8001b04 <tranposition__note_update+0x14c>
 8001aea:	4d73      	ldr	r5, [pc, #460]	; (8001cb8 <tranposition__note_update+0x300>)
 8001aec:	682d      	ldr	r5, [r5, #0]
 8001aee:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 8001af2:	ed95 7a00 	vldr	s14, [r5]
 8001af6:	4d71      	ldr	r5, [pc, #452]	; (8001cbc <tranposition__note_update+0x304>)
 8001af8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001afc:	edd5 6a00 	vldr	s13, [r5]
 8001b00:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_Ds] ? (current_Ds_TABLE[my_index[NOTE_Ds]] *decay_value_Ds) : 0;
 8001b04:	68d5      	ldr	r5, [r2, #12]
 8001b06:	9505      	str	r5, [sp, #20]
	wave_out 	+= active[NOTE_D] ? (current_D_TABLE[my_index[NOTE_D]] * decay_value_D) : 0;
 8001b08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_Ds] ? (current_Ds_TABLE[my_index[NOTE_Ds]] *decay_value_Ds) : 0;
 8001b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b10:	b165      	cbz	r5, 8001b2c <tranposition__note_update+0x174>
 8001b12:	4d6b      	ldr	r5, [pc, #428]	; (8001cc0 <tranposition__note_update+0x308>)
 8001b14:	682d      	ldr	r5, [r5, #0]
 8001b16:	eb05 058a 	add.w	r5, r5, sl, lsl #2
 8001b1a:	ed95 7a00 	vldr	s14, [r5]
 8001b1e:	4d69      	ldr	r5, [pc, #420]	; (8001cc4 <tranposition__note_update+0x30c>)
 8001b20:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b24:	edd5 6a00 	vldr	s13, [r5]
 8001b28:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_E] ? (current_E_TABLE[my_index[NOTE_E]] * decay_value_E) : 0;
 8001b2c:	6915      	ldr	r5, [r2, #16]
 8001b2e:	9506      	str	r5, [sp, #24]
	wave_out 	+= active[NOTE_Ds] ? (current_Ds_TABLE[my_index[NOTE_Ds]] *decay_value_Ds) : 0;
 8001b30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_E] ? (current_E_TABLE[my_index[NOTE_E]] * decay_value_E) : 0;
 8001b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b38:	b165      	cbz	r5, 8001b54 <tranposition__note_update+0x19c>
 8001b3a:	4d63      	ldr	r5, [pc, #396]	; (8001cc8 <tranposition__note_update+0x310>)
 8001b3c:	682d      	ldr	r5, [r5, #0]
 8001b3e:	eb05 0589 	add.w	r5, r5, r9, lsl #2
 8001b42:	ed95 7a00 	vldr	s14, [r5]
 8001b46:	4d61      	ldr	r5, [pc, #388]	; (8001ccc <tranposition__note_update+0x314>)
 8001b48:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b4c:	edd5 6a00 	vldr	s13, [r5]
 8001b50:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_F] ? (current_F_TABLE[my_index[NOTE_F]] * decay_value_F) : 0;
 8001b54:	6955      	ldr	r5, [r2, #20]
 8001b56:	9507      	str	r5, [sp, #28]
	wave_out 	+= active[NOTE_E] ? (current_E_TABLE[my_index[NOTE_E]] * decay_value_E) : 0;
 8001b58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_F] ? (current_F_TABLE[my_index[NOTE_F]] * decay_value_F) : 0;
 8001b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b60:	b165      	cbz	r5, 8001b7c <tranposition__note_update+0x1c4>
 8001b62:	4d5b      	ldr	r5, [pc, #364]	; (8001cd0 <tranposition__note_update+0x318>)
 8001b64:	682d      	ldr	r5, [r5, #0]
 8001b66:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 8001b6a:	ed95 7a00 	vldr	s14, [r5]
 8001b6e:	4d59      	ldr	r5, [pc, #356]	; (8001cd4 <tranposition__note_update+0x31c>)
 8001b70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b74:	edd5 6a00 	vldr	s13, [r5]
 8001b78:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_Fs] ? (current_Fs_TABLE[my_index[NOTE_Fs]] * decay_value_Fs) : 0;
 8001b7c:	6995      	ldr	r5, [r2, #24]
 8001b7e:	9508      	str	r5, [sp, #32]
	wave_out 	+= active[NOTE_F] ? (current_F_TABLE[my_index[NOTE_F]] * decay_value_F) : 0;
 8001b80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_Fs] ? (current_Fs_TABLE[my_index[NOTE_Fs]] * decay_value_Fs) : 0;
 8001b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b88:	b165      	cbz	r5, 8001ba4 <tranposition__note_update+0x1ec>
 8001b8a:	4d53      	ldr	r5, [pc, #332]	; (8001cd8 <tranposition__note_update+0x320>)
 8001b8c:	682d      	ldr	r5, [r5, #0]
 8001b8e:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 8001b92:	ed95 7a00 	vldr	s14, [r5]
 8001b96:	4d51      	ldr	r5, [pc, #324]	; (8001cdc <tranposition__note_update+0x324>)
 8001b98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b9c:	edd5 6a00 	vldr	s13, [r5]
 8001ba0:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_G] ? (current_G_TABLE[my_index[NOTE_G]] * decay_value_G) : 0;
 8001ba4:	69d5      	ldr	r5, [r2, #28]
 8001ba6:	9509      	str	r5, [sp, #36]	; 0x24
	wave_out 	+= active[NOTE_Fs] ? (current_Fs_TABLE[my_index[NOTE_Fs]] * decay_value_Fs) : 0;
 8001ba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_G] ? (current_G_TABLE[my_index[NOTE_G]] * decay_value_G) : 0;
 8001bac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb0:	b165      	cbz	r5, 8001bcc <tranposition__note_update+0x214>
 8001bb2:	4d4b      	ldr	r5, [pc, #300]	; (8001ce0 <tranposition__note_update+0x328>)
 8001bb4:	682d      	ldr	r5, [r5, #0]
 8001bb6:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 8001bba:	ed95 7a00 	vldr	s14, [r5]
 8001bbe:	4d49      	ldr	r5, [pc, #292]	; (8001ce4 <tranposition__note_update+0x32c>)
 8001bc0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001bc4:	edd5 6a00 	vldr	s13, [r5]
 8001bc8:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_Gs] ? (current_Gs_TABLE[my_index[NOTE_Gs]] * decay_value_Gs): 0;
 8001bcc:	6a15      	ldr	r5, [r2, #32]
 8001bce:	950a      	str	r5, [sp, #40]	; 0x28
	wave_out 	+= active[NOTE_G] ? (current_G_TABLE[my_index[NOTE_G]] * decay_value_G) : 0;
 8001bd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_Gs] ? (current_Gs_TABLE[my_index[NOTE_Gs]] * decay_value_Gs): 0;
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	b165      	cbz	r5, 8001bf4 <tranposition__note_update+0x23c>
 8001bda:	4d43      	ldr	r5, [pc, #268]	; (8001ce8 <tranposition__note_update+0x330>)
 8001bdc:	682d      	ldr	r5, [r5, #0]
 8001bde:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8001be2:	ed95 7a00 	vldr	s14, [r5]
 8001be6:	4d41      	ldr	r5, [pc, #260]	; (8001cec <tranposition__note_update+0x334>)
 8001be8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001bec:	edd5 6a00 	vldr	s13, [r5]
 8001bf0:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_A] ? (current_A_TABLE[my_index[NOTE_A]] * decay_value_A) : 0;
 8001bf4:	6a55      	ldr	r5, [r2, #36]	; 0x24
 8001bf6:	950b      	str	r5, [sp, #44]	; 0x2c
	wave_out 	+= active[NOTE_Gs] ? (current_Gs_TABLE[my_index[NOTE_Gs]] * decay_value_Gs): 0;
 8001bf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_A] ? (current_A_TABLE[my_index[NOTE_A]] * decay_value_A) : 0;
 8001bfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c00:	b165      	cbz	r5, 8001c1c <tranposition__note_update+0x264>
 8001c02:	4d3b      	ldr	r5, [pc, #236]	; (8001cf0 <tranposition__note_update+0x338>)
 8001c04:	682d      	ldr	r5, [r5, #0]
 8001c06:	eb05 0586 	add.w	r5, r5, r6, lsl #2
 8001c0a:	ed95 7a00 	vldr	s14, [r5]
 8001c0e:	4d39      	ldr	r5, [pc, #228]	; (8001cf4 <tranposition__note_update+0x33c>)
 8001c10:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001c14:	edd5 6a00 	vldr	s13, [r5]
 8001c18:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_As] ? (current_As_TABLE[my_index[NOTE_As]] * decay_value_As) : 0;
 8001c1c:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8001c1e:	950c      	str	r5, [sp, #48]	; 0x30
	wave_out 	+= active[NOTE_A] ? (current_A_TABLE[my_index[NOTE_A]] * decay_value_A) : 0;
 8001c20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_As] ? (current_As_TABLE[my_index[NOTE_As]] * decay_value_As) : 0;
 8001c24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c28:	b185      	cbz	r5, 8001c4c <tranposition__note_update+0x294>
 8001c2a:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 8001cf8 <tranposition__note_update+0x340>
 8001c2e:	9d00      	ldr	r5, [sp, #0]
 8001c30:	f8db b000 	ldr.w	fp, [fp]
 8001c34:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8001c38:	ed95 7a00 	vldr	s14, [r5]
 8001c3c:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 8001cfc <tranposition__note_update+0x344>
 8001c40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001c44:	eddb 6a00 	vldr	s13, [fp]
 8001c48:	eee7 7a26 	vfma.f32	s15, s14, s13
	wave_out 	+= active[NOTE_B] ? (current_B_TABLE[my_index[NOTE_B]] * decay_value_B) : 0;
 8001c4c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001c4e:	920d      	str	r2, [sp, #52]	; 0x34
	wave_out 	+= active[NOTE_As] ? (current_As_TABLE[my_index[NOTE_As]] * decay_value_As) : 0;
 8001c50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	wave_out 	+= active[NOTE_B] ? (current_B_TABLE[my_index[NOTE_B]] * decay_value_B) : 0;
 8001c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c58:	2a00      	cmp	r2, #0
 8001c5a:	d05b      	beq.n	8001d14 <tranposition__note_update+0x35c>
 8001c5c:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 8001d00 <tranposition__note_update+0x348>
 8001c60:	9a01      	ldr	r2, [sp, #4]
 8001c62:	f8db b000 	ldr.w	fp, [fp]
 8001c66:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8001c6a:	ed92 7a00 	vldr	s14, [r2]
 8001c6e:	e049      	b.n	8001d04 <tranposition__note_update+0x34c>
 8001c70:	20000364 	.word	0x20000364
 8001c74:	20000434 	.word	0x20000434
 8001c78:	2000043c 	.word	0x2000043c
 8001c7c:	20000444 	.word	0x20000444
 8001c80:	2000044c 	.word	0x2000044c
 8001c84:	20000454 	.word	0x20000454
 8001c88:	2000045c 	.word	0x2000045c
 8001c8c:	20000464 	.word	0x20000464
 8001c90:	2000046c 	.word	0x2000046c
 8001c94:	20000474 	.word	0x20000474
 8001c98:	2000041c 	.word	0x2000041c
 8001c9c:	20000424 	.word	0x20000424
 8001ca0:	2000042c 	.word	0x2000042c
 8001ca4:	200001ac 	.word	0x200001ac
 8001ca8:	20000438 	.word	0x20000438
 8001cac:	20000010 	.word	0x20000010
 8001cb0:	20000440 	.word	0x20000440
 8001cb4:	20000014 	.word	0x20000014
 8001cb8:	20000448 	.word	0x20000448
 8001cbc:	20000018 	.word	0x20000018
 8001cc0:	20000450 	.word	0x20000450
 8001cc4:	2000001c 	.word	0x2000001c
 8001cc8:	20000458 	.word	0x20000458
 8001ccc:	20000020 	.word	0x20000020
 8001cd0:	20000460 	.word	0x20000460
 8001cd4:	20000024 	.word	0x20000024
 8001cd8:	20000468 	.word	0x20000468
 8001cdc:	20000028 	.word	0x20000028
 8001ce0:	20000470 	.word	0x20000470
 8001ce4:	2000002c 	.word	0x2000002c
 8001ce8:	20000478 	.word	0x20000478
 8001cec:	20000030 	.word	0x20000030
 8001cf0:	20000420 	.word	0x20000420
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	20000428 	.word	0x20000428
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	20000430 	.word	0x20000430
 8001d04:	f8df b08c 	ldr.w	fp, [pc, #140]	; 8001d94 <tranposition__note_update+0x3dc>
 8001d08:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d0c:	eddb 6a00 	vldr	s13, [fp]
 8001d10:	eee7 7a26 	vfma.f32	s15, s14, s13

	/* ***************************************************************
	 This batch of code is to just update the index if the note is active.
	 Since the active list should only ever hold a 0 or a 1, this code works. Avoid if statements
	 ***************************************************************************/
	my_index[NOTE_C] += active[NOTE_C];
 8001d14:	9a02      	ldr	r2, [sp, #8]
	my_index[NOTE_F] += active[NOTE_F];
	my_index[NOTE_Fs] += active[NOTE_Fs];
	my_index[NOTE_G] += active[NOTE_G];
	my_index[NOTE_Gs] += active[NOTE_Gs];
	my_index[NOTE_A] += active[NOTE_A];
	my_index[NOTE_As] += active[NOTE_As];
 8001d16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	my_index[NOTE_C] += active[NOTE_C];
 8001d18:	4402      	add	r2, r0
 8001d1a:	4610      	mov	r0, r2
	my_index[NOTE_Cs] += active[NOTE_Cs];
 8001d1c:	9a03      	ldr	r2, [sp, #12]
 8001d1e:	440a      	add	r2, r1
 8001d20:	4693      	mov	fp, r2
	my_index[NOTE_D] += active[NOTE_D];
 8001d22:	9a04      	ldr	r2, [sp, #16]
	my_index[NOTE_B] += active[NOTE_B];
 8001d24:	990d      	ldr	r1, [sp, #52]	; 0x34
	my_index[NOTE_D] += active[NOTE_D];
 8001d26:	4422      	add	r2, r4
 8001d28:	4614      	mov	r4, r2
	my_index[NOTE_Ds] += active[NOTE_Ds];
 8001d2a:	9a05      	ldr	r2, [sp, #20]
 8001d2c:	4452      	add	r2, sl
 8001d2e:	4692      	mov	sl, r2
	my_index[NOTE_E] += active[NOTE_E];
 8001d30:	9a06      	ldr	r2, [sp, #24]
 8001d32:	444a      	add	r2, r9
 8001d34:	4691      	mov	r9, r2
	my_index[NOTE_F] += active[NOTE_F];
 8001d36:	9a07      	ldr	r2, [sp, #28]
 8001d38:	4442      	add	r2, r8
 8001d3a:	4690      	mov	r8, r2
	my_index[NOTE_Fs] += active[NOTE_Fs];
 8001d3c:	9a08      	ldr	r2, [sp, #32]
 8001d3e:	4472      	add	r2, lr
 8001d40:	4696      	mov	lr, r2
	my_index[NOTE_G] += active[NOTE_G];
 8001d42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d44:	4462      	add	r2, ip
 8001d46:	4694      	mov	ip, r2
	my_index[NOTE_Gs] += active[NOTE_Gs];
 8001d48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001d4a:	443a      	add	r2, r7
 8001d4c:	4617      	mov	r7, r2
	my_index[NOTE_A] += active[NOTE_A];
 8001d4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d50:	4432      	add	r2, r6
 8001d52:	4616      	mov	r6, r2
	wave_out 	+= active[NOTE_B] ? (current_B_TABLE[my_index[NOTE_B]] * decay_value_B) : 0;
 8001d54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	my_index[NOTE_As] += active[NOTE_As];
 8001d58:	9a00      	ldr	r2, [sp, #0]
 8001d5a:	4415      	add	r5, r2
	my_index[NOTE_B] += active[NOTE_B];
 8001d5c:	9a01      	ldr	r2, [sp, #4]
	my_index[NOTE_Gs] += active[NOTE_Gs];
 8001d5e:	621f      	str	r7, [r3, #32]
	my_index[NOTE_Cs] += active[NOTE_Cs];
 8001d60:	e9c3 0b00 	strd	r0, fp, [r3]
	wave_out 	+= active[NOTE_B] ? (current_B_TABLE[my_index[NOTE_B]] * decay_value_B) : 0;
 8001d64:	ee17 0a90 	vmov	r0, s15



	return	wave_out * 12;
 8001d68:	eb00 0040 	add.w	r0, r0, r0, lsl #1
	my_index[NOTE_B] += active[NOTE_B];
 8001d6c:	4411      	add	r1, r2

}
 8001d6e:	0080      	lsls	r0, r0, #2
	my_index[NOTE_Ds] += active[NOTE_Ds];
 8001d70:	e9c3 4a02 	strd	r4, sl, [r3, #8]
	my_index[NOTE_F] += active[NOTE_F];
 8001d74:	e9c3 9804 	strd	r9, r8, [r3, #16]
	my_index[NOTE_G] += active[NOTE_G];
 8001d78:	e9c3 ec06 	strd	lr, ip, [r3, #24]
	my_index[NOTE_B] += active[NOTE_B];
 8001d7c:	e9c3 510a 	strd	r5, r1, [r3, #40]	; 0x28
	my_index[NOTE_A] += active[NOTE_A];
 8001d80:	625e      	str	r6, [r3, #36]	; 0x24
}
 8001d82:	b00f      	add	sp, #60	; 0x3c
 8001d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d88:	eddf 7a01 	vldr	s15, [pc, #4]	; 8001d90 <tranposition__note_update+0x3d8>
 8001d8c:	e696      	b.n	8001abc <tranposition__note_update+0x104>
 8001d8e:	bf00      	nop
 8001d90:	00000000 	.word	0x00000000
 8001d94:	2000000c 	.word	0x2000000c

08001d98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
ldr   sp, =_estack    /* Set stack pointer */
 8001d98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dd0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d9c:	f7ff fcfc 	bl	8001798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001da0:	480c      	ldr	r0, [pc, #48]	; (8001dd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001da2:	490d      	ldr	r1, [pc, #52]	; (8001dd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001da4:	4a0d      	ldr	r2, [pc, #52]	; (8001ddc <LoopForever+0xe>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da8:	e002      	b.n	8001db0 <LoopCopyDataInit>

08001daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dae:	3304      	adds	r3, #4

08001db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db4:	d3f9      	bcc.n	8001daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001db8:	4c0a      	ldr	r4, [pc, #40]	; (8001de4 <LoopForever+0x16>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dbc:	e001      	b.n	8001dc2 <LoopFillZerobss>

08001dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc0:	3204      	adds	r2, #4

08001dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc4:	d3fb      	bcc.n	8001dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dc6:	f002 fd93 	bl	80048f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dca:	f7fe fbc1 	bl	8000550 <main>

08001dce <LoopForever>:

LoopForever:
    b LoopForever
 8001dce:	e7fe      	b.n	8001dce <LoopForever>
ldr   sp, =_estack    /* Set stack pointer */
 8001dd0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd8:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8001ddc:	080398d0 	.word	0x080398d0
  ldr r2, =_sbss
 8001de0:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8001de4:	20000480 	.word	0x20000480

08001de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC1_2_IRQHandler>
	...

08001dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001dee:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <HAL_InitTick+0x40>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	b90b      	cbnz	r3, 8001df8 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001df4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001df6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001df8:	490d      	ldr	r1, [pc, #52]	; (8001e30 <HAL_InitTick+0x44>)
 8001dfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dfe:	4605      	mov	r5, r0
 8001e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e04:	6808      	ldr	r0, [r1, #0]
 8001e06:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e0a:	f000 f8af 	bl	8001f6c <HAL_SYSTICK_Config>
 8001e0e:	4604      	mov	r4, r0
 8001e10:	2800      	cmp	r0, #0
 8001e12:	d1ef      	bne.n	8001df4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e14:	2d0f      	cmp	r5, #15
 8001e16:	d8ed      	bhi.n	8001df4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4629      	mov	r1, r5
 8001e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e20:	f000 f858 	bl	8001ed4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_InitTick+0x48>)
 8001e26:	4620      	mov	r0, r4
 8001e28:	601d      	str	r5, [r3, #0]
}
 8001e2a:	bd38      	pop	{r3, r4, r5, pc}
 8001e2c:	20000189 	.word	0x20000189
 8001e30:	20000034 	.word	0x20000034
 8001e34:	2000018c 	.word	0x2000018c

08001e38 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <HAL_Init+0x2c>)
 8001e3a:	6813      	ldr	r3, [r2, #0]
 8001e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001e40:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e42:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e46:	f000 f833 	bl	8001eb0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff ffce 	bl	8001dec <HAL_InitTick>
 8001e50:	b110      	cbz	r0, 8001e58 <HAL_Init+0x20>
    status = HAL_ERROR;
 8001e52:	2401      	movs	r4, #1
}
 8001e54:	4620      	mov	r0, r4
 8001e56:	bd10      	pop	{r4, pc}
 8001e58:	4604      	mov	r4, r0
    HAL_MspInit();
 8001e5a:	f7ff f981 	bl	8001160 <HAL_MspInit>
}
 8001e5e:	4620      	mov	r0, r4
 8001e60:	bd10      	pop	{r4, pc}
 8001e62:	bf00      	nop
 8001e64:	40022000 	.word	0x40022000

08001e68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001e68:	4a03      	ldr	r2, [pc, #12]	; (8001e78 <HAL_IncTick+0x10>)
 8001e6a:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <HAL_IncTick+0x14>)
 8001e6c:	6811      	ldr	r1, [r2, #0]
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	440b      	add	r3, r1
 8001e72:	6013      	str	r3, [r2, #0]
}
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	2000047c 	.word	0x2000047c
 8001e7c:	20000189 	.word	0x20000189

08001e80 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e80:	4b01      	ldr	r3, [pc, #4]	; (8001e88 <HAL_GetTick+0x8>)
 8001e82:	6818      	ldr	r0, [r3, #0]
}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	2000047c 	.word	0x2000047c

08001e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e8c:	b538      	push	{r3, r4, r5, lr}
 8001e8e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff fff6 	bl	8001e80 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e94:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001e96:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e98:	d002      	beq.n	8001ea0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 8001e9a:	4b04      	ldr	r3, [pc, #16]	; (8001eac <HAL_Delay+0x20>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ea0:	f7ff ffee 	bl	8001e80 <HAL_GetTick>
 8001ea4:	1b43      	subs	r3, r0, r5
 8001ea6:	42a3      	cmp	r3, r4
 8001ea8:	d3fa      	bcc.n	8001ea0 <HAL_Delay+0x14>
  {
  }
}
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
 8001eac:	20000189 	.word	0x20000189

08001eb0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb0:	4907      	ldr	r1, [pc, #28]	; (8001ed0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001eb2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ebe:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec0:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ec6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001eca:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <HAL_NVIC_SetPriority+0x74>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001edc:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ede:	f1c3 0e07 	rsb	lr, r3, #7
 8001ee2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eea:	bf28      	it	cs
 8001eec:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef0:	f1bc 0f06 	cmp.w	ip, #6
 8001ef4:	d91b      	bls.n	8001f2e <HAL_NVIC_SetPriority+0x5a>
 8001ef6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef8:	f04f 3cff 	mov.w	ip, #4294967295
 8001efc:	fa0c fc03 	lsl.w	ip, ip, r3
 8001f00:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	f04f 3cff 	mov.w	ip, #4294967295
 8001f08:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001f0c:	ea21 010c 	bic.w	r1, r1, ip
 8001f10:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001f12:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f14:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001f18:	db0c      	blt.n	8001f34 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001f1e:	0109      	lsls	r1, r1, #4
 8001f20:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001f24:	b2c9      	uxtb	r1, r1
 8001f26:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f2e:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f30:	4613      	mov	r3, r2
 8001f32:	e7e7      	b.n	8001f04 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <HAL_NVIC_SetPriority+0x78>)
 8001f36:	f000 000f 	and.w	r0, r0, #15
 8001f3a:	0109      	lsls	r1, r1, #4
 8001f3c:	4403      	add	r3, r0
 8001f3e:	b2c9      	uxtb	r1, r1
 8001f40:	7619      	strb	r1, [r3, #24]
 8001f42:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f46:	bf00      	nop
 8001f48:	e000ed00 	.word	0xe000ed00
 8001f4c:	e000ecfc 	.word	0xe000ecfc

08001f50 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001f50:	2800      	cmp	r0, #0
 8001f52:	db07      	blt.n	8001f64 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f54:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <HAL_NVIC_EnableIRQ+0x18>)
 8001f56:	0941      	lsrs	r1, r0, #5
 8001f58:	2301      	movs	r3, #1
 8001f5a:	f000 001f 	and.w	r0, r0, #31
 8001f5e:	4083      	lsls	r3, r0
 8001f60:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	e000e100 	.word	0xe000e100

08001f6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f6c:	3801      	subs	r0, #1
 8001f6e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001f72:	d210      	bcs.n	8001f96 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f74:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f76:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7a:	4c08      	ldr	r4, [pc, #32]	; (8001f9c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8001f82:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f86:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f88:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f8a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f8c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8001f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f92:	6119      	str	r1, [r3, #16]
 8001f94:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001f96:	2001      	movs	r0, #1
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8001fa0:	b188      	cbz	r0, 8001fc6 <HAL_DAC_Init+0x26>
{
 8001fa2:	b510      	push	{r4, lr}
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001fa4:	7903      	ldrb	r3, [r0, #4]
 8001fa6:	4604      	mov	r4, r0
 8001fa8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fac:	b13b      	cbz	r3, 8001fbe <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001fae:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fb0:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001fb2:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fb4:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001fb6:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8001fb8:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8001fba:	4618      	mov	r0, r3
}
 8001fbc:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001fbe:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8001fc0:	f7ff f8e6 	bl	8001190 <HAL_DAC_MspInit>
 8001fc4:	e7f3      	b.n	8001fae <HAL_DAC_Init+0xe>
     return HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop

08001fcc <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001fcc:	7943      	ldrb	r3, [r0, #5]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d027      	beq.n	8002022 <HAL_DAC_Start+0x56>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001fd2:	6802      	ldr	r2, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fd4:	2302      	movs	r3, #2
{
 8001fd6:	b410      	push	{r4}
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fd8:	7103      	strb	r3, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8001fda:	6814      	ldr	r4, [r2, #0]
 8001fdc:	f001 0c10 	and.w	ip, r1, #16
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	fa03 f30c 	lsl.w	r3, r3, ip
 8001fe6:	4323      	orrs	r3, r4
 8001fe8:	6013      	str	r3, [r2, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8001fea:	6813      	ldr	r3, [r2, #0]
  if(Channel == DAC_CHANNEL_1)
 8001fec:	b979      	cbnz	r1, 800200e <HAL_DAC_Start+0x42>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8001fee:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d103      	bne.n	8001ffe <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001ff6:	6853      	ldr	r3, [r2, #4]
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6053      	str	r3, [r2, #4]
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ffe:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002000:	2201      	movs	r2, #1
 8002002:	7102      	strb	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8002004:	7143      	strb	r3, [r0, #5]

  /* Return function status */
  return HAL_OK;
}
 8002006:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800200a:	4618      	mov	r0, r3
}
 800200c:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 800200e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002012:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002016:	d1f2      	bne.n	8001ffe <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002018:	6853      	ldr	r3, [r2, #4]
 800201a:	f043 0302 	orr.w	r3, r3, #2
 800201e:	6053      	str	r3, [r2, #4]
 8002020:	e7ed      	b.n	8001ffe <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 8002022:	2002      	movs	r0, #2
}
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop

08002028 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002028:	b410      	push	{r4}
 800202a:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800202c:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0;
 800202e:	2400      	movs	r4, #0
 8002030:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8002032:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8002034:	b951      	cbnz	r1, 800204c <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002036:	9901      	ldr	r1, [sp, #4]
 8002038:	3108      	adds	r1, #8
 800203a:	440a      	add	r2, r1
 800203c:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800203e:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8002040:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	b003      	add	sp, #12
 8002046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800204a:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800204c:	9901      	ldr	r1, [sp, #4]
 800204e:	3114      	adds	r1, #20
 8002050:	440a      	add	r2, r1
 8002052:	9201      	str	r2, [sp, #4]
 8002054:	e7f3      	b.n	800203e <HAL_DAC_SetValue+0x16>
 8002056:	bf00      	nop

08002058 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop

0800205c <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800205c:	6803      	ldr	r3, [r0, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	0491      	lsls	r1, r2, #18
{
 8002062:	b510      	push	{r4, lr}
 8002064:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002066:	d502      	bpl.n	800206e <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800206a:	0492      	lsls	r2, r2, #18
 800206c:	d418      	bmi.n	80020a0 <HAL_DAC_IRQHandler+0x44>
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	0091      	lsls	r1, r2, #2
 8002072:	d502      	bpl.n	800207a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002074:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002076:	0092      	lsls	r2, r2, #2
 8002078:	d400      	bmi.n	800207c <HAL_DAC_IRQHandler+0x20>
}
 800207a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 800207c:	2204      	movs	r2, #4
 800207e:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002080:	6922      	ldr	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002082:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002086:	f042 0202 	orr.w	r2, r2, #2
 800208a:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800208c:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002094:	4620      	mov	r0, r4
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002096:	601a      	str	r2, [r3, #0]
}
 8002098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800209c:	f000 b8a8 	b.w	80021f0 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80020a0:	2204      	movs	r2, #4
 80020a2:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80020a4:	6902      	ldr	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80020a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80020aa:	f042 0201 	orr.w	r2, r2, #1
 80020ae:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80020b0:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020b8:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80020ba:	f7ff ffcd 	bl	8002058 <HAL_DAC_DMAUnderrunCallbackCh1>
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80020be:	6823      	ldr	r3, [r4, #0]
 80020c0:	e7d5      	b.n	800206e <HAL_DAC_IRQHandler+0x12>
 80020c2:	bf00      	nop

080020c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80020c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80020c6:	7943      	ldrb	r3, [r0, #5]
 80020c8:	2b01      	cmp	r3, #1
{
 80020ca:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80020cc:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 80020ce:	f000 8085 	beq.w	80021dc <HAL_DAC_ConfigChannel+0x118>
 80020d2:	2301      	movs	r3, #1
 80020d4:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80020d6:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 80020d8:	f04f 0302 	mov.w	r3, #2
 80020dc:	4605      	mov	r5, r0
 80020de:	4614      	mov	r4, r2
 80020e0:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80020e2:	d038      	beq.n	8002156 <HAL_DAC_ConfigChannel+0x92>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80020e4:	6800      	ldr	r0, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80020e6:	f002 0210 	and.w	r2, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80020ea:	6933      	ldr	r3, [r6, #16]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d108      	bne.n	8002102 <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 = hdac->Instance->CCR;
 80020f0:	6b84      	ldr	r4, [r0, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80020f2:	6973      	ldr	r3, [r6, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80020f4:	271f      	movs	r7, #31
 80020f6:	4097      	lsls	r7, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80020f8:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80020fa:	ea24 0407 	bic.w	r4, r4, r7
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80020fe:	4323      	orrs	r3, r4
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002100:	6383      	str	r3, [r0, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002102:	e9d6 3402 	ldrd	r3, r4, [r6, #8]
 8002106:	4323      	orrs	r3, r4
 8002108:	430b      	orrs	r3, r1
  tmpreg1 = hdac->Instance->MCR;
 800210a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800210c:	6871      	ldr	r1, [r6, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800210e:	2607      	movs	r6, #7
 8002110:	4096      	lsls	r6, r2
 8002112:	ea24 0406 	bic.w	r4, r4, r6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002116:	4093      	lsls	r3, r2
 8002118:	4323      	orrs	r3, r4
  hdac->Instance->MCR = tmpreg1;
 800211a:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800211c:	6803      	ldr	r3, [r0, #0]
 800211e:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8002122:	4094      	lsls	r4, r2
 8002124:	ea23 0304 	bic.w	r3, r3, r4
 8002128:	6003      	str	r3, [r0, #0]
  tmpreg1 = hdac->Instance->CR;
 800212a:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800212c:	f640 74fc 	movw	r4, #4092	; 0xffc
 8002130:	4094      	lsls	r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002132:	4091      	lsls	r1, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002134:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002138:	430b      	orrs	r3, r1
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800213a:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800213c:	6803      	ldr	r3, [r0, #0]
 800213e:	21c0      	movs	r1, #192	; 0xc0
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	ea23 0302 	bic.w	r3, r3, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002148:	2100      	movs	r1, #0
  hdac->State = HAL_DAC_STATE_READY;
 800214a:	2201      	movs	r2, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800214c:	6003      	str	r3, [r0, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800214e:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 8002150:	7169      	strb	r1, [r5, #5]

  /* Return function status */
  return HAL_OK;
 8002152:	4608      	mov	r0, r1
}
 8002154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tickstart = HAL_GetTick();
 8002156:	f7ff fe93 	bl	8001e80 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800215a:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800215c:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800215e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8002160:	b154      	cbz	r4, 8002178 <HAL_DAC_ConfigChannel+0xb4>
 8002162:	e01c      	b.n	800219e <HAL_DAC_ConfigChannel+0xda>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002164:	f7ff fe8c 	bl	8001e80 <HAL_GetTick>
 8002168:	1bc3      	subs	r3, r0, r7
 800216a:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800216c:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800216e:	d902      	bls.n	8002176 <HAL_DAC_ConfigChannel+0xb2>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002170:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002172:	0412      	lsls	r2, r2, #16
 8002174:	d434      	bmi.n	80021e0 <HAL_DAC_ConfigChannel+0x11c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002178:	041b      	lsls	r3, r3, #16
 800217a:	d4f3      	bmi.n	8002164 <HAL_DAC_ConfigChannel+0xa0>
      HAL_Delay(1);
 800217c:	2001      	movs	r0, #1
 800217e:	f7ff fe85 	bl	8001e8c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002182:	6828      	ldr	r0, [r5, #0]
 8002184:	69b3      	ldr	r3, [r6, #24]
 8002186:	6403      	str	r3, [r0, #64]	; 0x40
 8002188:	e011      	b.n	80021ae <HAL_DAC_ConfigChannel+0xea>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800218a:	f7ff fe79 	bl	8001e80 <HAL_GetTick>
 800218e:	1bc3      	subs	r3, r0, r7
 8002190:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002192:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002194:	d902      	bls.n	800219c <HAL_DAC_ConfigChannel+0xd8>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002198:	2a00      	cmp	r2, #0
 800219a:	db21      	blt.n	80021e0 <HAL_DAC_ConfigChannel+0x11c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800219c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800219e:	2b00      	cmp	r3, #0
 80021a0:	dbf3      	blt.n	800218a <HAL_DAC_ConfigChannel+0xc6>
      HAL_Delay(1U);
 80021a2:	2001      	movs	r0, #1
 80021a4:	f7ff fe72 	bl	8001e8c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80021a8:	6828      	ldr	r0, [r5, #0]
 80021aa:	69b3      	ldr	r3, [r6, #24]
 80021ac:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80021ae:	f004 0210 	and.w	r2, r4, #16
 80021b2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80021b4:	69f1      	ldr	r1, [r6, #28]
 80021b6:	f240 34ff 	movw	r4, #1023	; 0x3ff
 80021ba:	4094      	lsls	r4, r2
 80021bc:	4091      	lsls	r1, r2
 80021be:	ea23 0304 	bic.w	r3, r3, r4
 80021c2:	430b      	orrs	r3, r1
 80021c4:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80021c6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80021c8:	6a31      	ldr	r1, [r6, #32]
 80021ca:	24ff      	movs	r4, #255	; 0xff
 80021cc:	4094      	lsls	r4, r2
 80021ce:	4091      	lsls	r1, r2
 80021d0:	ea23 0304 	bic.w	r3, r3, r4
 80021d4:	430b      	orrs	r3, r1
 80021d6:	64c3      	str	r3, [r0, #76]	; 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80021d8:	6831      	ldr	r1, [r6, #0]
 80021da:	e786      	b.n	80020ea <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 80021dc:	2002      	movs	r0, #2
}
 80021de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021e0:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021e2:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021e4:	f043 0308 	orr.w	r3, r3, #8
 80021e8:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021ea:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 80021ec:	4610      	mov	r0, r2
}
 80021ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021f0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop

080021f4 <HAL_DMA_Abort>:
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021f4:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80021f8:	2a02      	cmp	r2, #2
{
 80021fa:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021fc:	d006      	beq.n	800220c <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021fe:	2204      	movs	r2, #4
 8002200:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002202:	2200      	movs	r2, #0

    return HAL_ERROR;
 8002204:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8002206:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 800220a:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800220c:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800220e:	6c42      	ldr	r2, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002210:	6808      	ldr	r0, [r1, #0]
 8002212:	f020 000e 	bic.w	r0, r0, #14
 8002216:	6008      	str	r0, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002218:	6808      	ldr	r0, [r1, #0]
 800221a:	f020 0001 	bic.w	r0, r0, #1
 800221e:	6008      	str	r0, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002220:	f04f 0c01 	mov.w	ip, #1
 8002224:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002226:	f002 021c 	and.w	r2, r2, #28
 800222a:	fa0c f202 	lsl.w	r2, ip, r2
 800222e:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002230:	2200      	movs	r2, #0
    return status;
 8002232:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8002234:	f883 c025 	strb.w	ip, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop

08002240 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002240:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8002244:	2a02      	cmp	r2, #2
 8002246:	d003      	beq.n	8002250 <HAL_DMA_Abort_IT+0x10>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002248:	2204      	movs	r2, #4
 800224a:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800224c:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800224e:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002250:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002252:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8002254:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002256:	680c      	ldr	r4, [r1, #0]
 8002258:	f024 040e 	bic.w	r4, r4, #14
 800225c:	600c      	str	r4, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800225e:	680c      	ldr	r4, [r1, #0]
 8002260:	f024 0401 	bic.w	r4, r4, #1
 8002264:	600c      	str	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002266:	f002 021c 	and.w	r2, r2, #28
 800226a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800226c:	2101      	movs	r1, #1
 800226e:	fa01 f202 	lsl.w	r2, r1, r2
 8002272:	6062      	str	r2, [r4, #4]
    if (hdma->XferAbortCallback != NULL)
 8002274:	6b82      	ldr	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002276:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800227a:	2400      	movs	r4, #0
 800227c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8002280:	b112      	cbz	r2, 8002288 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 8002282:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8002284:	4620      	mov	r0, r4
}
 8002286:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8002288:	4610      	mov	r0, r2
}
 800228a:	bd10      	pop	{r4, pc}

0800228c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800228c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002290:	680c      	ldr	r4, [r1, #0]
{
 8002292:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002294:	2c00      	cmp	r4, #0
 8002296:	f000 808e 	beq.w	80023b6 <HAL_GPIO_Init+0x12a>
 800229a:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800229e:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 800248c <HAL_GPIO_Init+0x200>
  uint32_t position = 0x00u;
 80022a2:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022a4:	f04f 0a01 	mov.w	sl, #1
 80022a8:	4688      	mov	r8, r1
 80022aa:	fa0a f603 	lsl.w	r6, sl, r3
    if (iocurrent != 0x00u)
 80022ae:	ea16 0904 	ands.w	r9, r6, r4
 80022b2:	d079      	beq.n	80023a8 <HAL_GPIO_Init+0x11c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80022b8:	f001 0203 	and.w	r2, r1, #3
 80022bc:	1e55      	subs	r5, r2, #1
 80022be:	2d01      	cmp	r5, #1
 80022c0:	d97c      	bls.n	80023bc <HAL_GPIO_Init+0x130>
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022c2:	2a03      	cmp	r2, #3
 80022c4:	f040 80b7 	bne.w	8002436 <HAL_GPIO_Init+0x1aa>
        temp = GPIOx->ASCR;
 80022c8:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022ca:	ea25 0606 	bic.w	r6, r5, r6
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022ce:	f3c1 05c0 	ubfx	r5, r1, #3, #1
 80022d2:	409d      	lsls	r5, r3
 80022d4:	4335      	orrs	r5, r6
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022d6:	fa02 f20c 	lsl.w	r2, r2, ip
        GPIOx->ASCR = temp;
 80022da:	62c5      	str	r5, [r0, #44]	; 0x2c
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022dc:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 80022de:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e0:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022e2:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022e4:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 80022e8:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022ea:	d05d      	beq.n	80023a8 <HAL_GPIO_Init+0x11c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ec:	4d60      	ldr	r5, [pc, #384]	; (8002470 <HAL_GPIO_Init+0x1e4>)
 80022ee:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	662a      	str	r2, [r5, #96]	; 0x60
 80022f6:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80022f8:	f002 0201 	and.w	r2, r2, #1
 80022fc:	9203      	str	r2, [sp, #12]
 80022fe:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002300:	f023 0203 	bic.w	r2, r3, #3
 8002304:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002308:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800230c:	f003 0603 	and.w	r6, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8002310:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002312:	00b6      	lsls	r6, r6, #2
 8002314:	270f      	movs	r7, #15
 8002316:	40b7      	lsls	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002318:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800231c:	ea25 0507 	bic.w	r5, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002320:	d01b      	beq.n	800235a <HAL_GPIO_Init+0xce>
 8002322:	4f54      	ldr	r7, [pc, #336]	; (8002474 <HAL_GPIO_Init+0x1e8>)
 8002324:	42b8      	cmp	r0, r7
 8002326:	f000 8090 	beq.w	800244a <HAL_GPIO_Init+0x1be>
 800232a:	4f53      	ldr	r7, [pc, #332]	; (8002478 <HAL_GPIO_Init+0x1ec>)
 800232c:	42b8      	cmp	r0, r7
 800232e:	f000 8090 	beq.w	8002452 <HAL_GPIO_Init+0x1c6>
 8002332:	4f52      	ldr	r7, [pc, #328]	; (800247c <HAL_GPIO_Init+0x1f0>)
 8002334:	42b8      	cmp	r0, r7
 8002336:	f000 8083 	beq.w	8002440 <HAL_GPIO_Init+0x1b4>
 800233a:	4f51      	ldr	r7, [pc, #324]	; (8002480 <HAL_GPIO_Init+0x1f4>)
 800233c:	42b8      	cmp	r0, r7
 800233e:	f000 808d 	beq.w	800245c <HAL_GPIO_Init+0x1d0>
 8002342:	4f50      	ldr	r7, [pc, #320]	; (8002484 <HAL_GPIO_Init+0x1f8>)
 8002344:	42b8      	cmp	r0, r7
 8002346:	f000 808e 	beq.w	8002466 <HAL_GPIO_Init+0x1da>
 800234a:	4f4f      	ldr	r7, [pc, #316]	; (8002488 <HAL_GPIO_Init+0x1fc>)
 800234c:	42b8      	cmp	r0, r7
 800234e:	bf0c      	ite	eq
 8002350:	2706      	moveq	r7, #6
 8002352:	2707      	movne	r7, #7
 8002354:	fa07 f606 	lsl.w	r6, r7, r6
 8002358:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800235a:	6095      	str	r5, [r2, #8]
        temp = EXTI->RTSR1;
 800235c:	f8db 2008 	ldr.w	r2, [fp, #8]
        temp &= ~(iocurrent);
 8002360:	ea6f 0509 	mvn.w	r5, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002364:	02ce      	lsls	r6, r1, #11
        temp &= ~(iocurrent);
 8002366:	bf54      	ite	pl
 8002368:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800236a:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR1 = temp;
 800236e:	f8cb 2008 	str.w	r2, [fp, #8]

        temp = EXTI->FTSR1;
 8002372:	f8db 200c 	ldr.w	r2, [fp, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002376:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8002378:	bf54      	ite	pl
 800237a:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800237c:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->FTSR1 = temp;
 8002380:	f8cb 200c 	str.w	r2, [fp, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002384:	f8db 2004 	ldr.w	r2, [fp, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002388:	038e      	lsls	r6, r1, #14
        temp &= ~(iocurrent);
 800238a:	bf54      	ite	pl
 800238c:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800238e:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR1 = temp;
 8002392:	f8cb 2004 	str.w	r2, [fp, #4]

        temp = EXTI->IMR1;
 8002396:	f8db 2000 	ldr.w	r2, [fp]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800239a:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 800239c:	bf54      	ite	pl
 800239e:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80023a0:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR1 = temp;
 80023a4:	f8cb 2000 	str.w	r2, [fp]
      }
    }

    position++;
 80023a8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023aa:	fa34 f203 	lsrs.w	r2, r4, r3
 80023ae:	f10c 0c02 	add.w	ip, ip, #2
 80023b2:	f47f af7a 	bne.w	80022aa <HAL_GPIO_Init+0x1e>
  }
}
 80023b6:	b005      	add	sp, #20
 80023b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80023bc:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023c0:	f8d8 500c 	ldr.w	r5, [r8, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023c4:	2703      	movs	r7, #3
 80023c6:	fa07 f70c 	lsl.w	r7, r7, ip
 80023ca:	ea2e 0e07 	bic.w	lr, lr, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80023d2:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OSPEEDR = temp;
 80023d6:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023d8:	43fd      	mvns	r5, r7
        temp = GPIOx->OTYPER;
 80023da:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023dc:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023e0:	f3c1 1600 	ubfx	r6, r1, #4, #1
 80023e4:	409e      	lsls	r6, r3
 80023e6:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 80023e8:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 80023ea:	68c7      	ldr	r7, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023ec:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023f0:	402f      	ands	r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023f2:	fa06 f60c 	lsl.w	r6, r6, ip
 80023f6:	433e      	orrs	r6, r7
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f8:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80023fa:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023fc:	fa02 f20c 	lsl.w	r2, r2, ip
 8002400:	f47f af6d 	bne.w	80022de <HAL_GPIO_Init+0x52>
        temp = GPIOx->AFR[position >> 3u];
 8002404:	08df      	lsrs	r7, r3, #3
 8002406:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800240a:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800240e:	6a3e      	ldr	r6, [r7, #32]
 8002410:	9600      	str	r6, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002412:	f8d8 6010 	ldr.w	r6, [r8, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002416:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800241a:	fa06 f60e 	lsl.w	r6, r6, lr
 800241e:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002420:	260f      	movs	r6, #15
 8002422:	fa06 fe0e 	lsl.w	lr, r6, lr
 8002426:	9e00      	ldr	r6, [sp, #0]
 8002428:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800242c:	9e01      	ldr	r6, [sp, #4]
 800242e:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 8002432:	623e      	str	r6, [r7, #32]
 8002434:	e753      	b.n	80022de <HAL_GPIO_Init+0x52>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002436:	2503      	movs	r5, #3
 8002438:	fa05 f50c 	lsl.w	r5, r5, ip
 800243c:	43ed      	mvns	r5, r5
 800243e:	e7d4      	b.n	80023ea <HAL_GPIO_Init+0x15e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002440:	2703      	movs	r7, #3
 8002442:	fa07 f606 	lsl.w	r6, r7, r6
 8002446:	4335      	orrs	r5, r6
 8002448:	e787      	b.n	800235a <HAL_GPIO_Init+0xce>
 800244a:	fa0a f606 	lsl.w	r6, sl, r6
 800244e:	4335      	orrs	r5, r6
 8002450:	e783      	b.n	800235a <HAL_GPIO_Init+0xce>
 8002452:	2702      	movs	r7, #2
 8002454:	fa07 f606 	lsl.w	r6, r7, r6
 8002458:	4335      	orrs	r5, r6
 800245a:	e77e      	b.n	800235a <HAL_GPIO_Init+0xce>
 800245c:	2704      	movs	r7, #4
 800245e:	fa07 f606 	lsl.w	r6, r7, r6
 8002462:	4335      	orrs	r5, r6
 8002464:	e779      	b.n	800235a <HAL_GPIO_Init+0xce>
 8002466:	2705      	movs	r7, #5
 8002468:	fa07 f606 	lsl.w	r6, r7, r6
 800246c:	4335      	orrs	r5, r6
 800246e:	e774      	b.n	800235a <HAL_GPIO_Init+0xce>
 8002470:	40021000 	.word	0x40021000
 8002474:	48000400 	.word	0x48000400
 8002478:	48000800 	.word	0x48000800
 800247c:	48000c00 	.word	0x48000c00
 8002480:	48001000 	.word	0x48001000
 8002484:	48001400 	.word	0x48001400
 8002488:	48001800 	.word	0x48001800
 800248c:	40010400 	.word	0x40010400

08002490 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002490:	6903      	ldr	r3, [r0, #16]
 8002492:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002494:	bf14      	ite	ne
 8002496:	2001      	movne	r0, #1
 8002498:	2000      	moveq	r0, #0
 800249a:	4770      	bx	lr

0800249c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800249c:	4a04      	ldr	r2, [pc, #16]	; (80024b0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800249e:	6951      	ldr	r1, [r2, #20]
 80024a0:	4201      	tst	r1, r0
 80024a2:	d100      	bne.n	80024a6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80024a4:	4770      	bx	lr
{
 80024a6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024a8:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024aa:	f7fe f99d 	bl	80007e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80024ae:	bd08      	pop	{r3, pc}
 80024b0:	40010400 	.word	0x40010400

080024b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024b8:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024ba:	6800      	ldr	r0, [r0, #0]
{
 80024bc:	4690      	mov	r8, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024be:	6982      	ldr	r2, [r0, #24]
 80024c0:	0694      	lsls	r4, r2, #26
 80024c2:	d464      	bmi.n	800258e <I2C_WaitOnSTOPFlagUntilTimeout+0xda>
 80024c4:	460f      	mov	r7, r1
 80024c6:	4603      	mov	r3, r0
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024c8:	f04f 0910 	mov.w	r9, #16
  uint32_t itflag   = hi2c->Instance->ISR;
 80024cc:	6984      	ldr	r4, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024ce:	f014 0410 	ands.w	r4, r4, #16
 80024d2:	d072      	beq.n	80025ba <I2C_WaitOnSTOPFlagUntilTimeout+0x106>
  uint32_t error_code = 0;
 80024d4:	2500      	movs	r5, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024d6:	f8c0 901c 	str.w	r9, [r0, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024da:	4603      	mov	r3, r0
  uint32_t tickstart = Tickstart;
 80024dc:	4644      	mov	r4, r8
  HAL_StatusTypeDef status = HAL_OK;
 80024de:	46aa      	mov	sl, r5
 80024e0:	1c79      	adds	r1, r7, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024e2:	699a      	ldr	r2, [r3, #24]
 80024e4:	d16b      	bne.n	80025be <I2C_WaitOnSTOPFlagUntilTimeout+0x10a>
 80024e6:	0690      	lsls	r0, r2, #26
 80024e8:	f100 8098 	bmi.w	800261c <I2C_WaitOnSTOPFlagUntilTimeout+0x168>
 80024ec:	f1ba 0f00 	cmp.w	sl, #0
 80024f0:	d104      	bne.n	80024fc <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
 80024f2:	699c      	ldr	r4, [r3, #24]
 80024f4:	06a1      	lsls	r1, r4, #26
 80024f6:	d5fc      	bpl.n	80024f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024f8:	2220      	movs	r2, #32
 80024fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80024fc:	f045 0404 	orr.w	r4, r5, #4

    status = HAL_ERROR;
 8002500:	2101      	movs	r1, #1
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002502:	699a      	ldr	r2, [r3, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002504:	05d0      	lsls	r0, r2, #23
 8002506:	d530      	bpl.n	800256a <I2C_WaitOnSTOPFlagUntilTimeout+0xb6>
  {
    error_code |= HAL_I2C_ERROR_BERR;

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002508:	f44f 7180 	mov.w	r1, #256	; 0x100

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800250c:	0555      	lsls	r5, r2, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800250e:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8002510:	f044 0401 	orr.w	r4, r4, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002514:	d504      	bpl.n	8002520 <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
  {
    error_code |= HAL_I2C_ERROR_OVR;

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002516:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800251a:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 800251c:	f044 0408 	orr.w	r4, r4, #8

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002520:	0597      	lsls	r7, r2, #22
 8002522:	d504      	bpl.n	800252e <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
  {
    error_code |= HAL_I2C_ERROR_ARLO;

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002524:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8002528:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800252c:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002532:	bf44      	itt	mi
 8002534:	2200      	movmi	r2, #0
 8002536:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002538:	699a      	ldr	r2, [r3, #24]
 800253a:	07d1      	lsls	r1, r2, #31
 800253c:	d403      	bmi.n	8002546 <I2C_WaitOnSTOPFlagUntilTimeout+0x92>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800253e:	699a      	ldr	r2, [r3, #24]
 8002540:	f042 0201 	orr.w	r2, r2, #1
 8002544:	619a      	str	r2, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	4837      	ldr	r0, [pc, #220]	; (8002628 <I2C_WaitOnSTOPFlagUntilTimeout+0x174>)
 800254a:	4002      	ands	r2, r0
 800254c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800254e:	6c73      	ldr	r3, [r6, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002550:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002552:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8002554:	4323      	orrs	r3, r4
 8002556:	6473      	str	r3, [r6, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002558:	f886 1040 	strb.w	r1, [r6, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800255c:	f886 2041 	strb.w	r2, [r6, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002560:	f886 1042 	strb.w	r1, [r6, #66]	; 0x42
      return HAL_ERROR;
 8002564:	2001      	movs	r0, #1
}
 8002566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800256a:	0550      	lsls	r0, r2, #21
 800256c:	d4d3      	bmi.n	8002516 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800256e:	0595      	lsls	r5, r2, #22
 8002570:	d4d8      	bmi.n	8002524 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  if (status != HAL_OK)
 8002572:	2900      	cmp	r1, #0
 8002574:	d1db      	bne.n	800252e <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002576:	f7ff fc83 	bl	8001e80 <HAL_GetTick>
 800257a:	eba0 0008 	sub.w	r0, r0, r8
 800257e:	42b8      	cmp	r0, r7
 8002580:	d808      	bhi.n	8002594 <I2C_WaitOnSTOPFlagUntilTimeout+0xe0>
 8002582:	b13f      	cbz	r7, 8002594 <I2C_WaitOnSTOPFlagUntilTimeout+0xe0>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002584:	6833      	ldr	r3, [r6, #0]
 8002586:	4618      	mov	r0, r3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002588:	6982      	ldr	r2, [r0, #24]
 800258a:	0692      	lsls	r2, r2, #26
 800258c:	d59e      	bpl.n	80024cc <I2C_WaitOnSTOPFlagUntilTimeout+0x18>
  return HAL_OK;
 800258e:	2000      	movs	r0, #0
}
 8002590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002594:	6830      	ldr	r0, [r6, #0]
 8002596:	6982      	ldr	r2, [r0, #24]
 8002598:	f012 0220 	ands.w	r2, r2, #32
 800259c:	4603      	mov	r3, r0
 800259e:	d1f3      	bne.n	8002588 <I2C_WaitOnSTOPFlagUntilTimeout+0xd4>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025a0:	6c73      	ldr	r3, [r6, #68]	; 0x44
          __HAL_UNLOCK(hi2c);
 80025a2:	f886 2040 	strb.w	r2, [r6, #64]	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80025a6:	2120      	movs	r1, #32
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025a8:	430b      	orrs	r3, r1
 80025aa:	6473      	str	r3, [r6, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025ac:	f886 1041 	strb.w	r1, [r6, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	f886 2042 	strb.w	r2, [r6, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80025b4:	2001      	movs	r0, #1
}
 80025b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	4621      	mov	r1, r4
 80025bc:	e7a1      	b.n	8002502 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025be:	0692      	lsls	r2, r2, #26
 80025c0:	d42c      	bmi.n	800261c <I2C_WaitOnSTOPFlagUntilTimeout+0x168>
 80025c2:	f1ba 0f00 	cmp.w	sl, #0
 80025c6:	d199      	bne.n	80024fc <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025c8:	f7ff fc5a 	bl	8001e80 <HAL_GetTick>
 80025cc:	1b00      	subs	r0, r0, r4
 80025ce:	4287      	cmp	r7, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80025d0:	6833      	ldr	r3, [r6, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025d2:	d301      	bcc.n	80025d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x124>
 80025d4:	2f00      	cmp	r7, #0
 80025d6:	d183      	bne.n	80024e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80025d8:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80025da:	f896 2042 	ldrb.w	r2, [r6, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025de:	6999      	ldr	r1, [r3, #24]
 80025e0:	0409      	lsls	r1, r1, #16
          tmp2 = hi2c->Mode;
 80025e2:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025e4:	d501      	bpl.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x136>
 80025e6:	0441      	lsls	r1, r0, #17
 80025e8:	d50d      	bpl.n	8002606 <I2C_WaitOnSTOPFlagUntilTimeout+0x152>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ea:	699a      	ldr	r2, [r3, #24]
 80025ec:	0690      	lsls	r0, r2, #26
 80025ee:	f53f af77 	bmi.w	80024e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80025f2:	f7ff fc45 	bl	8001e80 <HAL_GetTick>
 80025f6:	1b00      	subs	r0, r0, r4
 80025f8:	2819      	cmp	r0, #25
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025fa:	6833      	ldr	r3, [r6, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80025fc:	d9f5      	bls.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x136>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80025fe:	2520      	movs	r5, #32
              status = HAL_ERROR;
 8002600:	f04f 0a01 	mov.w	sl, #1
 8002604:	e76c      	b.n	80024e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
              (tmp1 != I2C_CR2_STOP) && \
 8002606:	2a20      	cmp	r2, #32
 8002608:	d0ef      	beq.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x136>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002610:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8002612:	f7ff fc35 	bl	8001e80 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002616:	6833      	ldr	r3, [r6, #0]
            tickstart = HAL_GetTick();
 8002618:	4604      	mov	r4, r0
 800261a:	e7e6      	b.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x136>
    if (status == HAL_OK)
 800261c:	f1ba 0f00 	cmp.w	sl, #0
 8002620:	f43f af6a 	beq.w	80024f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
 8002624:	e76a      	b.n	80024fc <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
 8002626:	bf00      	nop
 8002628:	fe00e800 	.word	0xfe00e800

0800262c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800262c:	2800      	cmp	r0, #0
 800262e:	d054      	beq.n	80026da <HAL_I2C_Init+0xae>
{
 8002630:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002632:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002636:	4604      	mov	r4, r0
 8002638:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800263c:	2b00      	cmp	r3, #0
 800263e:	d047      	beq.n	80026d0 <HAL_I2C_Init+0xa4>
  __HAL_I2C_DISABLE(hi2c);
 8002640:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002642:	2224      	movs	r2, #36	; 0x24
 8002644:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002648:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800264a:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 800264c:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8002654:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002656:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002658:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800265a:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800265c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002660:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002662:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002664:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002666:	d009      	beq.n	800267c <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002668:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800266c:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800266e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002670:	d107      	bne.n	8002682 <HAL_I2C_Init+0x56>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	e006      	b.n	800268a <HAL_I2C_Init+0x5e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800267c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002680:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002688:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800268a:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800268c:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800268e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8002692:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8002696:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002698:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800269a:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800269c:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 800269e:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026a0:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026a4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026a8:	69e1      	ldr	r1, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026aa:	60d8      	str	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026ac:	6a20      	ldr	r0, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026ae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026b0:	4301      	orrs	r1, r0
 80026b2:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80026b4:	6819      	ldr	r1, [r3, #0]
 80026b6:	f041 0101 	orr.w	r1, r1, #1
 80026ba:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026bc:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80026be:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c0:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026c2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026c6:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 80026cc:	4610      	mov	r0, r2
}
 80026ce:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80026d0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80026d4:	f7fe fd94 	bl	8001200 <HAL_I2C_MspInit>
 80026d8:	e7b2      	b.n	8002640 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80026da:	2001      	movs	r0, #1
}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop

080026e0 <HAL_I2C_Master_Transmit>:
{
 80026e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026e4:	461f      	mov	r7, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80026e6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80026ea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	d129      	bne.n	8002744 <HAL_I2C_Master_Transmit+0x64>
    __HAL_LOCK(hi2c);
 80026f0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	4604      	mov	r4, r0
 80026f8:	d024      	beq.n	8002744 <HAL_I2C_Master_Transmit+0x64>
 80026fa:	2301      	movs	r3, #1
 80026fc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002700:	468b      	mov	fp, r1
 8002702:	4615      	mov	r5, r2
 8002704:	f7ff fbbc 	bl	8001e80 <HAL_GetTick>
 8002708:	4681      	mov	r9, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800270a:	6820      	ldr	r0, [r4, #0]
 800270c:	6983      	ldr	r3, [r0, #24]
 800270e:	041b      	lsls	r3, r3, #16
 8002710:	d51b      	bpl.n	800274a <HAL_I2C_Master_Transmit+0x6a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002712:	f7ff fbb5 	bl	8001e80 <HAL_GetTick>
 8002716:	eba0 0009 	sub.w	r0, r0, r9
 800271a:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800271c:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800271e:	d9f5      	bls.n	800270c <HAL_I2C_Master_Transmit+0x2c>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002720:	6983      	ldr	r3, [r0, #24]
 8002722:	0419      	lsls	r1, r3, #16
 8002724:	d5f2      	bpl.n	800270c <HAL_I2C_Master_Transmit+0x2c>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002726:	6c63      	ldr	r3, [r4, #68]	; 0x44
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002728:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800272a:	f043 0320 	orr.w	r3, r3, #32
          hi2c->State = HAL_I2C_STATE_READY;
 800272e:	2120      	movs	r1, #32
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002730:	6463      	str	r3, [r4, #68]	; 0x44
          __HAL_UNLOCK(hi2c);
 8002732:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8002736:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800273a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      return HAL_ERROR;
 800273e:	2001      	movs	r0, #1
}
 8002740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 8002744:	2002      	movs	r0, #2
}
 8002746:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800274a:	2221      	movs	r2, #33	; 0x21
 800274c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002750:	2300      	movs	r3, #0
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002752:	2210      	movs	r2, #16
 8002754:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002758:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800275a:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800275c:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800275e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8002760:	6265      	str	r5, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002762:	b29b      	uxth	r3, r3
 8002764:	2bff      	cmp	r3, #255	; 0xff
 8002766:	d86d      	bhi.n	8002844 <HAL_I2C_Master_Transmit+0x164>
      hi2c->XferSize = hi2c->XferCount;
 8002768:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800276a:	b29b      	uxth	r3, r3
      xfermode = I2C_AUTOEND_MODE;
 800276c:	8523      	strh	r3, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 800276e:	2b00      	cmp	r3, #0
 8002770:	f040 8142 	bne.w	80029f8 <HAL_I2C_Master_Transmit+0x318>
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002774:	6842      	ldr	r2, [r0, #4]
 8002776:	4ba4      	ldr	r3, [pc, #656]	; (8002a08 <HAL_I2C_Master_Transmit+0x328>)
 8002778:	401a      	ands	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800277a:	f3cb 0309 	ubfx	r3, fp, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800277e:	4313      	orrs	r3, r2
 8002780:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002784:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002788:	6043      	str	r3, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800278a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
    while (hi2c->XferCount > 0U)
 800278e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002790:	b29b      	uxth	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 80e0 	beq.w	8002958 <HAL_I2C_Master_Transmit+0x278>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002798:	f04f 0a20 	mov.w	sl, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800279c:	6985      	ldr	r5, [r0, #24]
 800279e:	f015 0502 	ands.w	r5, r5, #2
 80027a2:	f040 80c3 	bne.w	800292c <HAL_I2C_Master_Transmit+0x24c>
  uint32_t itflag   = hi2c->Instance->ISR;
 80027a6:	6983      	ldr	r3, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80027a8:	f013 0310 	ands.w	r3, r3, #16
 80027ac:	f000 808c 	beq.w	80028c8 <HAL_I2C_Master_Transmit+0x1e8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b0:	2310      	movs	r3, #16
 80027b2:	61c3      	str	r3, [r0, #28]
  uint32_t tickstart = Tickstart;
 80027b4:	464f      	mov	r7, r9
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	46a8      	mov	r8, r5
 80027b8:	1c72      	adds	r2, r6, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027ba:	6983      	ldr	r3, [r0, #24]
 80027bc:	f040 8086 	bne.w	80028cc <HAL_I2C_Master_Transmit+0x1ec>
 80027c0:	0699      	lsls	r1, r3, #26
 80027c2:	f100 8103 	bmi.w	80029cc <HAL_I2C_Master_Transmit+0x2ec>
 80027c6:	f1b8 0f00 	cmp.w	r8, #0
 80027ca:	d104      	bne.n	80027d6 <HAL_I2C_Master_Transmit+0xf6>
 80027cc:	6983      	ldr	r3, [r0, #24]
 80027ce:	069a      	lsls	r2, r3, #26
 80027d0:	d5fc      	bpl.n	80027cc <HAL_I2C_Master_Transmit+0xec>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027d2:	f8c0 a01c 	str.w	sl, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80027d6:	f045 0304 	orr.w	r3, r5, #4
    status = HAL_ERROR;
 80027da:	2101      	movs	r1, #1
  itflag = hi2c->Instance->ISR;
 80027dc:	6982      	ldr	r2, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80027de:	05d7      	lsls	r7, r2, #23
 80027e0:	d54f      	bpl.n	8002882 <HAL_I2C_Master_Transmit+0x1a2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027e2:	f44f 7180 	mov.w	r1, #256	; 0x100
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027e6:	0556      	lsls	r6, r2, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027e8:	61c1      	str	r1, [r0, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80027ea:	f043 0301 	orr.w	r3, r3, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027ee:	d504      	bpl.n	80027fa <HAL_I2C_Master_Transmit+0x11a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027f4:	61c1      	str	r1, [r0, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 80027f6:	f043 0308 	orr.w	r3, r3, #8
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027fa:	0591      	lsls	r1, r2, #22
 80027fc:	d504      	bpl.n	8002808 <HAL_I2C_Master_Transmit+0x128>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027fe:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8002802:	f043 0302 	orr.w	r3, r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002806:	61c2      	str	r2, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002808:	6982      	ldr	r2, [r0, #24]
 800280a:	0797      	lsls	r7, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800280c:	bf44      	itt	mi
 800280e:	2200      	movmi	r2, #0
 8002810:	6282      	strmi	r2, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002812:	6982      	ldr	r2, [r0, #24]
 8002814:	07d6      	lsls	r6, r2, #31
 8002816:	d403      	bmi.n	8002820 <HAL_I2C_Master_Transmit+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002818:	6982      	ldr	r2, [r0, #24]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	6182      	str	r2, [r0, #24]
    I2C_RESET_CR2(hi2c);
 8002820:	6842      	ldr	r2, [r0, #4]
 8002822:	4d7a      	ldr	r5, [pc, #488]	; (8002a0c <HAL_I2C_Master_Transmit+0x32c>)
 8002824:	402a      	ands	r2, r5
 8002826:	6042      	str	r2, [r0, #4]
    hi2c->ErrorCode |= error_code;
 8002828:	6c62      	ldr	r2, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800282a:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800282c:	2020      	movs	r0, #32
    hi2c->ErrorCode |= error_code;
 800282e:	4313      	orrs	r3, r2
 8002830:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8002832:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002836:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800283a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
        return HAL_ERROR;
 800283e:	2001      	movs	r0, #1
}
 8002840:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002844:	23ff      	movs	r3, #255	; 0xff
 8002846:	8523      	strh	r3, [r4, #40]	; 0x28
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002848:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 800284c:	23fe      	movs	r3, #254	; 0xfe
      xfermode = I2C_RELOAD_MODE;
 800284e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002852:	f815 cb01 	ldrb.w	ip, [r5], #1
 8002856:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
      hi2c->XferSize--;
 800285a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800285c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800285e:	6265      	str	r5, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002860:	3b01      	subs	r3, #1
 8002862:	b29b      	uxth	r3, r3
 8002864:	8563      	strh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8002866:	6845      	ldr	r5, [r0, #4]
 8002868:	4f67      	ldr	r7, [pc, #412]	; (8002a08 <HAL_I2C_Master_Transmit+0x328>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800286a:	f3cb 0309 	ubfx	r3, fp, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800286e:	403d      	ands	r5, r7
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002870:	4313      	orrs	r3, r2
  MODIFY_REG(hi2c->Instance->CR2, \
 8002872:	432b      	orrs	r3, r5
 8002874:	430b      	orrs	r3, r1
 8002876:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800287a:	6043      	str	r3, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800287c:	f3cb 0b09 	ubfx	fp, fp, #0, #10
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002880:	e785      	b.n	800278e <HAL_I2C_Master_Transmit+0xae>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002882:	0555      	lsls	r5, r2, #21
 8002884:	d4b4      	bmi.n	80027f0 <HAL_I2C_Master_Transmit+0x110>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002886:	0592      	lsls	r2, r2, #22
 8002888:	d4b9      	bmi.n	80027fe <HAL_I2C_Master_Transmit+0x11e>
  if (status != HAL_OK)
 800288a:	2900      	cmp	r1, #0
 800288c:	d1bc      	bne.n	8002808 <HAL_I2C_Master_Transmit+0x128>
    if (Timeout != HAL_MAX_DELAY)
 800288e:	1c75      	adds	r5, r6, #1
 8002890:	d084      	beq.n	800279c <HAL_I2C_Master_Transmit+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002892:	f7ff faf5 	bl	8001e80 <HAL_GetTick>
 8002896:	eba0 0009 	sub.w	r0, r0, r9
 800289a:	4286      	cmp	r6, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800289c:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800289e:	d302      	bcc.n	80028a6 <HAL_I2C_Master_Transmit+0x1c6>
 80028a0:	2e00      	cmp	r6, #0
 80028a2:	f47f af7b 	bne.w	800279c <HAL_I2C_Master_Transmit+0xbc>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80028a6:	6983      	ldr	r3, [r0, #24]
 80028a8:	f013 0302 	ands.w	r3, r3, #2
 80028ac:	f47f af76 	bne.w	800279c <HAL_I2C_Master_Transmit+0xbc>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
          __HAL_UNLOCK(hi2c);
 80028b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	2120      	movs	r1, #32
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028b8:	430a      	orrs	r2, r1
 80028ba:	6462      	str	r2, [r4, #68]	; 0x44
          return HAL_ERROR;
 80028bc:	2001      	movs	r0, #1
          hi2c->State = HAL_I2C_STATE_READY;
 80028be:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          return HAL_ERROR;
 80028c6:	e73e      	b.n	8002746 <HAL_I2C_Master_Transmit+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 80028c8:	4619      	mov	r1, r3
 80028ca:	e787      	b.n	80027dc <HAL_I2C_Master_Transmit+0xfc>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80028cc:	069b      	lsls	r3, r3, #26
 80028ce:	d47d      	bmi.n	80029cc <HAL_I2C_Master_Transmit+0x2ec>
 80028d0:	f1b8 0f00 	cmp.w	r8, #0
 80028d4:	f47f af7f 	bne.w	80027d6 <HAL_I2C_Master_Transmit+0xf6>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028d8:	f7ff fad2 	bl	8001e80 <HAL_GetTick>
 80028dc:	1bc0      	subs	r0, r0, r7
 80028de:	4286      	cmp	r6, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80028e0:	6820      	ldr	r0, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028e2:	d302      	bcc.n	80028ea <HAL_I2C_Master_Transmit+0x20a>
 80028e4:	2e00      	cmp	r6, #0
 80028e6:	f47f af67 	bne.w	80027b8 <HAL_I2C_Master_Transmit+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80028ea:	6841      	ldr	r1, [r0, #4]
          tmp2 = hi2c->Mode;
 80028ec:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80028f0:	6982      	ldr	r2, [r0, #24]
 80028f2:	0412      	lsls	r2, r2, #16
          tmp2 = hi2c->Mode;
 80028f4:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80028f6:	d50b      	bpl.n	8002910 <HAL_I2C_Master_Transmit+0x230>
 80028f8:	044a      	lsls	r2, r1, #17
 80028fa:	d409      	bmi.n	8002910 <HAL_I2C_Master_Transmit+0x230>
              (tmp1 != I2C_CR2_STOP) && \
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	d007      	beq.n	8002910 <HAL_I2C_Master_Transmit+0x230>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002900:	6843      	ldr	r3, [r0, #4]
 8002902:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002906:	6043      	str	r3, [r0, #4]
            tickstart = HAL_GetTick();
 8002908:	f7ff faba 	bl	8001e80 <HAL_GetTick>
 800290c:	4607      	mov	r7, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800290e:	6820      	ldr	r0, [r4, #0]
 8002910:	6983      	ldr	r3, [r0, #24]
 8002912:	0699      	lsls	r1, r3, #26
 8002914:	f53f af50 	bmi.w	80027b8 <HAL_I2C_Master_Transmit+0xd8>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002918:	f7ff fab2 	bl	8001e80 <HAL_GetTick>
 800291c:	1bc0      	subs	r0, r0, r7
 800291e:	2819      	cmp	r0, #25
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002920:	6820      	ldr	r0, [r4, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002922:	d9f5      	bls.n	8002910 <HAL_I2C_Master_Transmit+0x230>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002924:	2520      	movs	r5, #32
              status = HAL_ERROR;
 8002926:	f04f 0801 	mov.w	r8, #1
 800292a:	e745      	b.n	80027b8 <HAL_I2C_Master_Transmit+0xd8>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800292c:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800292e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002930:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002934:	6282      	str	r2, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8002936:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8002938:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800293a:	3a01      	subs	r2, #1
 800293c:	b292      	uxth	r2, r2
 800293e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002940:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002942:	3b01      	subs	r3, #1
 8002944:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002946:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8002948:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800294a:	b102      	cbz	r2, 800294e <HAL_I2C_Master_Transmit+0x26e>
 800294c:	b343      	cbz	r3, 80029a0 <HAL_I2C_Master_Transmit+0x2c0>
    while (hi2c->XferCount > 0U)
 800294e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002950:	b29b      	uxth	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	f47f af22 	bne.w	800279c <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002958:	464a      	mov	r2, r9
 800295a:	4631      	mov	r1, r6
 800295c:	4620      	mov	r0, r4
 800295e:	f7ff fda9 	bl	80024b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002962:	2800      	cmp	r0, #0
 8002964:	d146      	bne.n	80029f4 <HAL_I2C_Master_Transmit+0x314>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002966:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002968:	4d28      	ldr	r5, [pc, #160]	; (8002a0c <HAL_I2C_Master_Transmit+0x32c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800296a:	2120      	movs	r1, #32
 800296c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	402a      	ands	r2, r5
 8002972:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002974:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002978:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800297c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002980:	e6e1      	b.n	8002746 <HAL_I2C_Master_Transmit+0x66>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002982:	6983      	ldr	r3, [r0, #24]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	d410      	bmi.n	80029aa <HAL_I2C_Master_Transmit+0x2ca>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002988:	f7ff fa7a 	bl	8001e80 <HAL_GetTick>
 800298c:	eba0 0009 	sub.w	r0, r0, r9
 8002990:	4286      	cmp	r6, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002992:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002994:	d300      	bcc.n	8002998 <HAL_I2C_Master_Transmit+0x2b8>
 8002996:	b91e      	cbnz	r6, 80029a0 <HAL_I2C_Master_Transmit+0x2c0>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002998:	6983      	ldr	r3, [r0, #24]
 800299a:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 800299e:	d087      	beq.n	80028b0 <HAL_I2C_Master_Transmit+0x1d0>
 80029a0:	1c71      	adds	r1, r6, #1
 80029a2:	d1ee      	bne.n	8002982 <HAL_I2C_Master_Transmit+0x2a2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029a4:	6983      	ldr	r3, [r0, #24]
 80029a6:	061a      	lsls	r2, r3, #24
 80029a8:	d5fc      	bpl.n	80029a4 <HAL_I2C_Master_Transmit+0x2c4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2bff      	cmp	r3, #255	; 0xff
 80029b0:	d911      	bls.n	80029d6 <HAL_I2C_Master_Transmit+0x2f6>
  MODIFY_REG(hi2c->Instance->CR2, \
 80029b2:	6843      	ldr	r3, [r0, #4]
 80029b4:	4a16      	ldr	r2, [pc, #88]	; (8002a10 <HAL_I2C_Master_Transmit+0x330>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	ea4b 0303 	orr.w	r3, fp, r3
 80029bc:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 80029c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029c4:	22ff      	movs	r2, #255	; 0xff
 80029c6:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80029c8:	6043      	str	r3, [r0, #4]
}
 80029ca:	e7c0      	b.n	800294e <HAL_I2C_Master_Transmit+0x26e>
    if (status == HAL_OK)
 80029cc:	f1b8 0f00 	cmp.w	r8, #0
 80029d0:	f43f aeff 	beq.w	80027d2 <HAL_I2C_Master_Transmit+0xf2>
 80029d4:	e6ff      	b.n	80027d6 <HAL_I2C_Master_Transmit+0xf6>
          hi2c->XferSize = hi2c->XferCount;
 80029d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80029d8:	490d      	ldr	r1, [pc, #52]	; (8002a10 <HAL_I2C_Master_Transmit+0x330>)
          hi2c->XferSize = hi2c->XferCount;
 80029da:	b29b      	uxth	r3, r3
 80029dc:	8523      	strh	r3, [r4, #40]	; 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80029de:	b2da      	uxtb	r2, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80029e0:	6843      	ldr	r3, [r0, #4]
 80029e2:	400b      	ands	r3, r1
 80029e4:	ea4b 0303 	orr.w	r3, fp, r3
 80029e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80029ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029f0:	6043      	str	r3, [r0, #4]
}
 80029f2:	e7ac      	b.n	800294e <HAL_I2C_Master_Transmit+0x26e>
      return HAL_ERROR;
 80029f4:	2001      	movs	r0, #1
 80029f6:	e6a6      	b.n	8002746 <HAL_I2C_Master_Transmit+0x66>
      hi2c->XferSize--;
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29b      	uxth	r3, r3
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80029fc:	1c5a      	adds	r2, r3, #1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	0412      	lsls	r2, r2, #16
      xfermode = I2C_AUTOEND_MODE;
 8002a02:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a06:	e724      	b.n	8002852 <HAL_I2C_Master_Transmit+0x172>
 8002a08:	fc009800 	.word	0xfc009800
 8002a0c:	fe00e800 	.word	0xfe00e800
 8002a10:	fc009c00 	.word	0xfc009c00

08002a14 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a14:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002a18:	2a20      	cmp	r2, #32
 8002a1a:	d123      	bne.n	8002a64 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002a1c:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a20:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002a24:	2a01      	cmp	r2, #1
 8002a26:	4603      	mov	r3, r0
 8002a28:	d01c      	beq.n	8002a64 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a2a:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a2c:	2024      	movs	r0, #36	; 0x24
{
 8002a2e:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a30:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8002a34:	6810      	ldr	r0, [r2, #0]
 8002a36:	f020 0001 	bic.w	r0, r0, #1
 8002a3a:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a3c:	6810      	ldr	r0, [r2, #0]
 8002a3e:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8002a42:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a44:	6810      	ldr	r0, [r2, #0]
 8002a46:	4301      	orrs	r1, r0
 8002a48:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a4a:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4c:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_ENABLE(hi2c);
 8002a50:	f041 0101 	orr.w	r1, r1, #1
 8002a54:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002a56:	f883 c041 	strb.w	ip, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002a5a:	f883 e040 	strb.w	lr, [r3, #64]	; 0x40

    return HAL_OK;
 8002a5e:	4670      	mov	r0, lr
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002a60:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 8002a64:	2002      	movs	r0, #2
}
 8002a66:	4770      	bx	lr

08002a68 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a68:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002a6c:	2a20      	cmp	r2, #32
 8002a6e:	d122      	bne.n	8002ab6 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
{
 8002a70:	b500      	push	{lr}
 8002a72:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a76:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002a7a:	2a01      	cmp	r2, #1
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	d01c      	beq.n	8002aba <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a80:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a82:	2024      	movs	r0, #36	; 0x24
 8002a84:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8002a88:	6810      	ldr	r0, [r2, #0]
 8002a8a:	f020 0001 	bic.w	r0, r0, #1
 8002a8e:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a90:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a92:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a96:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a9a:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a9c:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a9e:	f04f 0c00 	mov.w	ip, #0
    __HAL_I2C_ENABLE(hi2c);
 8002aa2:	f041 0101 	orr.w	r1, r1, #1
 8002aa6:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002aa8:	f883 e041 	strb.w	lr, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002aac:	f883 c040 	strb.w	ip, [r3, #64]	; 0x40

    return HAL_OK;
 8002ab0:	4660      	mov	r0, ip
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002ab2:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 8002ab6:	2002      	movs	r0, #2
}
 8002ab8:	4770      	bx	lr
    return HAL_BUSY;
 8002aba:	2002      	movs	r0, #2
}
 8002abc:	f85d fb04 	ldr.w	pc, [sp], #4

08002ac0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ac0:	4b02      	ldr	r3, [pc, #8]	; (8002acc <HAL_PWREx_GetVoltageRange+0xc>)
 8002ac2:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002ac4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40007000 	.word	0x40007000

08002ad0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ad0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002ad4:	d00e      	beq.n	8002af4 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ad6:	4a1c      	ldr	r2, [pc, #112]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002ad8:	6813      	ldr	r3, [r2, #0]
 8002ada:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae2:	d02d      	beq.n	8002b40 <HAL_PWREx_ControlVoltageScaling+0x70>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ae4:	6813      	ldr	r3, [r2, #0]
 8002ae6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002aee:	2000      	movs	r0, #0
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002af4:	4914      	ldr	r1, [pc, #80]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002af6:	680b      	ldr	r3, [r1, #0]
 8002af8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002afc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b00:	d01e      	beq.n	8002b40 <HAL_PWREx_ControlVoltageScaling+0x70>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b02:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b04:	4a11      	ldr	r2, [pc, #68]	; (8002b4c <HAL_PWREx_ControlVoltageScaling+0x7c>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b06:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b0e:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b10:	6813      	ldr	r3, [r2, #0]
 8002b12:	4a0f      	ldr	r2, [pc, #60]	; (8002b50 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002b14:	2032      	movs	r0, #50	; 0x32
 8002b16:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b1a:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b20:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b22:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b24:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b28:	d506      	bpl.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x68>
 8002b2a:	e000      	b.n	8002b2e <HAL_PWREx_ControlVoltageScaling+0x5e>
 8002b2c:	b123      	cbz	r3, 8002b38 <HAL_PWREx_ControlVoltageScaling+0x68>
 8002b2e:	694a      	ldr	r2, [r1, #20]
 8002b30:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 8002b32:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b36:	d4f9      	bmi.n	8002b2c <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	055b      	lsls	r3, r3, #21
 8002b3e:	d401      	bmi.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x74>
  return HAL_OK;
 8002b40:	2000      	movs	r0, #0
 8002b42:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002b44:	2003      	movs	r0, #3
}
 8002b46:	4770      	bx	lr
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	20000034 	.word	0x20000034
 8002b50:	431bde83 	.word	0x431bde83

08002b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b54:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b56:	4d20      	ldr	r5, [pc, #128]	; (8002bd8 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8002b58:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002b5a:	00db      	lsls	r3, r3, #3
{
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b60:	d51c      	bpl.n	8002b9c <RCC_SetFlashLatencyFromMSIRange+0x48>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b62:	f7ff ffad 	bl	8002ac0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b66:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002b6a:	d029      	beq.n	8002bc0 <RCC_SetFlashLatencyFromMSIRange+0x6c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b6c:	2c80      	cmp	r4, #128	; 0x80
 8002b6e:	d813      	bhi.n	8002b98 <RCC_SetFlashLatencyFromMSIRange+0x44>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b70:	d02f      	beq.n	8002bd2 <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b72:	f1a4 0470 	sub.w	r4, r4, #112	; 0x70
 8002b76:	fab4 f484 	clz	r4, r4
 8002b7a:	0964      	lsrs	r4, r4, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b7c:	4917      	ldr	r1, [pc, #92]	; (8002bdc <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8002b7e:	680b      	ldr	r3, [r1, #0]
 8002b80:	f023 0307 	bic.w	r3, r3, #7
 8002b84:	4323      	orrs	r3, r4
 8002b86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b88:	6808      	ldr	r0, [r1, #0]
 8002b8a:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002b8e:	1b00      	subs	r0, r0, r4
 8002b90:	bf18      	it	ne
 8002b92:	2001      	movne	r0, #1
 8002b94:	b003      	add	sp, #12
 8002b96:	bd30      	pop	{r4, r5, pc}
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b98:	2403      	movs	r4, #3
 8002b9a:	e7ef      	b.n	8002b7c <RCC_SetFlashLatencyFromMSIRange+0x28>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b9c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002b9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	65ab      	str	r3, [r5, #88]	; 0x58
 8002ba4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002bae:	f7ff ff87 	bl	8002ac0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002bb2:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bb4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8002bb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bbe:	d1d5      	bne.n	8002b6c <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8002bc0:	2c80      	cmp	r4, #128	; 0x80
 8002bc2:	d904      	bls.n	8002bce <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bc4:	2ca0      	cmp	r4, #160	; 0xa0
 8002bc6:	bf8c      	ite	hi
 8002bc8:	2402      	movhi	r4, #2
 8002bca:	2401      	movls	r4, #1
 8002bcc:	e7d6      	b.n	8002b7c <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bce:	2400      	movs	r4, #0
 8002bd0:	e7d4      	b.n	8002b7c <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bd2:	2402      	movs	r4, #2
 8002bd4:	e7d2      	b.n	8002b7c <RCC_SetFlashLatencyFromMSIRange+0x28>
 8002bd6:	bf00      	nop
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40022000 	.word	0x40022000

08002be0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002be0:	4a28      	ldr	r2, [pc, #160]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002be2:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002be4:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002be6:	f013 030c 	ands.w	r3, r3, #12
 8002bea:	d008      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0x1e>
 8002bec:	2b0c      	cmp	r3, #12
 8002bee:	d038      	beq.n	8002c62 <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bf0:	2b04      	cmp	r3, #4
 8002bf2:	d034      	beq.n	8002c5e <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	4824      	ldr	r0, [pc, #144]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002bf8:	bf18      	it	ne
 8002bfa:	2000      	movne	r0, #0
 8002bfc:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bfe:	4a21      	ldr	r2, [pc, #132]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c00:	6811      	ldr	r1, [r2, #0]
 8002c02:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c04:	bf54      	ite	pl
 8002c06:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c0a:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8002c0c:	491f      	ldr	r1, [pc, #124]	; (8002c8c <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c0e:	bf54      	ite	pl
 8002c10:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c14:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8002c18:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c1c:	b303      	cbz	r3, 8002c60 <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c1e:	2b0c      	cmp	r3, #12
 8002c20:	d12d      	bne.n	8002c7e <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c22:	4b18      	ldr	r3, [pc, #96]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d025      	beq.n	8002c7a <HAL_RCC_GetSysClockFreq+0x9a>
 8002c2e:	4a16      	ldr	r2, [pc, #88]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	bf08      	it	eq
 8002c34:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c36:	4b13      	ldr	r3, [pc, #76]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c38:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c3a:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c42:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c46:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c4a:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c4c:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c50:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c52:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c54:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8002c58:	fbb2 f0f3 	udiv	r0, r2, r3
 8002c5c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8002c5e:	480c      	ldr	r0, [pc, #48]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xb0>)
}
 8002c60:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c62:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c66:	2a01      	cmp	r2, #1
 8002c68:	d0c9      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c6a:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8002c72:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c74:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8002c78:	d1d9      	bne.n	8002c2e <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 8002c7a:	4805      	ldr	r0, [pc, #20]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002c7c:	e7db      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x56>
 8002c7e:	2000      	movs	r0, #0
  return sysclockfreq;
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	40021000 	.word	0x40021000
 8002c88:	007a1200 	.word	0x007a1200
 8002c8c:	080049d0 	.word	0x080049d0
 8002c90:	00f42400 	.word	0x00f42400

08002c94 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8002c94:	2800      	cmp	r0, #0
 8002c96:	f000 824a 	beq.w	800312e <HAL_RCC_OscConfig+0x49a>
{
 8002c9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c9e:	4aa8      	ldr	r2, [pc, #672]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ca0:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ca2:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ca4:	68d6      	ldr	r6, [r2, #12]
 8002ca6:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ca8:	06d8      	lsls	r0, r3, #27
{
 8002caa:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cac:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cb0:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cb4:	d52e      	bpl.n	8002d14 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cb6:	2d00      	cmp	r5, #0
 8002cb8:	f000 8103 	beq.w	8002ec2 <HAL_RCC_OscConfig+0x22e>
 8002cbc:	2d0c      	cmp	r5, #12
 8002cbe:	f000 80fd 	beq.w	8002ebc <HAL_RCC_OscConfig+0x228>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cc2:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8002cc4:	4f9e      	ldr	r7, [pc, #632]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 81d7 	beq.w	800307a <HAL_RCC_OscConfig+0x3e6>
        __HAL_RCC_MSI_ENABLE();
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002cd4:	f7ff f8d4 	bl	8001e80 <HAL_GetTick>
 8002cd8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cda:	e006      	b.n	8002cea <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cdc:	f7ff f8d0 	bl	8001e80 <HAL_GetTick>
 8002ce0:	eba0 0008 	sub.w	r0, r0, r8
 8002ce4:	2802      	cmp	r0, #2
 8002ce6:	f200 81d9 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	079b      	lsls	r3, r3, #30
 8002cee:	d5f5      	bpl.n	8002cdc <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	f043 0308 	orr.w	r3, r3, #8
 8002cf6:	603b      	str	r3, [r7, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	6a22      	ldr	r2, [r4, #32]
 8002cfc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d00:	4313      	orrs	r3, r2
 8002d02:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69e2      	ldr	r2, [r4, #28]
 8002d08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d10:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	07d9      	lsls	r1, r3, #31
 8002d16:	f100 80a6 	bmi.w	8002e66 <HAL_RCC_OscConfig+0x1d2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d1a:	0799      	lsls	r1, r3, #30
 8002d1c:	d523      	bpl.n	8002d66 <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d1e:	2d04      	cmp	r5, #4
 8002d20:	f000 819a 	beq.w	8003058 <HAL_RCC_OscConfig+0x3c4>
 8002d24:	2d0c      	cmp	r5, #12
 8002d26:	f000 8194 	beq.w	8003052 <HAL_RCC_OscConfig+0x3be>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d2a:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8002d2c:	4e84      	ldr	r6, [pc, #528]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 81cf 	beq.w	80030d2 <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_HSI_ENABLE();
 8002d34:	6833      	ldr	r3, [r6, #0]
 8002d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d3a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002d3c:	f7ff f8a0 	bl	8001e80 <HAL_GetTick>
 8002d40:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d42:	e005      	b.n	8002d50 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d44:	f7ff f89c 	bl	8001e80 <HAL_GetTick>
 8002d48:	1bc0      	subs	r0, r0, r7
 8002d4a:	2802      	cmp	r0, #2
 8002d4c:	f200 81a6 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d50:	6833      	ldr	r3, [r6, #0]
 8002d52:	055b      	lsls	r3, r3, #21
 8002d54:	d5f6      	bpl.n	8002d44 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d56:	6873      	ldr	r3, [r6, #4]
 8002d58:	6922      	ldr	r2, [r4, #16]
 8002d5a:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002d5e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002d62:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	0719      	lsls	r1, r3, #28
 8002d68:	d519      	bpl.n	8002d9e <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d6a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8002d6c:	4e74      	ldr	r6, [pc, #464]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 815b 	beq.w	800302a <HAL_RCC_OscConfig+0x396>
      __HAL_RCC_LSI_ENABLE();
 8002d74:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002d80:	f7ff f87e 	bl	8001e80 <HAL_GetTick>
 8002d84:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d86:	e005      	b.n	8002d94 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d88:	f7ff f87a 	bl	8001e80 <HAL_GetTick>
 8002d8c:	1bc0      	subs	r0, r0, r7
 8002d8e:	2802      	cmp	r0, #2
 8002d90:	f200 8184 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d94:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002d98:	079a      	lsls	r2, r3, #30
 8002d9a:	d5f5      	bpl.n	8002d88 <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	075f      	lsls	r7, r3, #29
 8002da0:	d53e      	bpl.n	8002e20 <HAL_RCC_OscConfig+0x18c>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002da2:	4b67      	ldr	r3, [pc, #412]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002da4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002da6:	00d6      	lsls	r6, r2, #3
 8002da8:	f100 8191 	bmi.w	80030ce <HAL_RCC_OscConfig+0x43a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002dae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002db2:	659a      	str	r2, [r3, #88]	; 0x58
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002dbe:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc0:	4f60      	ldr	r7, [pc, #384]	; (8002f44 <HAL_RCC_OscConfig+0x2b0>)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	05d8      	lsls	r0, r3, #23
 8002dc6:	f140 81cc 	bpl.w	8003162 <HAL_RCC_OscConfig+0x4ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dca:	68a3      	ldr	r3, [r4, #8]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	f000 8192 	beq.w	80030f6 <HAL_RCC_OscConfig+0x462>
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	f000 81f0 	beq.w	80031b8 <HAL_RCC_OscConfig+0x524>
 8002dd8:	4f59      	ldr	r7, [pc, #356]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002dda:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8002de6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002dea:	f022 0204 	bic.w	r2, r2, #4
 8002dee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f040 8186 	bne.w	8003104 <HAL_RCC_OscConfig+0x470>
      tickstart = HAL_GetTick();
 8002df8:	f7ff f842 	bl	8001e80 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e00:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e02:	e006      	b.n	8002e12 <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e04:	f7ff f83c 	bl	8001e80 <HAL_GetTick>
 8002e08:	eba0 0008 	sub.w	r0, r0, r8
 8002e0c:	4548      	cmp	r0, r9
 8002e0e:	f200 8145 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002e16:	079b      	lsls	r3, r3, #30
 8002e18:	d4f4      	bmi.n	8002e04 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 8002e1a:	2e00      	cmp	r6, #0
 8002e1c:	f040 81b3 	bne.w	8003186 <HAL_RCC_OscConfig+0x4f2>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80f0 	beq.w	8003008 <HAL_RCC_OscConfig+0x374>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	f000 809c 	beq.w	8002f66 <HAL_RCC_OscConfig+0x2d2>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e2e:	2d0c      	cmp	r5, #12
 8002e30:	f000 8095 	beq.w	8002f5e <HAL_RCC_OscConfig+0x2ca>
        __HAL_RCC_PLL_DISABLE();
 8002e34:	4c42      	ldr	r4, [pc, #264]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e3c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e3e:	f7ff f81f 	bl	8001e80 <HAL_GetTick>
 8002e42:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e44:	e005      	b.n	8002e52 <HAL_RCC_OscConfig+0x1be>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e46:	f7ff f81b 	bl	8001e80 <HAL_GetTick>
 8002e4a:	1b40      	subs	r0, r0, r5
 8002e4c:	2802      	cmp	r0, #2
 8002e4e:	f200 8125 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e52:	6823      	ldr	r3, [r4, #0]
 8002e54:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8002e58:	d1f5      	bne.n	8002e46 <HAL_RCC_OscConfig+0x1b2>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e5a:	68e1      	ldr	r1, [r4, #12]
 8002e5c:	4a3a      	ldr	r2, [pc, #232]	; (8002f48 <HAL_RCC_OscConfig+0x2b4>)
 8002e5e:	400a      	ands	r2, r1
  return HAL_OK;
 8002e60:	4618      	mov	r0, r3
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e62:	60e2      	str	r2, [r4, #12]
 8002e64:	e0d1      	b.n	800300a <HAL_RCC_OscConfig+0x376>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e66:	2d08      	cmp	r5, #8
 8002e68:	f000 80d5 	beq.w	8003016 <HAL_RCC_OscConfig+0x382>
 8002e6c:	2d0c      	cmp	r5, #12
 8002e6e:	f000 80cf 	beq.w	8003010 <HAL_RCC_OscConfig+0x37c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e72:	6863      	ldr	r3, [r4, #4]
 8002e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e78:	f000 8114 	beq.w	80030a4 <HAL_RCC_OscConfig+0x410>
 8002e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e80:	f000 818d 	beq.w	800319e <HAL_RCC_OscConfig+0x50a>
 8002e84:	4f2e      	ldr	r7, [pc, #184]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e8c:	603a      	str	r2, [r7, #0]
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e94:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f040 8109 	bne.w	80030ae <HAL_RCC_OscConfig+0x41a>
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fff0 	bl	8001e80 <HAL_GetTick>
 8002ea0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ea2:	e006      	b.n	8002eb2 <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea4:	f7fe ffec 	bl	8001e80 <HAL_GetTick>
 8002ea8:	eba0 0008 	sub.w	r0, r0, r8
 8002eac:	2864      	cmp	r0, #100	; 0x64
 8002eae:	f200 80f5 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	0398      	lsls	r0, r3, #14
 8002eb6:	d4f5      	bmi.n	8002ea4 <HAL_RCC_OscConfig+0x210>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	e72e      	b.n	8002d1a <HAL_RCC_OscConfig+0x86>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ebc:	2e01      	cmp	r6, #1
 8002ebe:	f47f af00 	bne.w	8002cc2 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ec2:	4b1f      	ldr	r3, [pc, #124]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	0799      	lsls	r1, r3, #30
 8002ec8:	d446      	bmi.n	8002f58 <HAL_RCC_OscConfig+0x2c4>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002eca:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002ecc:	6a20      	ldr	r0, [r4, #32]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	0712      	lsls	r2, r2, #28
 8002ed2:	bf56      	itet	pl
 8002ed4:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8002ed8:	681b      	ldrmi	r3, [r3, #0]
 8002eda:	091b      	lsrpl	r3, r3, #4
 8002edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee0:	4298      	cmp	r0, r3
 8002ee2:	f200 8126 	bhi.w	8003132 <HAL_RCC_OscConfig+0x49e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	f042 0208 	orr.w	r2, r2, #8
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ef6:	4302      	orrs	r2, r0
 8002ef8:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	69e1      	ldr	r1, [r4, #28]
 8002efe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002f02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002f06:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f08:	2d00      	cmp	r5, #0
 8002f0a:	f000 8142 	beq.w	8003192 <HAL_RCC_OscConfig+0x4fe>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f0e:	f7ff fe67 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 8002f12:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_RCC_OscConfig+0x2ac>)
 8002f14:	4a0d      	ldr	r2, [pc, #52]	; (8002f4c <HAL_RCC_OscConfig+0x2b8>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002f1c:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 8002f1e:	4a0c      	ldr	r2, [pc, #48]	; (8002f50 <HAL_RCC_OscConfig+0x2bc>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8002f28:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f2a:	4a0a      	ldr	r2, [pc, #40]	; (8002f54 <HAL_RCC_OscConfig+0x2c0>)
 8002f2c:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8002f2e:	f7fe ff5d 	bl	8001dec <HAL_InitTick>
        if(status != HAL_OK)
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d169      	bne.n	800300a <HAL_RCC_OscConfig+0x376>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	07d9      	lsls	r1, r3, #31
 8002f3a:	f57f aeee 	bpl.w	8002d1a <HAL_RCC_OscConfig+0x86>
 8002f3e:	e792      	b.n	8002e66 <HAL_RCC_OscConfig+0x1d2>
 8002f40:	40021000 	.word	0x40021000
 8002f44:	40007000 	.word	0x40007000
 8002f48:	feeefffc 	.word	0xfeeefffc
 8002f4c:	080049b8 	.word	0x080049b8
 8002f50:	2000018c 	.word	0x2000018c
 8002f54:	20000034 	.word	0x20000034
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f58:	69a3      	ldr	r3, [r4, #24]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1b5      	bne.n	8002eca <HAL_RCC_OscConfig+0x236>
    return HAL_ERROR;
 8002f5e:	2001      	movs	r0, #1
}
 8002f60:	b003      	add	sp, #12
 8002f62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      pll_config = RCC->PLLCFGR;
 8002f66:	4e9b      	ldr	r6, [pc, #620]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 8002f6a:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6c:	f003 0103 	and.w	r1, r3, #3
 8002f70:	4291      	cmp	r1, r2
 8002f72:	f000 8133 	beq.w	80031dc <HAL_RCC_OscConfig+0x548>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f76:	2d0c      	cmp	r5, #12
 8002f78:	d0f1      	beq.n	8002f5e <HAL_RCC_OscConfig+0x2ca>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f7a:	4d96      	ldr	r5, [pc, #600]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 8002f7c:	682b      	ldr	r3, [r5, #0]
 8002f7e:	015f      	lsls	r7, r3, #5
 8002f80:	d4ed      	bmi.n	8002f5e <HAL_RCC_OscConfig+0x2ca>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f82:	682b      	ldr	r3, [r5, #0]
 8002f84:	00de      	lsls	r6, r3, #3
 8002f86:	d4ea      	bmi.n	8002f5e <HAL_RCC_OscConfig+0x2ca>
            __HAL_RCC_PLL_DISABLE();
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f8e:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8002f90:	f7fe ff76 	bl	8001e80 <HAL_GetTick>
 8002f94:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f96:	e004      	b.n	8002fa2 <HAL_RCC_OscConfig+0x30e>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f98:	f7fe ff72 	bl	8001e80 <HAL_GetTick>
 8002f9c:	1b80      	subs	r0, r0, r6
 8002f9e:	2802      	cmp	r0, #2
 8002fa0:	d87c      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa2:	682b      	ldr	r3, [r5, #0]
 8002fa4:	0198      	lsls	r0, r3, #6
 8002fa6:	d4f7      	bmi.n	8002f98 <HAL_RCC_OscConfig+0x304>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fa8:	68e9      	ldr	r1, [r5, #12]
 8002faa:	4b8b      	ldr	r3, [pc, #556]	; (80031d8 <HAL_RCC_OscConfig+0x544>)
 8002fac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fae:	4e89      	ldr	r6, [pc, #548]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fb0:	400b      	ands	r3, r1
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	e9d4 210c 	ldrd	r2, r1, [r4, #48]	; 0x30
 8002fb8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002fbc:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
 8002fc0:	3a01      	subs	r2, #1
 8002fc2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002fc6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002fc8:	0900      	lsrs	r0, r0, #4
 8002fca:	0849      	lsrs	r1, r1, #1
 8002fcc:	ea43 4340 	orr.w	r3, r3, r0, lsl #17
 8002fd0:	3901      	subs	r1, #1
 8002fd2:	0852      	lsrs	r2, r2, #1
 8002fd4:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8002fd8:	3a01      	subs	r2, #1
 8002fda:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002fde:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8002fe0:	682b      	ldr	r3, [r5, #0]
 8002fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe6:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe8:	68eb      	ldr	r3, [r5, #12]
 8002fea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fee:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8002ff0:	f7fe ff46 	bl	8001e80 <HAL_GetTick>
 8002ff4:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff6:	e004      	b.n	8003002 <HAL_RCC_OscConfig+0x36e>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fe ff42 	bl	8001e80 <HAL_GetTick>
 8002ffc:	1b00      	subs	r0, r0, r4
 8002ffe:	2802      	cmp	r0, #2
 8003000:	d84c      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003002:	6833      	ldr	r3, [r6, #0]
 8003004:	0199      	lsls	r1, r3, #6
 8003006:	d5f7      	bpl.n	8002ff8 <HAL_RCC_OscConfig+0x364>
  return HAL_OK;
 8003008:	2000      	movs	r0, #0
}
 800300a:	b003      	add	sp, #12
 800300c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003010:	2e03      	cmp	r6, #3
 8003012:	f47f af2e 	bne.w	8002e72 <HAL_RCC_OscConfig+0x1de>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003016:	4a6f      	ldr	r2, [pc, #444]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 8003018:	6812      	ldr	r2, [r2, #0]
 800301a:	0392      	lsls	r2, r2, #14
 800301c:	f57f ae7d 	bpl.w	8002d1a <HAL_RCC_OscConfig+0x86>
 8003020:	6862      	ldr	r2, [r4, #4]
 8003022:	2a00      	cmp	r2, #0
 8003024:	f47f ae79 	bne.w	8002d1a <HAL_RCC_OscConfig+0x86>
 8003028:	e799      	b.n	8002f5e <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 800302a:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800302e:	f023 0301 	bic.w	r3, r3, #1
 8003032:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003036:	f7fe ff23 	bl	8001e80 <HAL_GetTick>
 800303a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800303c:	e004      	b.n	8003048 <HAL_RCC_OscConfig+0x3b4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303e:	f7fe ff1f 	bl	8001e80 <HAL_GetTick>
 8003042:	1bc0      	subs	r0, r0, r7
 8003044:	2802      	cmp	r0, #2
 8003046:	d829      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003048:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800304c:	079b      	lsls	r3, r3, #30
 800304e:	d4f6      	bmi.n	800303e <HAL_RCC_OscConfig+0x3aa>
 8003050:	e6a4      	b.n	8002d9c <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003052:	2e02      	cmp	r6, #2
 8003054:	f47f ae69 	bne.w	8002d2a <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003058:	4a5e      	ldr	r2, [pc, #376]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	0552      	lsls	r2, r2, #21
 800305e:	d503      	bpl.n	8003068 <HAL_RCC_OscConfig+0x3d4>
 8003060:	68e2      	ldr	r2, [r4, #12]
 8003062:	2a00      	cmp	r2, #0
 8003064:	f43f af7b 	beq.w	8002f5e <HAL_RCC_OscConfig+0x2ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003068:	495a      	ldr	r1, [pc, #360]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 800306a:	6920      	ldr	r0, [r4, #16]
 800306c:	684a      	ldr	r2, [r1, #4]
 800306e:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 8003072:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8003076:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003078:	e675      	b.n	8002d66 <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f023 0301 	bic.w	r3, r3, #1
 8003080:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8003082:	f7fe fefd 	bl	8001e80 <HAL_GetTick>
 8003086:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	0798      	lsls	r0, r3, #30
 800308c:	f57f af53 	bpl.w	8002f36 <HAL_RCC_OscConfig+0x2a2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003090:	f7fe fef6 	bl	8001e80 <HAL_GetTick>
 8003094:	eba0 0008 	sub.w	r0, r0, r8
 8003098:	2802      	cmp	r0, #2
 800309a:	d9f5      	bls.n	8003088 <HAL_RCC_OscConfig+0x3f4>
            return HAL_TIMEOUT;
 800309c:	2003      	movs	r0, #3
}
 800309e:	b003      	add	sp, #12
 80030a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030a4:	4a4b      	ldr	r2, [pc, #300]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 80030a6:	6813      	ldr	r3, [r2, #0]
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80030ae:	f7fe fee7 	bl	8001e80 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030b2:	f8df 8120 	ldr.w	r8, [pc, #288]	; 80031d4 <HAL_RCC_OscConfig+0x540>
        tickstart = HAL_GetTick();
 80030b6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030b8:	e004      	b.n	80030c4 <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ba:	f7fe fee1 	bl	8001e80 <HAL_GetTick>
 80030be:	1bc0      	subs	r0, r0, r7
 80030c0:	2864      	cmp	r0, #100	; 0x64
 80030c2:	d8eb      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030c4:	f8d8 3000 	ldr.w	r3, [r8]
 80030c8:	039b      	lsls	r3, r3, #14
 80030ca:	d5f6      	bpl.n	80030ba <HAL_RCC_OscConfig+0x426>
 80030cc:	e6f4      	b.n	8002eb8 <HAL_RCC_OscConfig+0x224>
    FlagStatus       pwrclkchanged = RESET;
 80030ce:	2600      	movs	r6, #0
 80030d0:	e676      	b.n	8002dc0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 80030d2:	6833      	ldr	r3, [r6, #0]
 80030d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030d8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80030da:	f7fe fed1 	bl	8001e80 <HAL_GetTick>
 80030de:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030e0:	e004      	b.n	80030ec <HAL_RCC_OscConfig+0x458>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e2:	f7fe fecd 	bl	8001e80 <HAL_GetTick>
 80030e6:	1bc0      	subs	r0, r0, r7
 80030e8:	2802      	cmp	r0, #2
 80030ea:	d8d7      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030ec:	6833      	ldr	r3, [r6, #0]
 80030ee:	0558      	lsls	r0, r3, #21
 80030f0:	d4f7      	bmi.n	80030e2 <HAL_RCC_OscConfig+0x44e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	e637      	b.n	8002d66 <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f6:	4a37      	ldr	r2, [pc, #220]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 80030f8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8003104:	f7fe febc 	bl	8001e80 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003108:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80031d4 <HAL_RCC_OscConfig+0x540>
      tickstart = HAL_GetTick();
 800310c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310e:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003112:	e004      	b.n	800311e <HAL_RCC_OscConfig+0x48a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003114:	f7fe feb4 	bl	8001e80 <HAL_GetTick>
 8003118:	1bc0      	subs	r0, r0, r7
 800311a:	4548      	cmp	r0, r9
 800311c:	d8be      	bhi.n	800309c <HAL_RCC_OscConfig+0x408>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800311e:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8003122:	079a      	lsls	r2, r3, #30
 8003124:	d5f6      	bpl.n	8003114 <HAL_RCC_OscConfig+0x480>
    if(pwrclkchanged == SET)
 8003126:	2e00      	cmp	r6, #0
 8003128:	f43f ae7a 	beq.w	8002e20 <HAL_RCC_OscConfig+0x18c>
 800312c:	e02b      	b.n	8003186 <HAL_RCC_OscConfig+0x4f2>
    return HAL_ERROR;
 800312e:	2001      	movs	r0, #1
}
 8003130:	4770      	bx	lr
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003132:	f7ff fd0f 	bl	8002b54 <RCC_SetFlashLatencyFromMSIRange>
 8003136:	2800      	cmp	r0, #0
 8003138:	f47f af11 	bne.w	8002f5e <HAL_RCC_OscConfig+0x2ca>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800313c:	4b25      	ldr	r3, [pc, #148]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	f042 0208 	orr.w	r2, r2, #8
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	6a21      	ldr	r1, [r4, #32]
 800314a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800314e:	430a      	orrs	r2, r1
 8003150:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	69e1      	ldr	r1, [r4, #28]
 8003156:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800315a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	e6d5      	b.n	8002f0e <HAL_RCC_OscConfig+0x27a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003168:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800316a:	f7fe fe89 	bl	8001e80 <HAL_GetTick>
 800316e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	05d9      	lsls	r1, r3, #23
 8003174:	f53f ae29 	bmi.w	8002dca <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003178:	f7fe fe82 	bl	8001e80 <HAL_GetTick>
 800317c:	eba0 0008 	sub.w	r0, r0, r8
 8003180:	2802      	cmp	r0, #2
 8003182:	d9f5      	bls.n	8003170 <HAL_RCC_OscConfig+0x4dc>
 8003184:	e78a      	b.n	800309c <HAL_RCC_OscConfig+0x408>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003186:	4a13      	ldr	r2, [pc, #76]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 8003188:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800318a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800318e:	6593      	str	r3, [r2, #88]	; 0x58
 8003190:	e646      	b.n	8002e20 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003192:	f7ff fcdf 	bl	8002b54 <RCC_SetFlashLatencyFromMSIRange>
 8003196:	2800      	cmp	r0, #0
 8003198:	f43f aeb9 	beq.w	8002f0e <HAL_RCC_OscConfig+0x27a>
 800319c:	e6df      	b.n	8002f5e <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800319e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80031a2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80031b4:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031b6:	e77a      	b.n	80030ae <HAL_RCC_OscConfig+0x41a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_OscConfig+0x540>)
 80031ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80031be:	f042 0204 	orr.w	r2, r2, #4
 80031c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80031c6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031d2:	e797      	b.n	8003104 <HAL_RCC_OscConfig+0x470>
 80031d4:	40021000 	.word	0x40021000
 80031d8:	f99d808c 	.word	0xf99d808c
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80031de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80031e2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031e4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80031e8:	f47f aec5 	bne.w	8002f76 <HAL_RCC_OscConfig+0x2e2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031f2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80031f6:	f47f aebe 	bne.w	8002f76 <HAL_RCC_OscConfig+0x2e2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80031fc:	3a07      	subs	r2, #7
 80031fe:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8003202:	bf18      	it	ne
 8003204:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003206:	4291      	cmp	r1, r2
 8003208:	f47f aeb5 	bne.w	8002f76 <HAL_RCC_OscConfig+0x2e2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800320c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800320e:	0852      	lsrs	r2, r2, #1
 8003210:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8003214:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003216:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800321a:	f47f aeac 	bne.w	8002f76 <HAL_RCC_OscConfig+0x2e2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800321e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003220:	0852      	lsrs	r2, r2, #1
 8003222:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003226:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003228:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800322c:	f47f aea3 	bne.w	8002f76 <HAL_RCC_OscConfig+0x2e2>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003230:	6833      	ldr	r3, [r6, #0]
 8003232:	019a      	lsls	r2, r3, #6
 8003234:	f53f aee8 	bmi.w	8003008 <HAL_RCC_OscConfig+0x374>
          __HAL_RCC_PLL_ENABLE();
 8003238:	6833      	ldr	r3, [r6, #0]
 800323a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800323e:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003240:	68f3      	ldr	r3, [r6, #12]
 8003242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003246:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8003248:	f7fe fe1a 	bl	8001e80 <HAL_GetTick>
 800324c:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324e:	e005      	b.n	800325c <HAL_RCC_OscConfig+0x5c8>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003250:	f7fe fe16 	bl	8001e80 <HAL_GetTick>
 8003254:	1b00      	subs	r0, r0, r4
 8003256:	2802      	cmp	r0, #2
 8003258:	f63f af20 	bhi.w	800309c <HAL_RCC_OscConfig+0x408>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800325c:	6833      	ldr	r3, [r6, #0]
 800325e:	019b      	lsls	r3, r3, #6
 8003260:	d5f6      	bpl.n	8003250 <HAL_RCC_OscConfig+0x5bc>
 8003262:	e6d1      	b.n	8003008 <HAL_RCC_OscConfig+0x374>

08003264 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003264:	2800      	cmp	r0, #0
 8003266:	f000 809f 	beq.w	80033a8 <HAL_RCC_ClockConfig+0x144>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800326a:	4a53      	ldr	r2, [pc, #332]	; (80033b8 <HAL_RCC_ClockConfig+0x154>)
 800326c:	6813      	ldr	r3, [r2, #0]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	428b      	cmp	r3, r1
{
 8003274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003278:	460d      	mov	r5, r1
 800327a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800327c:	d20c      	bcs.n	8003298 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	f023 0307 	bic.w	r3, r3, #7
 8003284:	430b      	orrs	r3, r1
 8003286:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003288:	6813      	ldr	r3, [r2, #0]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	428b      	cmp	r3, r1
 8003290:	d002      	beq.n	8003298 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003292:	2001      	movs	r0, #1
}
 8003294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	079e      	lsls	r6, r3, #30
 800329c:	d571      	bpl.n	8003382 <HAL_RCC_ClockConfig+0x11e>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800329e:	4847      	ldr	r0, [pc, #284]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 80032a0:	68a1      	ldr	r1, [r4, #8]
 80032a2:	6882      	ldr	r2, [r0, #8]
 80032a4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80032a8:	4291      	cmp	r1, r2
 80032aa:	d904      	bls.n	80032b6 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032ac:	6882      	ldr	r2, [r0, #8]
 80032ae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80032b2:	430a      	orrs	r2, r1
 80032b4:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032b6:	07da      	lsls	r2, r3, #31
 80032b8:	d526      	bpl.n	8003308 <HAL_RCC_ClockConfig+0xa4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ba:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032bc:	4b3f      	ldr	r3, [pc, #252]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032be:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c0:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c2:	d065      	beq.n	8003390 <HAL_RCC_ClockConfig+0x12c>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032c4:	2a02      	cmp	r2, #2
 80032c6:	d06c      	beq.n	80033a2 <HAL_RCC_ClockConfig+0x13e>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032c8:	2a00      	cmp	r2, #0
 80032ca:	d171      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x14c>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032cc:	079b      	lsls	r3, r3, #30
 80032ce:	d5e0      	bpl.n	8003292 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032d0:	4e3a      	ldr	r6, [pc, #232]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 80032d2:	68b3      	ldr	r3, [r6, #8]
 80032d4:	f023 0303 	bic.w	r3, r3, #3
 80032d8:	4313      	orrs	r3, r2
 80032da:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80032dc:	f7fe fdd0 	bl	8001e80 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80032e4:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	e004      	b.n	80032f2 <HAL_RCC_ClockConfig+0x8e>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e8:	f7fe fdca 	bl	8001e80 <HAL_GetTick>
 80032ec:	1bc0      	subs	r0, r0, r7
 80032ee:	4540      	cmp	r0, r8
 80032f0:	d85c      	bhi.n	80033ac <HAL_RCC_ClockConfig+0x148>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f2:	68b3      	ldr	r3, [r6, #8]
 80032f4:	6862      	ldr	r2, [r4, #4]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80032fe:	d1f3      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	079e      	lsls	r6, r3, #30
 8003304:	d506      	bpl.n	8003314 <HAL_RCC_ClockConfig+0xb0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003306:	68a1      	ldr	r1, [r4, #8]
 8003308:	482c      	ldr	r0, [pc, #176]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 800330a:	6882      	ldr	r2, [r0, #8]
 800330c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003310:	428a      	cmp	r2, r1
 8003312:	d840      	bhi.n	8003396 <HAL_RCC_ClockConfig+0x132>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003314:	4928      	ldr	r1, [pc, #160]	; (80033b8 <HAL_RCC_ClockConfig+0x154>)
 8003316:	680a      	ldr	r2, [r1, #0]
 8003318:	f002 0207 	and.w	r2, r2, #7
 800331c:	42aa      	cmp	r2, r5
 800331e:	d909      	bls.n	8003334 <HAL_RCC_ClockConfig+0xd0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003320:	680a      	ldr	r2, [r1, #0]
 8003322:	f022 0207 	bic.w	r2, r2, #7
 8003326:	432a      	orrs	r2, r5
 8003328:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800332a:	680a      	ldr	r2, [r1, #0]
 800332c:	f002 0207 	and.w	r2, r2, #7
 8003330:	42aa      	cmp	r2, r5
 8003332:	d1ae      	bne.n	8003292 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	075d      	lsls	r5, r3, #29
 8003336:	d506      	bpl.n	8003346 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003338:	4920      	ldr	r1, [pc, #128]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 800333a:	68e0      	ldr	r0, [r4, #12]
 800333c:	688a      	ldr	r2, [r1, #8]
 800333e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003342:	4302      	orrs	r2, r0
 8003344:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003346:	0718      	lsls	r0, r3, #28
 8003348:	d507      	bpl.n	800335a <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334a:	4a1c      	ldr	r2, [pc, #112]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 800334c:	6921      	ldr	r1, [r4, #16]
 800334e:	6893      	ldr	r3, [r2, #8]
 8003350:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003354:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003358:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800335a:	f7ff fc41 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 800335e:	4a17      	ldr	r2, [pc, #92]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
 8003360:	4c17      	ldr	r4, [pc, #92]	; (80033c0 <HAL_RCC_ClockConfig+0x15c>)
 8003362:	6892      	ldr	r2, [r2, #8]
 8003364:	4917      	ldr	r1, [pc, #92]	; (80033c4 <HAL_RCC_ClockConfig+0x160>)
 8003366:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800336a:	4603      	mov	r3, r0
 800336c:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 800336e:	4816      	ldr	r0, [pc, #88]	; (80033c8 <HAL_RCC_ClockConfig+0x164>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003370:	f002 021f 	and.w	r2, r2, #31
 8003374:	40d3      	lsrs	r3, r2
}
 8003376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 800337a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800337c:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800337e:	f7fe bd35 	b.w	8001dec <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003382:	07d9      	lsls	r1, r3, #31
 8003384:	d5c6      	bpl.n	8003314 <HAL_RCC_ClockConfig+0xb0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003386:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003388:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800338a:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800338c:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800338e:	d199      	bne.n	80032c4 <HAL_RCC_ClockConfig+0x60>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003390:	0198      	lsls	r0, r3, #6
 8003392:	d49d      	bmi.n	80032d0 <HAL_RCC_ClockConfig+0x6c>
 8003394:	e77d      	b.n	8003292 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003396:	6882      	ldr	r2, [r0, #8]
 8003398:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800339c:	430a      	orrs	r2, r1
 800339e:	6082      	str	r2, [r0, #8]
 80033a0:	e7b8      	b.n	8003314 <HAL_RCC_ClockConfig+0xb0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033a2:	0399      	lsls	r1, r3, #14
 80033a4:	d494      	bmi.n	80032d0 <HAL_RCC_ClockConfig+0x6c>
 80033a6:	e774      	b.n	8003292 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
}
 80033aa:	4770      	bx	lr
        return HAL_TIMEOUT;
 80033ac:	2003      	movs	r0, #3
 80033ae:	e771      	b.n	8003294 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033b0:	055f      	lsls	r7, r3, #21
 80033b2:	f57f af6e 	bpl.w	8003292 <HAL_RCC_ClockConfig+0x2e>
 80033b6:	e78b      	b.n	80032d0 <HAL_RCC_ClockConfig+0x6c>
 80033b8:	40022000 	.word	0x40022000
 80033bc:	40021000 	.word	0x40021000
 80033c0:	080049b8 	.word	0x080049b8
 80033c4:	20000034 	.word	0x20000034
 80033c8:	2000018c 	.word	0x2000018c

080033cc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033cc:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80033ce:	4a06      	ldr	r2, [pc, #24]	; (80033e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80033d0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80033d2:	4906      	ldr	r1, [pc, #24]	; (80033ec <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033d4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80033d8:	6808      	ldr	r0, [r1, #0]
 80033da:	5cd3      	ldrb	r3, [r2, r3]
 80033dc:	f003 031f 	and.w	r3, r3, #31
}
 80033e0:	40d8      	lsrs	r0, r3
 80033e2:	4770      	bx	lr
 80033e4:	40021000 	.word	0x40021000
 80033e8:	080049c8 	.word	0x080049c8
 80033ec:	20000034 	.word	0x20000034

080033f0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_RCC_GetPCLK2Freq+0x18>)
 80033f2:	4a06      	ldr	r2, [pc, #24]	; (800340c <HAL_RCC_GetPCLK2Freq+0x1c>)
 80033f4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80033f6:	4906      	ldr	r1, [pc, #24]	; (8003410 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033f8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80033fc:	6808      	ldr	r0, [r1, #0]
 80033fe:	5cd3      	ldrb	r3, [r2, r3]
 8003400:	f003 031f 	and.w	r3, r3, #31
}
 8003404:	40d8      	lsrs	r0, r3
 8003406:	4770      	bx	lr
 8003408:	40021000 	.word	0x40021000
 800340c:	080049c8 	.word	0x080049c8
 8003410:	20000034 	.word	0x20000034

08003414 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003416:	4b47      	ldr	r3, [pc, #284]	; (8003534 <RCCEx_PLLSAI1_Config+0x120>)
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	0792      	lsls	r2, r2, #30
{
 800341c:	4604      	mov	r4, r0
 800341e:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003420:	d007      	beq.n	8003432 <RCCEx_PLLSAI1_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	6801      	ldr	r1, [r0, #0]
 8003426:	f002 0203 	and.w	r2, r2, #3
 800342a:	428a      	cmp	r2, r1
 800342c:	d04c      	beq.n	80034c8 <RCCEx_PLLSAI1_Config+0xb4>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800342e:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8003430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8003432:	6800      	ldr	r0, [r0, #0]
 8003434:	2802      	cmp	r0, #2
 8003436:	d058      	beq.n	80034ea <RCCEx_PLLSAI1_Config+0xd6>
 8003438:	2803      	cmp	r0, #3
 800343a:	d04f      	beq.n	80034dc <RCCEx_PLLSAI1_Config+0xc8>
 800343c:	2801      	cmp	r0, #1
 800343e:	d1f6      	bne.n	800342e <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	079b      	lsls	r3, r3, #30
 8003444:	d5f4      	bpl.n	8003430 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003446:	493b      	ldr	r1, [pc, #236]	; (8003534 <RCCEx_PLLSAI1_Config+0x120>)
 8003448:	6862      	ldr	r2, [r4, #4]
 800344a:	68cb      	ldr	r3, [r1, #12]
 800344c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003450:	4303      	orrs	r3, r0
 8003452:	3a01      	subs	r2, #1
 8003454:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003458:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 800345a:	4d36      	ldr	r5, [pc, #216]	; (8003534 <RCCEx_PLLSAI1_Config+0x120>)
 800345c:	682b      	ldr	r3, [r5, #0]
 800345e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003462:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003464:	f7fe fd0c 	bl	8001e80 <HAL_GetTick>
 8003468:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800346a:	e004      	b.n	8003476 <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800346c:	f7fe fd08 	bl	8001e80 <HAL_GetTick>
 8003470:	1b83      	subs	r3, r0, r6
 8003472:	2b02      	cmp	r3, #2
 8003474:	d83d      	bhi.n	80034f2 <RCCEx_PLLSAI1_Config+0xde>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003476:	682b      	ldr	r3, [r5, #0]
 8003478:	011a      	lsls	r2, r3, #4
 800347a:	d4f7      	bmi.n	800346c <RCCEx_PLLSAI1_Config+0x58>
      if(Divider == DIVIDER_P_UPDATE)
 800347c:	2f00      	cmp	r7, #0
 800347e:	d13a      	bne.n	80034f6 <RCCEx_PLLSAI1_Config+0xe2>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003480:	692b      	ldr	r3, [r5, #16]
 8003482:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003486:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800348a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800348e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003492:	0912      	lsrs	r2, r2, #4
 8003494:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003498:	612b      	str	r3, [r5, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800349a:	4d26      	ldr	r5, [pc, #152]	; (8003534 <RCCEx_PLLSAI1_Config+0x120>)
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034a2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80034a4:	f7fe fcec 	bl	8001e80 <HAL_GetTick>
 80034a8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034aa:	e004      	b.n	80034b6 <RCCEx_PLLSAI1_Config+0xa2>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034ac:	f7fe fce8 	bl	8001e80 <HAL_GetTick>
 80034b0:	1b83      	subs	r3, r0, r6
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d81d      	bhi.n	80034f2 <RCCEx_PLLSAI1_Config+0xde>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	d5f7      	bpl.n	80034ac <RCCEx_PLLSAI1_Config+0x98>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034bc:	692b      	ldr	r3, [r5, #16]
 80034be:	69a2      	ldr	r2, [r4, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	2000      	movs	r0, #0
 80034c4:	612b      	str	r3, [r5, #16]
}
 80034c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80034c8:	2a00      	cmp	r2, #0
 80034ca:	d0b0      	beq.n	800342e <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034cc:	68db      	ldr	r3, [r3, #12]
       ||
 80034ce:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034d0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80034d4:	3301      	adds	r3, #1
       ||
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d1a9      	bne.n	800342e <RCCEx_PLLSAI1_Config+0x1a>
 80034da:	e7be      	b.n	800345a <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	0395      	lsls	r5, r2, #14
 80034e0:	d4b1      	bmi.n	8003446 <RCCEx_PLLSAI1_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	0359      	lsls	r1, r3, #13
 80034e6:	d5a2      	bpl.n	800342e <RCCEx_PLLSAI1_Config+0x1a>
 80034e8:	e7ad      	b.n	8003446 <RCCEx_PLLSAI1_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	055e      	lsls	r6, r3, #21
 80034ee:	d59e      	bpl.n	800342e <RCCEx_PLLSAI1_Config+0x1a>
 80034f0:	e7a9      	b.n	8003446 <RCCEx_PLLSAI1_Config+0x32>
    switch(PllSai1->PLLSAI1Source)
 80034f2:	2003      	movs	r0, #3
}
 80034f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 80034f6:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034f8:	692b      	ldr	r3, [r5, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 80034fa:	d00d      	beq.n	8003518 <RCCEx_PLLSAI1_Config+0x104>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034fc:	6962      	ldr	r2, [r4, #20]
 80034fe:	68a1      	ldr	r1, [r4, #8]
 8003500:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003504:	0852      	lsrs	r2, r2, #1
 8003506:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800350a:	3a01      	subs	r2, #1
 800350c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003510:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003514:	612b      	str	r3, [r5, #16]
 8003516:	e7c0      	b.n	800349a <RCCEx_PLLSAI1_Config+0x86>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003518:	6922      	ldr	r2, [r4, #16]
 800351a:	68a1      	ldr	r1, [r4, #8]
 800351c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003520:	0852      	lsrs	r2, r2, #1
 8003522:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003526:	3a01      	subs	r2, #1
 8003528:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800352c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003530:	612b      	str	r3, [r5, #16]
 8003532:	e7b2      	b.n	800349a <RCCEx_PLLSAI1_Config+0x86>
 8003534:	40021000 	.word	0x40021000

08003538 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800353a:	4b3f      	ldr	r3, [pc, #252]	; (8003638 <RCCEx_PLLSAI2_Config+0x100>)
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	0792      	lsls	r2, r2, #30
{
 8003540:	4604      	mov	r4, r0
 8003542:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003544:	d007      	beq.n	8003556 <RCCEx_PLLSAI2_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	6801      	ldr	r1, [r0, #0]
 800354a:	f002 0203 	and.w	r2, r2, #3
 800354e:	428a      	cmp	r2, r1
 8003550:	d04c      	beq.n	80035ec <RCCEx_PLLSAI2_Config+0xb4>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003552:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8003554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 8003556:	6800      	ldr	r0, [r0, #0]
 8003558:	2802      	cmp	r0, #2
 800355a:	d058      	beq.n	800360e <RCCEx_PLLSAI2_Config+0xd6>
 800355c:	2803      	cmp	r0, #3
 800355e:	d04f      	beq.n	8003600 <RCCEx_PLLSAI2_Config+0xc8>
 8003560:	2801      	cmp	r0, #1
 8003562:	d1f6      	bne.n	8003552 <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	079b      	lsls	r3, r3, #30
 8003568:	d5f4      	bpl.n	8003554 <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800356a:	4933      	ldr	r1, [pc, #204]	; (8003638 <RCCEx_PLLSAI2_Config+0x100>)
 800356c:	6862      	ldr	r2, [r4, #4]
 800356e:	68cb      	ldr	r3, [r1, #12]
 8003570:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003574:	4303      	orrs	r3, r0
 8003576:	3a01      	subs	r2, #1
 8003578:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800357c:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 800357e:	4d2e      	ldr	r5, [pc, #184]	; (8003638 <RCCEx_PLLSAI2_Config+0x100>)
 8003580:	682b      	ldr	r3, [r5, #0]
 8003582:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003586:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003588:	f7fe fc7a 	bl	8001e80 <HAL_GetTick>
 800358c:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800358e:	e004      	b.n	800359a <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003590:	f7fe fc76 	bl	8001e80 <HAL_GetTick>
 8003594:	1b83      	subs	r3, r0, r6
 8003596:	2b02      	cmp	r3, #2
 8003598:	d83d      	bhi.n	8003616 <RCCEx_PLLSAI2_Config+0xde>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800359a:	682b      	ldr	r3, [r5, #0]
 800359c:	009a      	lsls	r2, r3, #2
 800359e:	d4f7      	bmi.n	8003590 <RCCEx_PLLSAI2_Config+0x58>
      if(Divider == DIVIDER_P_UPDATE)
 80035a0:	2f00      	cmp	r7, #0
 80035a2:	d13a      	bne.n	800361a <RCCEx_PLLSAI2_Config+0xe2>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035a4:	696b      	ldr	r3, [r5, #20]
 80035a6:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80035aa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035b2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035b6:	0912      	lsrs	r2, r2, #4
 80035b8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80035bc:	616b      	str	r3, [r5, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 80035be:	4d1e      	ldr	r5, [pc, #120]	; (8003638 <RCCEx_PLLSAI2_Config+0x100>)
 80035c0:	682b      	ldr	r3, [r5, #0]
 80035c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80035c8:	f7fe fc5a 	bl	8001e80 <HAL_GetTick>
 80035cc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035ce:	e004      	b.n	80035da <RCCEx_PLLSAI2_Config+0xa2>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035d0:	f7fe fc56 	bl	8001e80 <HAL_GetTick>
 80035d4:	1b83      	subs	r3, r0, r6
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d81d      	bhi.n	8003616 <RCCEx_PLLSAI2_Config+0xde>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035da:	682b      	ldr	r3, [r5, #0]
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	d5f7      	bpl.n	80035d0 <RCCEx_PLLSAI2_Config+0x98>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80035e0:	696b      	ldr	r3, [r5, #20]
 80035e2:	6962      	ldr	r2, [r4, #20]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	2000      	movs	r0, #0
 80035e8:	616b      	str	r3, [r5, #20]
}
 80035ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80035ec:	2a00      	cmp	r2, #0
 80035ee:	d0b0      	beq.n	8003552 <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035f0:	68db      	ldr	r3, [r3, #12]
       ||
 80035f2:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035f4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80035f8:	3301      	adds	r3, #1
       ||
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d1a9      	bne.n	8003552 <RCCEx_PLLSAI2_Config+0x1a>
 80035fe:	e7be      	b.n	800357e <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	0395      	lsls	r5, r2, #14
 8003604:	d4b1      	bmi.n	800356a <RCCEx_PLLSAI2_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	0359      	lsls	r1, r3, #13
 800360a:	d5a2      	bpl.n	8003552 <RCCEx_PLLSAI2_Config+0x1a>
 800360c:	e7ad      	b.n	800356a <RCCEx_PLLSAI2_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	055e      	lsls	r6, r3, #21
 8003612:	d59e      	bpl.n	8003552 <RCCEx_PLLSAI2_Config+0x1a>
 8003614:	e7a9      	b.n	800356a <RCCEx_PLLSAI2_Config+0x32>
    switch(PllSai2->PLLSAI2Source)
 8003616:	2003      	movs	r0, #3
}
 8003618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800361a:	696b      	ldr	r3, [r5, #20]
 800361c:	6922      	ldr	r2, [r4, #16]
 800361e:	68a1      	ldr	r1, [r4, #8]
 8003620:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003624:	0852      	lsrs	r2, r2, #1
 8003626:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800362a:	3a01      	subs	r2, #1
 800362c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003630:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003634:	616b      	str	r3, [r5, #20]
 8003636:	e7c2      	b.n	80035be <RCCEx_PLLSAI2_Config+0x86>
 8003638:	40021000 	.word	0x40021000

0800363c <HAL_RCCEx_PeriphCLKConfig>:
{
 800363c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003640:	6803      	ldr	r3, [r0, #0]
 8003642:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
{
 8003646:	b083      	sub	sp, #12
 8003648:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800364a:	d020      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai1ClockSelection)
 800364c:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800364e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003652:	f000 81d4 	beq.w	80039fe <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 8003656:	f200 8122 	bhi.w	800389e <HAL_RCCEx_PeriphCLKConfig+0x262>
 800365a:	2900      	cmp	r1, #0
 800365c:	f000 81ab 	beq.w	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003660:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003664:	f040 811f 	bne.w	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003668:	2100      	movs	r1, #0
 800366a:	3020      	adds	r0, #32
 800366c:	f7ff ff64 	bl	8003538 <RCCEx_PLLSAI2_Config>
 8003670:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003672:	2d00      	cmp	r5, #0
 8003674:	f040 81d0 	bne.w	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003678:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800367a:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800367c:	48ae      	ldr	r0, [pc, #696]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800367e:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003682:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003686:	430a      	orrs	r2, r1
 8003688:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 800368c:	2500      	movs	r5, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800368e:	04d8      	lsls	r0, r3, #19
 8003690:	f140 810e 	bpl.w	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003694:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003696:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800369a:	f000 81b6 	beq.w	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800369e:	f200 816c 	bhi.w	800397a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80036a2:	2900      	cmp	r1, #0
 80036a4:	f000 8181 	beq.w	80039aa <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80036a8:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80036ac:	f040 819a 	bne.w	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036b0:	2100      	movs	r1, #0
 80036b2:	f104 0020 	add.w	r0, r4, #32
 80036b6:	f7ff ff3f 	bl	8003538 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036ba:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036bc:	4680      	mov	r8, r0
    if(ret == HAL_OK)
 80036be:	f1b8 0f00 	cmp.w	r8, #0
 80036c2:	f040 8162 	bne.w	800398a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80036c6:	499c      	ldr	r1, [pc, #624]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80036c8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80036ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80036ce:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036d2:	4302      	orrs	r2, r0
 80036d4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036d8:	0399      	lsls	r1, r3, #14
 80036da:	f100 80ed 	bmi.w	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036de:	07da      	lsls	r2, r3, #31
 80036e0:	d508      	bpl.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036e2:	4995      	ldr	r1, [pc, #596]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80036e4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80036e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80036ea:	f022 0203 	bic.w	r2, r2, #3
 80036ee:	4302      	orrs	r2, r0
 80036f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036f4:	079f      	lsls	r7, r3, #30
 80036f6:	d508      	bpl.n	800370a <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036f8:	498f      	ldr	r1, [pc, #572]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80036fa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80036fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003700:	f022 020c 	bic.w	r2, r2, #12
 8003704:	4302      	orrs	r2, r0
 8003706:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800370a:	075e      	lsls	r6, r3, #29
 800370c:	d508      	bpl.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800370e:	498a      	ldr	r1, [pc, #552]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003710:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003712:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003716:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800371a:	4302      	orrs	r2, r0
 800371c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003720:	0718      	lsls	r0, r3, #28
 8003722:	d508      	bpl.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003724:	4984      	ldr	r1, [pc, #528]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003726:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8003728:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800372c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003730:	4302      	orrs	r2, r0
 8003732:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003736:	06d9      	lsls	r1, r3, #27
 8003738:	d508      	bpl.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800373a:	497f      	ldr	r1, [pc, #508]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800373c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800373e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003742:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003746:	4302      	orrs	r2, r0
 8003748:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800374c:	069a      	lsls	r2, r3, #26
 800374e:	d508      	bpl.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003750:	4979      	ldr	r1, [pc, #484]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003752:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003754:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003758:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800375c:	4302      	orrs	r2, r0
 800375e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003762:	059f      	lsls	r7, r3, #22
 8003764:	d508      	bpl.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003766:	4974      	ldr	r1, [pc, #464]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003768:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800376a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800376e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003772:	4302      	orrs	r2, r0
 8003774:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003778:	055e      	lsls	r6, r3, #21
 800377a:	d508      	bpl.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800377c:	496e      	ldr	r1, [pc, #440]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800377e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003780:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003784:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003788:	4302      	orrs	r2, r0
 800378a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800378e:	0658      	lsls	r0, r3, #25
 8003790:	d508      	bpl.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003792:	4969      	ldr	r1, [pc, #420]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003794:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003796:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800379a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800379e:	4302      	orrs	r2, r0
 80037a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037a4:	0619      	lsls	r1, r3, #24
 80037a6:	d508      	bpl.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037a8:	4963      	ldr	r1, [pc, #396]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80037aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80037ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80037b0:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80037b4:	4302      	orrs	r2, r0
 80037b6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037ba:	05da      	lsls	r2, r3, #23
 80037bc:	d508      	bpl.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037be:	495e      	ldr	r1, [pc, #376]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80037c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80037c2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80037c6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80037ca:	4302      	orrs	r2, r0
 80037cc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037d0:	049f      	lsls	r7, r3, #18
 80037d2:	d510      	bpl.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037d4:	4958      	ldr	r1, [pc, #352]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80037d6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80037d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80037dc:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80037e0:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037e2:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037ea:	f000 80f1 	beq.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x394>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037ee:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 80037f2:	f000 8128 	beq.w	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037f6:	031e      	lsls	r6, r3, #12
 80037f8:	d510      	bpl.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037fa:	494f      	ldr	r1, [pc, #316]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80037fc:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80037fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003802:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003806:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003808:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800380c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003810:	f000 80e3 	beq.w	80039da <HAL_RCCEx_PeriphCLKConfig+0x39e>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003814:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8003818:	f000 811f 	beq.w	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800381c:	0358      	lsls	r0, r3, #13
 800381e:	d510      	bpl.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003820:	4945      	ldr	r1, [pc, #276]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003822:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003824:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003828:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800382c:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800382e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003832:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003836:	f000 80c6 	beq.w	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800383a:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800383e:	f000 80f8 	beq.w	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003842:	0459      	lsls	r1, r3, #17
 8003844:	d510      	bpl.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003846:	483c      	ldr	r0, [pc, #240]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003848:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800384a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800384e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003852:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003854:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003858:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800385c:	f000 80c5 	beq.w	80039ea <HAL_RCCEx_PeriphCLKConfig+0x3ae>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003860:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003864:	f000 80da 	beq.w	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003868:	041a      	lsls	r2, r3, #16
 800386a:	d508      	bpl.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x242>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800386c:	4932      	ldr	r1, [pc, #200]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800386e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003870:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003874:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8003878:	4302      	orrs	r2, r0
 800387a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800387e:	03db      	lsls	r3, r3, #15
 8003880:	d509      	bpl.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003882:	4a2d      	ldr	r2, [pc, #180]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003884:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003888:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800388c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003890:	430b      	orrs	r3, r1
 8003892:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8003896:	4628      	mov	r0, r5
 8003898:	b003      	add	sp, #12
 800389a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 800389e:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80038a2:	f43f aeeb 	beq.w	800367c <HAL_RCCEx_PeriphCLKConfig+0x40>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038a6:	04d8      	lsls	r0, r3, #19
    switch(PeriphClkInit->Sai1ClockSelection)
 80038a8:	f04f 0501 	mov.w	r5, #1
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038ac:	f53f aef2 	bmi.w	8003694 <HAL_RCCEx_PeriphCLKConfig+0x58>
 80038b0:	46a8      	mov	r8, r5
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038b2:	0399      	lsls	r1, r3, #14
 80038b4:	f57f af13 	bpl.w	80036de <HAL_RCCEx_PeriphCLKConfig+0xa2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038b8:	4b1f      	ldr	r3, [pc, #124]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80038ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80038bc:	00d2      	lsls	r2, r2, #3
 80038be:	d566      	bpl.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x352>
    FlagStatus       pwrclkchanged = RESET;
 80038c0:	f04f 0900 	mov.w	r9, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038c4:	4e1d      	ldr	r6, [pc, #116]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80038c6:	6833      	ldr	r3, [r6, #0]
 80038c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038cc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80038ce:	f7fe fad7 	bl	8001e80 <HAL_GetTick>
 80038d2:	4607      	mov	r7, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038d4:	e004      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d6:	f7fe fad3 	bl	8001e80 <HAL_GetTick>
 80038da:	1bc3      	subs	r3, r0, r7
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d862      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038e0:	6833      	ldr	r3, [r6, #0]
 80038e2:	05db      	lsls	r3, r3, #23
 80038e4:	d5f7      	bpl.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    if(ret == HAL_OK)
 80038e6:	f1b8 0f00 	cmp.w	r8, #0
 80038ea:	f040 80c0 	bne.w	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x432>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038ee:	4e12      	ldr	r6, [pc, #72]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80038f0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038f4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80038f8:	d02b      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x316>
 80038fa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80038fe:	429a      	cmp	r2, r3
 8003900:	d029      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003902:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8003906:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800390a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800390e:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003912:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8003916:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800391a:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800391e:	07c8      	lsls	r0, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003920:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        RCC->BDCR = tmpregister;
 8003924:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003928:	f140 80a3 	bpl.w	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x436>
        tickstart = HAL_GetTick();
 800392c:	f7fe faa8 	bl	8001e80 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003930:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003934:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003936:	e008      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8003938:	40021000 	.word	0x40021000
 800393c:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003940:	f7fe fa9e 	bl	8001e80 <HAL_GetTick>
 8003944:	1bc0      	subs	r0, r0, r7
 8003946:	4540      	cmp	r0, r8
 8003948:	d82d      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800394e:	0799      	lsls	r1, r3, #30
 8003950:	d5f6      	bpl.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x304>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003952:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003956:	4948      	ldr	r1, [pc, #288]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8003958:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800395c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
    if(pwrclkchanged == SET)
 8003966:	f1b9 0f00 	cmp.w	r9, #0
 800396a:	d004      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      __HAL_RCC_PWR_CLK_DISABLE();
 800396c:	4a42      	ldr	r2, [pc, #264]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 800396e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003970:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003974:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003976:	6823      	ldr	r3, [r4, #0]
 8003978:	e6b1      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0xa2>
    switch(PeriphClkInit->Sai2ClockSelection)
 800397a:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800397e:	d131      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003980:	46a8      	mov	r8, r5
    if(ret == HAL_OK)
 8003982:	f1b8 0f00 	cmp.w	r8, #0
 8003986:	f43f ae9e 	beq.w	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800398a:	4645      	mov	r5, r8
 800398c:	e791      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x276>
      __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003990:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003994:	659a      	str	r2, [r3, #88]	; 0x58
 8003996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80039a0:	f04f 0901 	mov.w	r9, #1
 80039a4:	e78e      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x288>
        ret = HAL_TIMEOUT;
 80039a6:	2503      	movs	r5, #3
 80039a8:	e7dd      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x32a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039aa:	1d20      	adds	r0, r4, #4
 80039ac:	f7ff fd32 	bl	8003414 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039b0:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039b2:	4680      	mov	r8, r0
      break;
 80039b4:	e683      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x82>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039b6:	3004      	adds	r0, #4
 80039b8:	f7ff fd2c 	bl	8003414 <RCCEx_PLLSAI1_Config>
 80039bc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80039be:	2d00      	cmp	r5, #0
 80039c0:	f43f ae5a 	beq.w	8003678 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80039c4:	e028      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c6:	68ca      	ldr	r2, [r1, #12]
 80039c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80039cc:	60ca      	str	r2, [r1, #12]
 80039ce:	e738      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d0:	68ca      	ldr	r2, [r1, #12]
 80039d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80039d6:	60ca      	str	r2, [r1, #12]
 80039d8:	e70d      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039da:	68ca      	ldr	r2, [r1, #12]
 80039dc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80039e0:	60ca      	str	r2, [r1, #12]
 80039e2:	e71b      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai2ClockSelection)
 80039e4:	2501      	movs	r5, #1
 80039e6:	46a8      	mov	r8, r5
 80039e8:	e763      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x276>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039ea:	2102      	movs	r1, #2
 80039ec:	1d20      	adds	r0, r4, #4
 80039ee:	f7ff fd11 	bl	8003414 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039f2:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80039f4:	2800      	cmp	r0, #0
 80039f6:	f43f af37 	beq.w	8003868 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039fa:	4605      	mov	r5, r0
 80039fc:	e734      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039fe:	481e      	ldr	r0, [pc, #120]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8003a00:	68c2      	ldr	r2, [r0, #12]
 8003a02:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a06:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 8003a08:	e638      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x40>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a0a:	491b      	ldr	r1, [pc, #108]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8003a0c:	68ca      	ldr	r2, [r1, #12]
 8003a0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a12:	60ca      	str	r2, [r1, #12]
      break;
 8003a14:	46a8      	mov	r8, r5
 8003a16:	e652      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x82>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	e638      	b.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x52>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a1c:	2102      	movs	r1, #2
 8003a1e:	f104 0020 	add.w	r0, r4, #32
 8003a22:	f7ff fd89 	bl	8003538 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a26:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003a28:	2800      	cmp	r0, #0
 8003a2a:	f43f af1d 	beq.w	8003868 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a2e:	4605      	mov	r5, r0
 8003a30:	e71a      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a32:	2101      	movs	r1, #1
 8003a34:	1d20      	adds	r0, r4, #4
 8003a36:	f7ff fced 	bl	8003414 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a3a:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	f43f af00 	beq.w	8003842 <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a42:	4605      	mov	r5, r0
 8003a44:	e6fd      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a46:	2101      	movs	r1, #1
 8003a48:	1d20      	adds	r0, r4, #4
 8003a4a:	f7ff fce3 	bl	8003414 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a4e:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8003a50:	2800      	cmp	r0, #0
 8003a52:	f43f aed0 	beq.w	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a56:	4605      	mov	r5, r0
 8003a58:	e6cd      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	1d20      	adds	r0, r4, #4
 8003a5e:	f7ff fcd9 	bl	8003414 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a62:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003a64:	2800      	cmp	r0, #0
 8003a66:	f43f aed9 	beq.w	800381c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a6a:	4605      	mov	r5, r0
 8003a6c:	e6d6      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8003a6e:	4645      	mov	r5, r8
 8003a70:	e779      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8003a72:	4613      	mov	r3, r2
 8003a74:	e76f      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8003a76:	bf00      	nop
 8003a78:	40021000 	.word	0x40021000

08003a7c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	f000 8085 	beq.w	8003b8c <HAL_TIM_Base_Init+0x110>
{
 8003a82:	b510      	push	{r4, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a84:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a88:	4604      	mov	r4, r0
 8003a8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d071      	beq.n	8003b76 <HAL_TIM_Base_Init+0xfa>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a92:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a94:	493e      	ldr	r1, [pc, #248]	; (8003b90 <HAL_TIM_Base_Init+0x114>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003a96:	2302      	movs	r3, #2
 8003a98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a9c:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003a9e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003aa0:	d055      	beq.n	8003b4e <HAL_TIM_Base_Init+0xd2>
 8003aa2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003aa6:	d025      	beq.n	8003af4 <HAL_TIM_Base_Init+0x78>
 8003aa8:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003aac:	428a      	cmp	r2, r1
 8003aae:	d021      	beq.n	8003af4 <HAL_TIM_Base_Init+0x78>
 8003ab0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003ab4:	428a      	cmp	r2, r1
 8003ab6:	d01d      	beq.n	8003af4 <HAL_TIM_Base_Init+0x78>
 8003ab8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003abc:	428a      	cmp	r2, r1
 8003abe:	d019      	beq.n	8003af4 <HAL_TIM_Base_Init+0x78>
 8003ac0:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8003ac4:	428a      	cmp	r2, r1
 8003ac6:	d042      	beq.n	8003b4e <HAL_TIM_Base_Init+0xd2>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ac8:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8003acc:	428a      	cmp	r2, r1
 8003ace:	d057      	beq.n	8003b80 <HAL_TIM_Base_Init+0x104>
 8003ad0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003ad4:	428a      	cmp	r2, r1
 8003ad6:	d053      	beq.n	8003b80 <HAL_TIM_Base_Init+0x104>
 8003ad8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003adc:	428a      	cmp	r2, r1
 8003ade:	d04f      	beq.n	8003b80 <HAL_TIM_Base_Init+0x104>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ae0:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ae2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ae8:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8003aea:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003aec:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aee:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003af0:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003af2:	e010      	b.n	8003b16 <HAL_TIM_Base_Init+0x9a>
    tmpcr1 |= Structure->CounterMode;
 8003af4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003af6:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003af8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003afc:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b02:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b04:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b0a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b0c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003b0e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003b10:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b12:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b14:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b16:	2301      	movs	r3, #1
 8003b18:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b1a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b1e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003b22:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003b26:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003b2a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003b2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b36:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003b3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b3e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003b42:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003b46:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003b4a:	2000      	movs	r0, #0
}
 8003b4c:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8003b4e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b50:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003b56:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b5c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b5e:	69a1      	ldr	r1, [r4, #24]
 8003b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b64:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003b66:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b68:	68e3      	ldr	r3, [r4, #12]
 8003b6a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b6c:	6863      	ldr	r3, [r4, #4]
 8003b6e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003b70:	6963      	ldr	r3, [r4, #20]
 8003b72:	6313      	str	r3, [r2, #48]	; 0x30
 8003b74:	e7cf      	b.n	8003b16 <HAL_TIM_Base_Init+0x9a>
    htim->Lock = HAL_UNLOCKED;
 8003b76:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003b7a:	f7fd fb87 	bl	800128c <HAL_TIM_Base_MspInit>
 8003b7e:	e788      	b.n	8003a92 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b80:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b82:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b88:	4303      	orrs	r3, r0
 8003b8a:	e7e9      	b.n	8003b60 <HAL_TIM_Base_Init+0xe4>
    return HAL_ERROR;
 8003b8c:	2001      	movs	r0, #1
}
 8003b8e:	4770      	bx	lr
 8003b90:	40012c00 	.word	0x40012c00

08003b94 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003b94:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d126      	bne.n	8003bea <HAL_TIM_Base_Start_IT+0x56>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b9e:	4919      	ldr	r1, [pc, #100]	; (8003c04 <HAL_TIM_Base_Start_IT+0x70>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ba6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003baa:	f042 0201 	orr.w	r2, r2, #1
 8003bae:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb0:	d01d      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bb6:	d01a      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bb8:	4a13      	ldr	r2, [pc, #76]	; (8003c08 <HAL_TIM_Base_Start_IT+0x74>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d017      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00f      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bce:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00b      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
 8003bd6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d007      	beq.n	8003bee <HAL_TIM_Base_Start_IT+0x5a>
    __HAL_TIM_ENABLE(htim);
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8003be4:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	4770      	bx	lr
    return HAL_ERROR;
 8003bea:	2001      	movs	r0, #1
 8003bec:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bee:	6899      	ldr	r1, [r3, #8]
 8003bf0:	4a06      	ldr	r2, [pc, #24]	; (8003c0c <HAL_TIM_Base_Start_IT+0x78>)
 8003bf2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf4:	2a06      	cmp	r2, #6
 8003bf6:	d002      	beq.n	8003bfe <HAL_TIM_Base_Start_IT+0x6a>
 8003bf8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003bfc:	d1ef      	bne.n	8003bde <HAL_TIM_Base_Start_IT+0x4a>
  return HAL_OK;
 8003bfe:	2000      	movs	r0, #0
}
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	40012c00 	.word	0x40012c00
 8003c08:	40000400 	.word	0x40000400
 8003c0c:	00010007 	.word	0x00010007

08003c10 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003c10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d073      	beq.n	8003d00 <HAL_TIM_ConfigClockSource+0xf0>
 8003c18:	4602      	mov	r2, r0
{
 8003c1a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8003c1c:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003c1e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003c20:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003c24:	2001      	movs	r0, #1
 8003c26:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003c2a:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c2c:	4b4f      	ldr	r3, [pc, #316]	; (8003d6c <HAL_TIM_ConfigClockSource+0x15c>)
 8003c2e:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003c30:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003c32:	680b      	ldr	r3, [r1, #0]
 8003c34:	2b60      	cmp	r3, #96	; 0x60
 8003c36:	d065      	beq.n	8003d04 <HAL_TIM_ConfigClockSource+0xf4>
 8003c38:	d824      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x74>
 8003c3a:	2b40      	cmp	r3, #64	; 0x40
 8003c3c:	d07c      	beq.n	8003d38 <HAL_TIM_ConfigClockSource+0x128>
 8003c3e:	d94b      	bls.n	8003cd8 <HAL_TIM_ConfigClockSource+0xc8>
 8003c40:	2b50      	cmp	r3, #80	; 0x50
 8003c42:	d117      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8003c44:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003c46:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c48:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c4a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003c4e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c50:	6a23      	ldr	r3, [r4, #32]
 8003c52:	f023 0301 	bic.w	r3, r3, #1
 8003c56:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c58:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c5e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c62:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003c64:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c66:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c6c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 8003c70:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c72:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003c74:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003c76:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003c78:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003c7c:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8003c80:	bc30      	pop	{r4, r5}
 8003c82:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c88:	d038      	beq.n	8003cfc <HAL_TIM_ConfigClockSource+0xec>
 8003c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c8e:	d110      	bne.n	8003cb2 <HAL_TIM_ConfigClockSource+0xa2>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c90:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003c94:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c96:	432b      	orrs	r3, r5
 8003c98:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c9a:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c9e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003ca2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ca4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ca6:	68a3      	ldr	r3, [r4, #8]
 8003ca8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8003cac:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cae:	60a3      	str	r3, [r4, #8]
      break;
 8003cb0:	e7e0      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8003cb2:	2b70      	cmp	r3, #112	; 0x70
 8003cb4:	d1de      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cb6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003cba:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cbc:	432b      	orrs	r3, r5
 8003cbe:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cc0:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cc4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003cc8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003cca:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003ccc:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 8003cd2:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8003cd4:	60a3      	str	r3, [r4, #8]
      break;
 8003cd6:	e7cd      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	d002      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0xd2>
 8003cdc:	d90a      	bls.n	8003cf4 <HAL_TIM_ConfigClockSource+0xe4>
 8003cde:	2b30      	cmp	r3, #48	; 0x30
 8003ce0:	d1c8      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8003ce2:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ce4:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8003cf0:	60a3      	str	r3, [r4, #8]
}
 8003cf2:	e7bf      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8003cf4:	f033 0110 	bics.w	r1, r3, #16
 8003cf8:	d1bc      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
 8003cfa:	e7f2      	b.n	8003ce2 <HAL_TIM_ConfigClockSource+0xd2>
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	e7b9      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8003d00:	2002      	movs	r0, #2
}
 8003d02:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8003d04:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 8003d06:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003d08:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d0a:	6a21      	ldr	r1, [r4, #32]
 8003d0c:	f021 0110 	bic.w	r1, r1, #16
 8003d10:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d12:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d18:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d1c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d20:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003d24:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8003d26:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003d28:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d2e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8003d32:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8003d34:	60a3      	str	r3, [r4, #8]
}
 8003d36:	e79d      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8003d38:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003d3a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003d3c:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d3e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003d42:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d44:	6a23      	ldr	r3, [r4, #32]
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d4c:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d52:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003d56:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003d58:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003d5a:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d60:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8003d64:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8003d66:	60a3      	str	r3, [r4, #8]
}
 8003d68:	e784      	b.n	8003c74 <HAL_TIM_ConfigClockSource+0x64>
 8003d6a:	bf00      	nop
 8003d6c:	fffe0088 	.word	0xfffe0088

08003d70 <HAL_TIM_OC_DelayElapsedCallback>:
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop

08003d74 <HAL_TIM_IC_CaptureCallback>:
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop

08003d78 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop

08003d7c <HAL_TIM_TriggerCallback>:
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8003d80:	6803      	ldr	r3, [r0, #0]
{
 8003d82:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003d84:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d86:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d88:	07a1      	lsls	r1, r4, #30
{
 8003d8a:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d8c:	d501      	bpl.n	8003d92 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d8e:	07b2      	lsls	r2, r6, #30
 8003d90:	d454      	bmi.n	8003e3c <HAL_TIM_IRQHandler+0xbc>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d92:	0762      	lsls	r2, r4, #29
 8003d94:	d501      	bpl.n	8003d9a <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d96:	0773      	lsls	r3, r6, #29
 8003d98:	d43d      	bmi.n	8003e16 <HAL_TIM_IRQHandler+0x96>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d9a:	0720      	lsls	r0, r4, #28
 8003d9c:	d501      	bpl.n	8003da2 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d9e:	0731      	lsls	r1, r6, #28
 8003da0:	d427      	bmi.n	8003df2 <HAL_TIM_IRQHandler+0x72>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003da2:	06e3      	lsls	r3, r4, #27
 8003da4:	d501      	bpl.n	8003daa <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003da6:	06f0      	lsls	r0, r6, #27
 8003da8:	d410      	bmi.n	8003dcc <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003daa:	07e1      	lsls	r1, r4, #31
 8003dac:	d501      	bpl.n	8003db2 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003dae:	07f2      	lsls	r2, r6, #31
 8003db0:	d462      	bmi.n	8003e78 <HAL_TIM_IRQHandler+0xf8>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003db2:	0623      	lsls	r3, r4, #24
 8003db4:	d552      	bpl.n	8003e5c <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003db6:	0630      	lsls	r0, r6, #24
 8003db8:	d466      	bmi.n	8003e88 <HAL_TIM_IRQHandler+0x108>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003dba:	0660      	lsls	r0, r4, #25
 8003dbc:	d501      	bpl.n	8003dc2 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dbe:	0671      	lsls	r1, r6, #25
 8003dc0:	d473      	bmi.n	8003eaa <HAL_TIM_IRQHandler+0x12a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dc2:	06a2      	lsls	r2, r4, #26
 8003dc4:	d501      	bpl.n	8003dca <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dc6:	06b3      	lsls	r3, r6, #26
 8003dc8:	d44d      	bmi.n	8003e66 <HAL_TIM_IRQHandler+0xe6>
}
 8003dca:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003dcc:	682b      	ldr	r3, [r5, #0]
 8003dce:	f06f 0210 	mvn.w	r2, #16
 8003dd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dd4:	2208      	movs	r2, #8
 8003dd6:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003dde:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003de0:	d174      	bne.n	8003ecc <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003de2:	f7ff ffc5 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de6:	4628      	mov	r0, r5
 8003de8:	f7ff ffc6 	bl	8003d78 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dec:	2300      	movs	r3, #0
 8003dee:	772b      	strb	r3, [r5, #28]
 8003df0:	e7db      	b.n	8003daa <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003df2:	682b      	ldr	r3, [r5, #0]
 8003df4:	f06f 0208 	mvn.w	r2, #8
 8003df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dfa:	2204      	movs	r2, #4
 8003dfc:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	079a      	lsls	r2, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003e02:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e04:	d15f      	bne.n	8003ec6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e06:	f7ff ffb3 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	f7ff ffb4 	bl	8003d78 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e10:	2300      	movs	r3, #0
 8003e12:	772b      	strb	r3, [r5, #28]
 8003e14:	e7c5      	b.n	8003da2 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e16:	682b      	ldr	r3, [r5, #0]
 8003e18:	f06f 0204 	mvn.w	r2, #4
 8003e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e1e:	2202      	movs	r2, #2
 8003e20:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003e28:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e2a:	d149      	bne.n	8003ec0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e2c:	f7ff ffa0 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e30:	4628      	mov	r0, r5
 8003e32:	f7ff ffa1 	bl	8003d78 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e36:	2300      	movs	r3, #0
 8003e38:	772b      	strb	r3, [r5, #28]
 8003e3a:	e7ae      	b.n	8003d9a <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e3c:	f06f 0202 	mvn.w	r2, #2
 8003e40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e42:	2201      	movs	r2, #1
 8003e44:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	0799      	lsls	r1, r3, #30
 8003e4a:	d136      	bne.n	8003eba <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4c:	f7ff ff90 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e50:	4628      	mov	r0, r5
 8003e52:	f7ff ff91 	bl	8003d78 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e56:	2300      	movs	r3, #0
 8003e58:	772b      	strb	r3, [r5, #28]
 8003e5a:	e79a      	b.n	8003d92 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e5c:	05e2      	lsls	r2, r4, #23
 8003e5e:	d5ac      	bpl.n	8003dba <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e60:	0633      	lsls	r3, r6, #24
 8003e62:	d41a      	bmi.n	8003e9a <HAL_TIM_IRQHandler+0x11a>
 8003e64:	e7a9      	b.n	8003dba <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e66:	682b      	ldr	r3, [r5, #0]
 8003e68:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8003e6c:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e6e:	611a      	str	r2, [r3, #16]
}
 8003e70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003e74:	f000 b878 	b.w	8003f68 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e78:	682b      	ldr	r3, [r5, #0]
 8003e7a:	f06f 0201 	mvn.w	r2, #1
 8003e7e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e80:	4628      	mov	r0, r5
 8003e82:	f7fc fe51 	bl	8000b28 <HAL_TIM_PeriodElapsedCallback>
 8003e86:	e794      	b.n	8003db2 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e88:	682b      	ldr	r3, [r5, #0]
 8003e8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e8e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003e90:	4628      	mov	r0, r5
 8003e92:	f000 f86b 	bl	8003f6c <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e96:	05e1      	lsls	r1, r4, #23
 8003e98:	d58f      	bpl.n	8003dba <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e9a:	682b      	ldr	r3, [r5, #0]
 8003e9c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003ea0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f000 f864 	bl	8003f70 <HAL_TIMEx_Break2Callback>
 8003ea8:	e787      	b.n	8003dba <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003eaa:	682b      	ldr	r3, [r5, #0]
 8003eac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003eb0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f7ff ff62 	bl	8003d7c <HAL_TIM_TriggerCallback>
 8003eb8:	e783      	b.n	8003dc2 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_IC_CaptureCallback(htim);
 8003eba:	f7ff ff5b 	bl	8003d74 <HAL_TIM_IC_CaptureCallback>
 8003ebe:	e7ca      	b.n	8003e56 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec0:	f7ff ff58 	bl	8003d74 <HAL_TIM_IC_CaptureCallback>
 8003ec4:	e7b7      	b.n	8003e36 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec6:	f7ff ff55 	bl	8003d74 <HAL_TIM_IC_CaptureCallback>
 8003eca:	e7a1      	b.n	8003e10 <HAL_TIM_IRQHandler+0x90>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ecc:	f7ff ff52 	bl	8003d74 <HAL_TIM_IC_CaptureCallback>
 8003ed0:	e78c      	b.n	8003dec <HAL_TIM_IRQHandler+0x6c>
 8003ed2:	bf00      	nop

08003ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ed4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d03e      	beq.n	8003f5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 8003edc:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ede:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ee0:	4d1f      	ldr	r5, [pc, #124]	; (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ee8:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8003eea:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003eec:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003eee:	d02a      	beq.n	8003f46 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003ef0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003ef4:	42aa      	cmp	r2, r5
 8003ef6:	d026      	beq.n	8003f46 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ef8:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003efe:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f00:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8003f04:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f06:	d010      	beq.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003f08:	4b16      	ldr	r3, [pc, #88]	; (8003f64 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d00d      	beq.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003f0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d009      	beq.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003f16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d005      	beq.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003f1e:	42aa      	cmp	r2, r5
 8003f20:	d003      	beq.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003f22:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d104      	bne.n	8003f34 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f2a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f2c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f30:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f32:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8003f34:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003f36:	2201      	movs	r2, #1
 8003f38:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003f3c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8003f40:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8003f42:	4618      	mov	r0, r3
}
 8003f44:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f46:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f48:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f4c:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f4e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f54:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8003f56:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f58:	e7e7      	b.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0x56>
  __HAL_LOCK(htim);
 8003f5a:	2002      	movs	r0, #2
}
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40012c00 	.word	0x40012c00
 8003f64:	40000400 	.word	0x40000400

08003f68 <HAL_TIMEx_CommutCallback>:
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop

08003f6c <HAL_TIMEx_BreakCallback>:
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop

08003f70 <HAL_TIMEx_Break2Callback>:
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop

08003f74 <HAL_UART_TxCpltCallback>:
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop

08003f78 <HAL_UART_ErrorCallback>:
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop

08003f7c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f7e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8003f80:	2300      	movs	r3, #0
 8003f82:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003f86:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f8a:	f7ff fff5 	bl	8003f78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f8e:	bd08      	pop	{r3, pc}

08003f90 <HAL_UARTEx_RxEventCallback>:
}
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f94:	6803      	ldr	r3, [r0, #0]
 8003f96:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f98:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f9a:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8003f9e:	ea12 0f0c 	tst.w	r2, ip
{
 8003fa2:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fa4:	689d      	ldr	r5, [r3, #8]
{
 8003fa6:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8003fa8:	d150      	bne.n	800404c <HAL_UART_IRQHandler+0xb8>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003faa:	0696      	lsls	r6, r2, #26
 8003fac:	d502      	bpl.n	8003fb4 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003fae:	068e      	lsls	r6, r1, #26
 8003fb0:	f100 80e7 	bmi.w	8004182 <HAL_UART_IRQHandler+0x1ee>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fb4:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003fb6:	2801      	cmp	r0, #1
 8003fb8:	d024      	beq.n	8004004 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003fba:	02d6      	lsls	r6, r2, #11
 8003fbc:	d502      	bpl.n	8003fc4 <HAL_UART_IRQHandler+0x30>
 8003fbe:	0268      	lsls	r0, r5, #9
 8003fc0:	f100 80e4 	bmi.w	800418c <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003fc4:	0616      	lsls	r6, r2, #24
 8003fc6:	d414      	bmi.n	8003ff2 <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003fc8:	0650      	lsls	r0, r2, #25
 8003fca:	d501      	bpl.n	8003fd0 <HAL_UART_IRQHandler+0x3c>
 8003fcc:	064a      	lsls	r2, r1, #25
 8003fce:	d400      	bmi.n	8003fd2 <HAL_UART_IRQHandler+0x3e>
}
 8003fd0:	bd70      	pop	{r4, r5, r6, pc}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fda:	e843 2100 	strex	r1, r2, [r3]
 8003fde:	2900      	cmp	r1, #0
 8003fe0:	d1f7      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x3e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fe2:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003fe4:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8003fe6:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->TxISR = NULL;
 8003fe8:	66e3      	str	r3, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7ff ffc2 	bl	8003f74 <HAL_UART_TxCpltCallback>
}
 8003ff0:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003ff2:	060d      	lsls	r5, r1, #24
 8003ff4:	d5e8      	bpl.n	8003fc8 <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 8003ff6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0e9      	beq.n	8003fd0 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8003ffc:	4620      	mov	r0, r4
}
 8003ffe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8004002:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004004:	06d6      	lsls	r6, r2, #27
 8004006:	d5d8      	bpl.n	8003fba <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004008:	06c8      	lsls	r0, r1, #27
 800400a:	d5d6      	bpl.n	8003fba <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800400c:	2210      	movs	r2, #16
 800400e:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	0651      	lsls	r1, r2, #25
 8004014:	f140 80d7 	bpl.w	80041c6 <HAL_UART_IRQHandler+0x232>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004018:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800401a:	6801      	ldr	r1, [r0, #0]
 800401c:	684a      	ldr	r2, [r1, #4]
 800401e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8004020:	2a00      	cmp	r2, #0
 8004022:	d0d5      	beq.n	8003fd0 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004024:	f8b4 5058 	ldrh.w	r5, [r4, #88]	; 0x58
 8004028:	4295      	cmp	r5, r2
 800402a:	d9d1      	bls.n	8003fd0 <HAL_UART_IRQHandler+0x3c>
        huart->RxXferCount = nb_remaining_rx_data;
 800402c:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004030:	680a      	ldr	r2, [r1, #0]
 8004032:	0692      	lsls	r2, r2, #26
 8004034:	f140 80fe 	bpl.w	8004234 <HAL_UART_IRQHandler+0x2a0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004038:	2302      	movs	r3, #2
 800403a:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800403c:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8004040:	1ae9      	subs	r1, r5, r3
 8004042:	4620      	mov	r0, r4
 8004044:	b289      	uxth	r1, r1
 8004046:	f7ff ffa3 	bl	8003f90 <HAL_UARTEx_RxEventCallback>
}
 800404a:	bd70      	pop	{r4, r5, r6, pc}
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800404c:	4895      	ldr	r0, [pc, #596]	; (80042a4 <HAL_UART_IRQHandler+0x310>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800404e:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004052:	4008      	ands	r0, r1
 8004054:	4330      	orrs	r0, r6
 8004056:	d0ad      	beq.n	8003fb4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004058:	07d5      	lsls	r5, r2, #31
 800405a:	d509      	bpl.n	8004070 <HAL_UART_IRQHandler+0xdc>
 800405c:	05c8      	lsls	r0, r1, #23
 800405e:	d507      	bpl.n	8004070 <HAL_UART_IRQHandler+0xdc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004060:	2001      	movs	r0, #1
 8004062:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004064:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8004068:	f040 0001 	orr.w	r0, r0, #1
 800406c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004070:	0795      	lsls	r5, r2, #30
 8004072:	f140 8081 	bpl.w	8004178 <HAL_UART_IRQHandler+0x1e4>
 8004076:	b18e      	cbz	r6, 800409c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004078:	2002      	movs	r0, #2
 800407a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800407c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8004080:	f040 0004 	orr.w	r0, r0, #4
 8004084:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004088:	0750      	lsls	r0, r2, #29
 800408a:	d507      	bpl.n	800409c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800408c:	2004      	movs	r0, #4
 800408e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004090:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8004094:	f040 0002 	orr.w	r0, r0, #2
 8004098:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 800409c:	0710      	lsls	r0, r2, #28
 800409e:	d50b      	bpl.n	80040b8 <HAL_UART_IRQHandler+0x124>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040a0:	f001 0020 	and.w	r0, r1, #32
 80040a4:	4330      	orrs	r0, r6
 80040a6:	d007      	beq.n	80040b8 <HAL_UART_IRQHandler+0x124>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040a8:	2008      	movs	r0, #8
 80040aa:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040ac:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80040b0:	f040 0008 	orr.w	r0, r0, #8
 80040b4:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040b8:	0516      	lsls	r6, r2, #20
 80040ba:	d50a      	bpl.n	80040d2 <HAL_UART_IRQHandler+0x13e>
 80040bc:	014d      	lsls	r5, r1, #5
 80040be:	d508      	bpl.n	80040d2 <HAL_UART_IRQHandler+0x13e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80040c4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040c6:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80040ca:	f040 0020 	orr.w	r0, r0, #32
 80040ce:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040d2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80040d6:	2800      	cmp	r0, #0
 80040d8:	f43f af7a 	beq.w	8003fd0 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80040dc:	0690      	lsls	r0, r2, #26
 80040de:	d506      	bpl.n	80040ee <HAL_UART_IRQHandler+0x15a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040e0:	0689      	lsls	r1, r1, #26
 80040e2:	d504      	bpl.n	80040ee <HAL_UART_IRQHandler+0x15a>
        if (huart->RxISR != NULL)
 80040e4:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80040e6:	b112      	cbz	r2, 80040ee <HAL_UART_IRQHandler+0x15a>
          huart->RxISR(huart);
 80040e8:	4620      	mov	r0, r4
 80040ea:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040ec:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80040ee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040f2:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80040f4:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040f8:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80040fc:	ea52 0501 	orrs.w	r5, r2, r1
 8004100:	f000 80c9 	beq.w	8004296 <HAL_UART_IRQHandler+0x302>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004104:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004108:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	e843 2100 	strex	r1, r2, [r3]
 8004110:	2900      	cmp	r1, #0
 8004112:	d1f7      	bne.n	8004104 <HAL_UART_IRQHandler+0x170>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004114:	f103 0208 	add.w	r2, r3, #8
 8004118:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800411c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004120:	f103 0008 	add.w	r0, r3, #8
 8004124:	e840 2100 	strex	r1, r2, [r0]
 8004128:	2900      	cmp	r1, #0
 800412a:	d1f3      	bne.n	8004114 <HAL_UART_IRQHandler+0x180>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800412c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800412e:	2a01      	cmp	r2, #1
 8004130:	d034      	beq.n	800419c <HAL_UART_IRQHandler+0x208>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004132:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004134:	2120      	movs	r1, #32
 8004136:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800413a:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800413c:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800413e:	66a2      	str	r2, [r4, #104]	; 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004140:	064a      	lsls	r2, r1, #25
 8004142:	d53c      	bpl.n	80041be <HAL_UART_IRQHandler+0x22a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004144:	f103 0208 	add.w	r2, r3, #8
 8004148:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800414c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004150:	f103 0008 	add.w	r0, r3, #8
 8004154:	e840 2100 	strex	r1, r2, [r0]
 8004158:	2900      	cmp	r1, #0
 800415a:	d1f3      	bne.n	8004144 <HAL_UART_IRQHandler+0x1b0>
          if (huart->hdmarx != NULL)
 800415c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800415e:	b370      	cbz	r0, 80041be <HAL_UART_IRQHandler+0x22a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004160:	4b51      	ldr	r3, [pc, #324]	; (80042a8 <HAL_UART_IRQHandler+0x314>)
 8004162:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004164:	f7fe f86c 	bl	8002240 <HAL_DMA_Abort_IT>
 8004168:	2800      	cmp	r0, #0
 800416a:	f43f af31 	beq.w	8003fd0 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800416e:	6f60      	ldr	r0, [r4, #116]	; 0x74
}
 8004170:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004174:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004176:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004178:	0755      	lsls	r5, r2, #29
 800417a:	d58f      	bpl.n	800409c <HAL_UART_IRQHandler+0x108>
 800417c:	2e00      	cmp	r6, #0
 800417e:	d185      	bne.n	800408c <HAL_UART_IRQHandler+0xf8>
 8004180:	e78c      	b.n	800409c <HAL_UART_IRQHandler+0x108>
      if (huart->RxISR != NULL)
 8004182:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8004184:	2b00      	cmp	r3, #0
 8004186:	f47f af3a 	bne.w	8003ffe <HAL_UART_IRQHandler+0x6a>
 800418a:	e721      	b.n	8003fd0 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800418c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8004190:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004192:	621a      	str	r2, [r3, #32]
}
 8004194:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8004198:	f000 bba0 	b.w	80048dc <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a4:	e843 2100 	strex	r1, r2, [r3]
 80041a8:	2900      	cmp	r1, #0
 80041aa:	d0c2      	beq.n	8004132 <HAL_UART_IRQHandler+0x19e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	e853 2f00 	ldrex	r2, [r3]
 80041b0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	e843 2100 	strex	r1, r2, [r3]
 80041b8:	2900      	cmp	r1, #0
 80041ba:	d1ef      	bne.n	800419c <HAL_UART_IRQHandler+0x208>
 80041bc:	e7b9      	b.n	8004132 <HAL_UART_IRQHandler+0x19e>
            HAL_UART_ErrorCallback(huart);
 80041be:	4620      	mov	r0, r4
 80041c0:	f7ff feda 	bl	8003f78 <HAL_UART_ErrorCallback>
}
 80041c4:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041c6:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 80041ca:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041ce:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 80041d2:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041d4:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80041d6:	2a00      	cmp	r2, #0
 80041d8:	f43f aefa 	beq.w	8003fd0 <HAL_UART_IRQHandler+0x3c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041dc:	1a41      	subs	r1, r0, r1
 80041de:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80041e0:	2900      	cmp	r1, #0
 80041e2:	f43f aef5 	beq.w	8003fd0 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ee:	e843 2000 	strex	r0, r2, [r3]
 80041f2:	2800      	cmp	r0, #0
 80041f4:	d1f7      	bne.n	80041e6 <HAL_UART_IRQHandler+0x252>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f6:	f103 0208 	add.w	r2, r3, #8
 80041fa:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fe:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	f103 0508 	add.w	r5, r3, #8
 8004206:	e845 2000 	strex	r0, r2, [r5]
 800420a:	2800      	cmp	r0, #0
 800420c:	d1f3      	bne.n	80041f6 <HAL_UART_IRQHandler+0x262>
        huart->RxState = HAL_UART_STATE_READY;
 800420e:	2220      	movs	r2, #32
 8004210:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 8004214:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004216:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004218:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800421c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	e843 2000 	strex	r0, r2, [r3]
 8004224:	2800      	cmp	r0, #0
 8004226:	d1f7      	bne.n	8004218 <HAL_UART_IRQHandler+0x284>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004228:	2302      	movs	r3, #2
 800422a:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800422c:	4620      	mov	r0, r4
 800422e:	f7ff feaf 	bl	8003f90 <HAL_UARTEx_RxEventCallback>
}
 8004232:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004234:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004238:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423c:	e843 2100 	strex	r1, r2, [r3]
 8004240:	2900      	cmp	r1, #0
 8004242:	d1f7      	bne.n	8004234 <HAL_UART_IRQHandler+0x2a0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004244:	f103 0208 	add.w	r2, r3, #8
 8004248:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800424c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004250:	f103 0508 	add.w	r5, r3, #8
 8004254:	e845 2100 	strex	r1, r2, [r5]
 8004258:	2900      	cmp	r1, #0
 800425a:	d1f3      	bne.n	8004244 <HAL_UART_IRQHandler+0x2b0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	f103 0208 	add.w	r2, r3, #8
 8004260:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004264:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004268:	f103 0508 	add.w	r5, r3, #8
 800426c:	e845 2100 	strex	r1, r2, [r5]
 8004270:	2900      	cmp	r1, #0
 8004272:	d1f3      	bne.n	800425c <HAL_UART_IRQHandler+0x2c8>
          huart->RxState = HAL_UART_STATE_READY;
 8004274:	2220      	movs	r2, #32
 8004276:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004280:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004284:	e843 2100 	strex	r1, r2, [r3]
 8004288:	2900      	cmp	r1, #0
 800428a:	d1f7      	bne.n	800427c <HAL_UART_IRQHandler+0x2e8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800428c:	f7fd ffb2 	bl	80021f4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004290:	f8b4 5058 	ldrh.w	r5, [r4, #88]	; 0x58
 8004294:	e6d0      	b.n	8004038 <HAL_UART_IRQHandler+0xa4>
        HAL_UART_ErrorCallback(huart);
 8004296:	4620      	mov	r0, r4
 8004298:	f7ff fe6e 	bl	8003f78 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800429c:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 80042a0:	bd70      	pop	{r4, r5, r6, pc}
 80042a2:	bf00      	nop
 80042a4:	04000120 	.word	0x04000120
 80042a8:	08003f7d 	.word	0x08003f7d

080042ac <UART_SetConfig>:
{
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80042b0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042b2:	6882      	ldr	r2, [r0, #8]
 80042b4:	6900      	ldr	r0, [r0, #16]
 80042b6:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042b8:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042ba:	4302      	orrs	r2, r0
 80042bc:	430a      	orrs	r2, r1
 80042be:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042c0:	499f      	ldr	r1, [pc, #636]	; (8004540 <UART_SetConfig+0x294>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042c2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042c4:	4029      	ands	r1, r5
 80042c6:	430a      	orrs	r2, r1
 80042c8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	68e1      	ldr	r1, [r4, #12]
 80042ce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80042d2:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042d4:	499b      	ldr	r1, [pc, #620]	; (8004544 <UART_SetConfig+0x298>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042d6:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042d8:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042da:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042dc:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042de:	d071      	beq.n	80043c4 <UART_SetConfig+0x118>
    tmpreg |= huart->Init.OneBitSampling;
 80042e0:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042e2:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80042e6:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042e8:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ea:	4997      	ldr	r1, [pc, #604]	; (8004548 <UART_SetConfig+0x29c>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042ec:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ee:	428b      	cmp	r3, r1
 80042f0:	d024      	beq.n	800433c <UART_SetConfig+0x90>
 80042f2:	4a96      	ldr	r2, [pc, #600]	; (800454c <UART_SetConfig+0x2a0>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d043      	beq.n	8004380 <UART_SetConfig+0xd4>
 80042f8:	4a95      	ldr	r2, [pc, #596]	; (8004550 <UART_SetConfig+0x2a4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	f000 80d7 	beq.w	80044ae <UART_SetConfig+0x202>
 8004300:	4a94      	ldr	r2, [pc, #592]	; (8004554 <UART_SetConfig+0x2a8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	f000 80a1 	beq.w	800444a <UART_SetConfig+0x19e>
 8004308:	4a93      	ldr	r2, [pc, #588]	; (8004558 <UART_SetConfig+0x2ac>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d111      	bne.n	8004332 <UART_SetConfig+0x86>
 800430e:	4b93      	ldr	r3, [pc, #588]	; (800455c <UART_SetConfig+0x2b0>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800431c:	f000 80ff 	beq.w	800451e <UART_SetConfig+0x272>
 8004320:	f200 80be 	bhi.w	80044a0 <UART_SetConfig+0x1f4>
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80dc 	beq.w	80044e2 <UART_SetConfig+0x236>
 800432a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800432e:	f000 8099 	beq.w	8004464 <UART_SetConfig+0x1b8>
        ret = HAL_ERROR;
 8004332:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004334:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8004336:	e9c4 221a 	strd	r2, r2, [r4, #104]	; 0x68
}
 800433a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800433c:	4b87      	ldr	r3, [pc, #540]	; (800455c <UART_SetConfig+0x2b0>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	3b01      	subs	r3, #1
 8004348:	2b02      	cmp	r3, #2
 800434a:	d978      	bls.n	800443e <UART_SetConfig+0x192>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800434c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004350:	f000 80f0 	beq.w	8004534 <UART_SetConfig+0x288>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004354:	f7ff f84c 	bl	80033f0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8004358:	2800      	cmp	r0, #0
 800435a:	d048      	beq.n	80043ee <UART_SetConfig+0x142>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800435c:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800435e:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004362:	eb00 0052 	add.w	r0, r0, r2, lsr #1
 8004366:	fbb0 f2f2 	udiv	r2, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800436a:	f1a2 0310 	sub.w	r3, r2, #16
 800436e:	428b      	cmp	r3, r1
 8004370:	d8df      	bhi.n	8004332 <UART_SetConfig+0x86>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8004376:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8004378:	e9c4 221a 	strd	r2, r2, [r4, #104]	; 0x68
 800437c:	2000      	movs	r0, #0
}
 800437e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004380:	4b76      	ldr	r3, [pc, #472]	; (800455c <UART_SetConfig+0x2b0>)
 8004382:	4a77      	ldr	r2, [pc, #476]	; (8004560 <UART_SetConfig+0x2b4>)
 8004384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004388:	f003 030c 	and.w	r3, r3, #12
 800438c:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800438e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004392:	d06d      	beq.n	8004470 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8004394:	2b08      	cmp	r3, #8
 8004396:	d8cc      	bhi.n	8004332 <UART_SetConfig+0x86>
 8004398:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <UART_SetConfig+0xf4>)
 800439a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439e:	bf00      	nop
 80043a0:	080044a9 	.word	0x080044a9
 80043a4:	08004355 	.word	0x08004355
 80043a8:	08004525 	.word	0x08004525
 80043ac:	08004333 	.word	0x08004333
 80043b0:	0800446b 	.word	0x0800446b
 80043b4:	08004333 	.word	0x08004333
 80043b8:	08004333 	.word	0x08004333
 80043bc:	08004333 	.word	0x08004333
 80043c0:	080044d3 	.word	0x080044d3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043c4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043c8:	4864      	ldr	r0, [pc, #400]	; (800455c <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043ca:	430a      	orrs	r2, r1
 80043cc:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043ce:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80043d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043da:	f000 8080 	beq.w	80044de <UART_SetConfig+0x232>
 80043de:	d80b      	bhi.n	80043f8 <UART_SetConfig+0x14c>
 80043e0:	b383      	cbz	r3, 8004444 <UART_SetConfig+0x198>
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e6:	d1a4      	bne.n	8004332 <UART_SetConfig+0x86>
        pclk = HAL_RCC_GetSysClockFreq();
 80043e8:	f7fe fbfa 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80043ec:	b948      	cbnz	r0, 8004402 <UART_SetConfig+0x156>
  huart->RxISR = NULL;
 80043ee:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 80043f0:	e9c4 221a 	strd	r2, r2, [r4, #104]	; 0x68
 80043f4:	2000      	movs	r0, #0
}
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043fc:	d199      	bne.n	8004332 <UART_SetConfig+0x86>
        pclk = (uint32_t) LSE_VALUE;
 80043fe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004402:	6862      	ldr	r2, [r4, #4]
 8004404:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8004408:	4283      	cmp	r3, r0
 800440a:	d892      	bhi.n	8004332 <UART_SetConfig+0x86>
 800440c:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8004410:	d88f      	bhi.n	8004332 <UART_SetConfig+0x86>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004412:	2500      	movs	r5, #0
 8004414:	0853      	lsrs	r3, r2, #1
 8004416:	f44f 7c80 	mov.w	ip, #256	; 0x100
 800441a:	4629      	mov	r1, r5
 800441c:	fbe0 310c 	umlal	r3, r1, r0, ip
 8004420:	4618      	mov	r0, r3
 8004422:	462b      	mov	r3, r5
 8004424:	f7fb fed0 	bl	80001c8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004428:	4a4e      	ldr	r2, [pc, #312]	; (8004564 <UART_SetConfig+0x2b8>)
 800442a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800442e:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004430:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004432:	f63f af7e 	bhi.w	8004332 <UART_SetConfig+0x86>
          huart->Instance->BRR = usartdiv;
 8004436:	6822      	ldr	r2, [r4, #0]
 8004438:	4628      	mov	r0, r5
 800443a:	60d3      	str	r3, [r2, #12]
 800443c:	e77a      	b.n	8004334 <UART_SetConfig+0x88>
 800443e:	4a4a      	ldr	r2, [pc, #296]	; (8004568 <UART_SetConfig+0x2bc>)
 8004440:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8004442:	e7a4      	b.n	800438e <UART_SetConfig+0xe2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004444:	f7fe ffc2 	bl	80033cc <HAL_RCC_GetPCLK1Freq>
        break;
 8004448:	e7d0      	b.n	80043ec <UART_SetConfig+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800444a:	4b44      	ldr	r3, [pc, #272]	; (800455c <UART_SetConfig+0x2b0>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004450:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004454:	2b80      	cmp	r3, #128	; 0x80
 8004456:	d062      	beq.n	800451e <UART_SetConfig+0x272>
 8004458:	d83e      	bhi.n	80044d8 <UART_SetConfig+0x22c>
 800445a:	2b00      	cmp	r3, #0
 800445c:	d041      	beq.n	80044e2 <UART_SetConfig+0x236>
 800445e:	2b40      	cmp	r3, #64	; 0x40
 8004460:	f47f af67 	bne.w	8004332 <UART_SetConfig+0x86>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004464:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004468:	d05e      	beq.n	8004528 <UART_SetConfig+0x27c>
        pclk = HAL_RCC_GetSysClockFreq();
 800446a:	f7fe fbb9 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
        break;
 800446e:	e773      	b.n	8004358 <UART_SetConfig+0xac>
    switch (clocksource)
 8004470:	2b08      	cmp	r3, #8
 8004472:	f63f af5e 	bhi.w	8004332 <UART_SetConfig+0x86>
 8004476:	a201      	add	r2, pc, #4	; (adr r2, 800447c <UART_SetConfig+0x1d0>)
 8004478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447c:	080044e9 	.word	0x080044e9
 8004480:	08004535 	.word	0x08004535
 8004484:	0800453b 	.word	0x0800453b
 8004488:	08004333 	.word	0x08004333
 800448c:	08004529 	.word	0x08004529
 8004490:	08004333 	.word	0x08004333
 8004494:	08004333 	.word	0x08004333
 8004498:	08004333 	.word	0x08004333
 800449c:	0800452f 	.word	0x0800452f
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044a4:	d012      	beq.n	80044cc <UART_SetConfig+0x220>
 80044a6:	e744      	b.n	8004332 <UART_SetConfig+0x86>
        pclk = HAL_RCC_GetPCLK1Freq();
 80044a8:	f7fe ff90 	bl	80033cc <HAL_RCC_GetPCLK1Freq>
        break;
 80044ac:	e754      	b.n	8004358 <UART_SetConfig+0xac>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044ae:	4b2b      	ldr	r3, [pc, #172]	; (800455c <UART_SetConfig+0x2b0>)
 80044b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044b8:	2b20      	cmp	r3, #32
 80044ba:	d030      	beq.n	800451e <UART_SetConfig+0x272>
 80044bc:	d803      	bhi.n	80044c6 <UART_SetConfig+0x21a>
 80044be:	b183      	cbz	r3, 80044e2 <UART_SetConfig+0x236>
 80044c0:	2b10      	cmp	r3, #16
 80044c2:	d0cf      	beq.n	8004464 <UART_SetConfig+0x1b8>
 80044c4:	e735      	b.n	8004332 <UART_SetConfig+0x86>
 80044c6:	2b30      	cmp	r3, #48	; 0x30
 80044c8:	f47f af33 	bne.w	8004332 <UART_SetConfig+0x86>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044cc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80044d0:	d02d      	beq.n	800452e <UART_SetConfig+0x282>
    switch (clocksource)
 80044d2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80044d6:	e741      	b.n	800435c <UART_SetConfig+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044d8:	2bc0      	cmp	r3, #192	; 0xc0
 80044da:	d0f7      	beq.n	80044cc <UART_SetConfig+0x220>
 80044dc:	e729      	b.n	8004332 <UART_SetConfig+0x86>
 80044de:	4823      	ldr	r0, [pc, #140]	; (800456c <UART_SetConfig+0x2c0>)
 80044e0:	e78f      	b.n	8004402 <UART_SetConfig+0x156>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044e2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80044e6:	d1df      	bne.n	80044a8 <UART_SetConfig+0x1fc>
        pclk = HAL_RCC_GetPCLK1Freq();
 80044e8:	f7fe ff70 	bl	80033cc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80044ec:	2800      	cmp	r0, #0
 80044ee:	f43f af7e 	beq.w	80043ee <UART_SetConfig+0x142>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044f2:	0043      	lsls	r3, r0, #1
 80044f4:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044f6:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044fa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80044fe:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004502:	f1a3 0210 	sub.w	r2, r3, #16
 8004506:	428a      	cmp	r2, r1
 8004508:	f63f af13 	bhi.w	8004332 <UART_SetConfig+0x86>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800450c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8004510:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004512:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004514:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004518:	4313      	orrs	r3, r2
 800451a:	60cb      	str	r3, [r1, #12]
 800451c:	e767      	b.n	80043ee <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800451e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004522:	d00a      	beq.n	800453a <UART_SetConfig+0x28e>
        pclk = (uint32_t) HSI_VALUE;
 8004524:	4811      	ldr	r0, [pc, #68]	; (800456c <UART_SetConfig+0x2c0>)
 8004526:	e719      	b.n	800435c <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetSysClockFreq();
 8004528:	f7fe fb5a 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
        break;
 800452c:	e7de      	b.n	80044ec <UART_SetConfig+0x240>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800452e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004532:	e7df      	b.n	80044f4 <UART_SetConfig+0x248>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004534:	f7fe ff5c 	bl	80033f0 <HAL_RCC_GetPCLK2Freq>
        break;
 8004538:	e7d8      	b.n	80044ec <UART_SetConfig+0x240>
    switch (clocksource)
 800453a:	4b0d      	ldr	r3, [pc, #52]	; (8004570 <UART_SetConfig+0x2c4>)
 800453c:	e7da      	b.n	80044f4 <UART_SetConfig+0x248>
 800453e:	bf00      	nop
 8004540:	efff69f3 	.word	0xefff69f3
 8004544:	40008000 	.word	0x40008000
 8004548:	40013800 	.word	0x40013800
 800454c:	40004400 	.word	0x40004400
 8004550:	40004800 	.word	0x40004800
 8004554:	40004c00 	.word	0x40004c00
 8004558:	40005000 	.word	0x40005000
 800455c:	40021000 	.word	0x40021000
 8004560:	080398b0 	.word	0x080398b0
 8004564:	000ffcff 	.word	0x000ffcff
 8004568:	080398ac 	.word	0x080398ac
 800456c:	00f42400 	.word	0x00f42400
 8004570:	01e84800 	.word	0x01e84800

08004574 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004574:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004576:	071a      	lsls	r2, r3, #28
{
 8004578:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800457a:	d506      	bpl.n	800458a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800457c:	6801      	ldr	r1, [r0, #0]
 800457e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004580:	684a      	ldr	r2, [r1, #4]
 8004582:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004586:	4322      	orrs	r2, r4
 8004588:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800458a:	07dc      	lsls	r4, r3, #31
 800458c:	d506      	bpl.n	800459c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800458e:	6801      	ldr	r1, [r0, #0]
 8004590:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004592:	684a      	ldr	r2, [r1, #4]
 8004594:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004598:	4322      	orrs	r2, r4
 800459a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800459c:	0799      	lsls	r1, r3, #30
 800459e:	d506      	bpl.n	80045ae <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045a0:	6801      	ldr	r1, [r0, #0]
 80045a2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80045a4:	684a      	ldr	r2, [r1, #4]
 80045a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045aa:	4322      	orrs	r2, r4
 80045ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045ae:	075a      	lsls	r2, r3, #29
 80045b0:	d506      	bpl.n	80045c0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045b2:	6801      	ldr	r1, [r0, #0]
 80045b4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80045b6:	684a      	ldr	r2, [r1, #4]
 80045b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045bc:	4322      	orrs	r2, r4
 80045be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045c0:	06dc      	lsls	r4, r3, #27
 80045c2:	d506      	bpl.n	80045d2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045c4:	6801      	ldr	r1, [r0, #0]
 80045c6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80045c8:	688a      	ldr	r2, [r1, #8]
 80045ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80045ce:	4322      	orrs	r2, r4
 80045d0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045d2:	0699      	lsls	r1, r3, #26
 80045d4:	d506      	bpl.n	80045e4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045d6:	6801      	ldr	r1, [r0, #0]
 80045d8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80045da:	688a      	ldr	r2, [r1, #8]
 80045dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045e0:	4322      	orrs	r2, r4
 80045e2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045e4:	065a      	lsls	r2, r3, #25
 80045e6:	d509      	bpl.n	80045fc <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045e8:	6801      	ldr	r1, [r0, #0]
 80045ea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80045ec:	684a      	ldr	r2, [r1, #4]
 80045ee:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80045f2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045f4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045f8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045fa:	d00b      	beq.n	8004614 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045fc:	061b      	lsls	r3, r3, #24
 80045fe:	d506      	bpl.n	800460e <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004600:	6802      	ldr	r2, [r0, #0]
 8004602:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004604:	6853      	ldr	r3, [r2, #4]
 8004606:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800460a:	430b      	orrs	r3, r1
 800460c:	6053      	str	r3, [r2, #4]
}
 800460e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004612:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004614:	684a      	ldr	r2, [r1, #4]
 8004616:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004618:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800461c:	4322      	orrs	r2, r4
 800461e:	604a      	str	r2, [r1, #4]
 8004620:	e7ec      	b.n	80045fc <UART_AdvFeatureConfig+0x88>
 8004622:	bf00      	nop

08004624 <UART_CheckIdleState>:
{
 8004624:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004626:	2300      	movs	r3, #0
{
 8004628:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800462a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 800462e:	f7fd fc27 	bl	8001e80 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004632:	6822      	ldr	r2, [r4, #0]
 8004634:	6813      	ldr	r3, [r2, #0]
 8004636:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8004638:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800463a:	d40e      	bmi.n	800465a <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800463c:	6813      	ldr	r3, [r2, #0]
 800463e:	0759      	lsls	r1, r3, #29
 8004640:	d42f      	bmi.n	80046a2 <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004642:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004644:	2220      	movs	r2, #32
 8004646:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 8004648:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 800464a:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800464e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004650:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 8004652:	2300      	movs	r3, #0
 8004654:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
}
 8004658:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800465a:	69d3      	ldr	r3, [r2, #28]
 800465c:	0298      	lsls	r0, r3, #10
 800465e:	d4ed      	bmi.n	800463c <UART_CheckIdleState+0x18>
 8004660:	e00c      	b.n	800467c <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004662:	6819      	ldr	r1, [r3, #0]
 8004664:	0749      	lsls	r1, r1, #29
 8004666:	461a      	mov	r2, r3
 8004668:	d505      	bpl.n	8004676 <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800466a:	69d9      	ldr	r1, [r3, #28]
 800466c:	0708      	lsls	r0, r1, #28
 800466e:	d44a      	bmi.n	8004706 <UART_CheckIdleState+0xe2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004670:	69d9      	ldr	r1, [r3, #28]
 8004672:	0509      	lsls	r1, r1, #20
 8004674:	d475      	bmi.n	8004762 <UART_CheckIdleState+0x13e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	0298      	lsls	r0, r3, #10
 800467a:	d4df      	bmi.n	800463c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800467c:	f7fd fc00 	bl	8001e80 <HAL_GetTick>
 8004680:	1b43      	subs	r3, r0, r5
 8004682:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	d3eb      	bcc.n	8004662 <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800468e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	e843 2100 	strex	r1, r2, [r3]
 8004696:	2900      	cmp	r1, #0
 8004698:	d1f7      	bne.n	800468a <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 800469a:	2320      	movs	r3, #32
 800469c:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 800469e:	2003      	movs	r0, #3
 80046a0:	e7d7      	b.n	8004652 <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046a2:	69d3      	ldr	r3, [r2, #28]
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	d4cc      	bmi.n	8004642 <UART_CheckIdleState+0x1e>
 80046a8:	e00d      	b.n	80046c6 <UART_CheckIdleState+0xa2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	0750      	lsls	r0, r2, #29
 80046ae:	d507      	bpl.n	80046c0 <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	0711      	lsls	r1, r2, #28
 80046b4:	f100 8083 	bmi.w	80047be <UART_CheckIdleState+0x19a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046b8:	69da      	ldr	r2, [r3, #28]
 80046ba:	0512      	lsls	r2, r2, #20
 80046bc:	f100 80ad 	bmi.w	800481a <UART_CheckIdleState+0x1f6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	025b      	lsls	r3, r3, #9
 80046c4:	d4bd      	bmi.n	8004642 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c6:	f7fd fbdb 	bl	8001e80 <HAL_GetTick>
 80046ca:	1b43      	subs	r3, r0, r5
 80046cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	d3ea      	bcc.n	80046aa <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046dc:	e843 2100 	strex	r1, r2, [r3]
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d1f7      	bne.n	80046d4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e4:	f103 0208 	add.w	r2, r3, #8
 80046e8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ec:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	f103 0008 	add.w	r0, r3, #8
 80046f4:	e840 2100 	strex	r1, r2, [r0]
 80046f8:	2900      	cmp	r1, #0
 80046fa:	d1f3      	bne.n	80046e4 <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 80046fc:	2320      	movs	r3, #32
 80046fe:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
      return HAL_TIMEOUT;
 8004702:	2003      	movs	r0, #3
 8004704:	e7a5      	b.n	8004652 <UART_CheckIdleState+0x2e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004706:	2208      	movs	r2, #8
 8004708:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800470e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004712:	e843 2100 	strex	r1, r2, [r3]
 8004716:	2900      	cmp	r1, #0
 8004718:	d1f7      	bne.n	800470a <UART_CheckIdleState+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471a:	f103 0208 	add.w	r2, r3, #8
 800471e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004722:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004726:	f103 0008 	add.w	r0, r3, #8
 800472a:	e840 2100 	strex	r1, r2, [r0]
 800472e:	2900      	cmp	r1, #0
 8004730:	d1f3      	bne.n	800471a <UART_CheckIdleState+0xf6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004732:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004734:	2a01      	cmp	r2, #1
 8004736:	d00b      	beq.n	8004750 <UART_CheckIdleState+0x12c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004738:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800473a:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800473c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800473e:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8004742:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004744:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 8004746:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800474a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_ERROR;
 800474e:	e79c      	b.n	800468a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004750:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004754:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004758:	e843 2100 	strex	r1, r2, [r3]
 800475c:	2900      	cmp	r1, #0
 800475e:	d1f7      	bne.n	8004750 <UART_CheckIdleState+0x12c>
 8004760:	e7ea      	b.n	8004738 <UART_CheckIdleState+0x114>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004766:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004768:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800476c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	e843 2100 	strex	r1, r2, [r3]
 8004774:	2900      	cmp	r1, #0
 8004776:	d1f7      	bne.n	8004768 <UART_CheckIdleState+0x144>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004778:	f103 0208 	add.w	r2, r3, #8
 800477c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004780:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	f103 0008 	add.w	r0, r3, #8
 8004788:	e840 2100 	strex	r1, r2, [r0]
 800478c:	2900      	cmp	r1, #0
 800478e:	d1f3      	bne.n	8004778 <UART_CheckIdleState+0x154>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004790:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004792:	2a01      	cmp	r2, #1
 8004794:	d00a      	beq.n	80047ac <UART_CheckIdleState+0x188>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004796:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004798:	2120      	movs	r1, #32
 800479a:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 800479e:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a0:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 80047a2:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047a6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 80047aa:	e76e      	b.n	800468a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	e843 2100 	strex	r1, r2, [r3]
 80047b8:	2900      	cmp	r1, #0
 80047ba:	d1f7      	bne.n	80047ac <UART_CheckIdleState+0x188>
 80047bc:	e7eb      	b.n	8004796 <UART_CheckIdleState+0x172>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047be:	2208      	movs	r2, #8
 80047c0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ca:	e843 2100 	strex	r1, r2, [r3]
 80047ce:	2900      	cmp	r1, #0
 80047d0:	d1f7      	bne.n	80047c2 <UART_CheckIdleState+0x19e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	f103 0208 	add.w	r2, r3, #8
 80047d6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047da:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	f103 0008 	add.w	r0, r3, #8
 80047e2:	e840 2100 	strex	r1, r2, [r0]
 80047e6:	2900      	cmp	r1, #0
 80047e8:	d1f3      	bne.n	80047d2 <UART_CheckIdleState+0x1ae>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ea:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80047ec:	2a01      	cmp	r2, #1
 80047ee:	d00b      	beq.n	8004808 <UART_CheckIdleState+0x1e4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047f0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80047f2:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047f4:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80047f6:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 80047fa:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fc:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 80047fe:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004802:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_ERROR;
 8004806:	e765      	b.n	80046d4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004808:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800480c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004810:	e843 2100 	strex	r1, r2, [r3]
 8004814:	2900      	cmp	r1, #0
 8004816:	d1f7      	bne.n	8004808 <UART_CheckIdleState+0x1e4>
 8004818:	e7ea      	b.n	80047f0 <UART_CheckIdleState+0x1cc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800481a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800481e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004820:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004824:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004828:	e843 2100 	strex	r1, r2, [r3]
 800482c:	2900      	cmp	r1, #0
 800482e:	d1f7      	bne.n	8004820 <UART_CheckIdleState+0x1fc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004830:	f103 0208 	add.w	r2, r3, #8
 8004834:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004838:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483c:	f103 0008 	add.w	r0, r3, #8
 8004840:	e840 2100 	strex	r1, r2, [r0]
 8004844:	2900      	cmp	r1, #0
 8004846:	d1f3      	bne.n	8004830 <UART_CheckIdleState+0x20c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004848:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800484a:	2a01      	cmp	r2, #1
 800484c:	d00a      	beq.n	8004864 <UART_CheckIdleState+0x240>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004850:	2120      	movs	r1, #32
 8004852:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8004856:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004858:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 800485a:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800485e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 8004862:	e737      	b.n	80046d4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004864:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004868:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486c:	e843 2100 	strex	r1, r2, [r3]
 8004870:	2900      	cmp	r1, #0
 8004872:	d1f7      	bne.n	8004864 <UART_CheckIdleState+0x240>
 8004874:	e7eb      	b.n	800484e <UART_CheckIdleState+0x22a>
 8004876:	bf00      	nop

08004878 <HAL_UART_Init>:
  if (huart == NULL)
 8004878:	b370      	cbz	r0, 80048d8 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800487a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 800487c:	b510      	push	{r4, lr}
 800487e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004880:	b32b      	cbz	r3, 80048ce <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 8004882:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004884:	6a61      	ldr	r1, [r4, #36]	; 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 8004886:	2324      	movs	r3, #36	; 0x24
 8004888:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800488a:	6813      	ldr	r3, [r2, #0]
 800488c:	f023 0301 	bic.w	r3, r3, #1
 8004890:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004892:	b9c1      	cbnz	r1, 80048c6 <HAL_UART_Init+0x4e>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004894:	4620      	mov	r0, r4
 8004896:	f7ff fd09 	bl	80042ac <UART_SetConfig>
 800489a:	2801      	cmp	r0, #1
 800489c:	d011      	beq.n	80048c2 <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048ae:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80048b6:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80048b8:	601a      	str	r2, [r3, #0]
}
 80048ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80048be:	f7ff beb1 	b.w	8004624 <UART_CheckIdleState>
}
 80048c2:	2001      	movs	r0, #1
 80048c4:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80048c6:	4620      	mov	r0, r4
 80048c8:	f7ff fe54 	bl	8004574 <UART_AdvFeatureConfig>
 80048cc:	e7e2      	b.n	8004894 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 80048ce:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 80048d2:	f7fc fd19 	bl	8001308 <HAL_UART_MspInit>
 80048d6:	e7d4      	b.n	8004882 <HAL_UART_Init+0xa>
}
 80048d8:	2001      	movs	r0, #1
 80048da:	4770      	bx	lr

080048dc <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop

080048e0 <memset>:
 80048e0:	4402      	add	r2, r0
 80048e2:	4603      	mov	r3, r0
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d100      	bne.n	80048ea <memset+0xa>
 80048e8:	4770      	bx	lr
 80048ea:	f803 1b01 	strb.w	r1, [r3], #1
 80048ee:	e7f9      	b.n	80048e4 <memset+0x4>

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	4d0d      	ldr	r5, [pc, #52]	; (8004928 <__libc_init_array+0x38>)
 80048f4:	4c0d      	ldr	r4, [pc, #52]	; (800492c <__libc_init_array+0x3c>)
 80048f6:	1b64      	subs	r4, r4, r5
 80048f8:	10a4      	asrs	r4, r4, #2
 80048fa:	2600      	movs	r6, #0
 80048fc:	42a6      	cmp	r6, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	4d0b      	ldr	r5, [pc, #44]	; (8004930 <__libc_init_array+0x40>)
 8004902:	4c0c      	ldr	r4, [pc, #48]	; (8004934 <__libc_init_array+0x44>)
 8004904:	f000 f818 	bl	8004938 <_init>
 8004908:	1b64      	subs	r4, r4, r5
 800490a:	10a4      	asrs	r4, r4, #2
 800490c:	2600      	movs	r6, #0
 800490e:	42a6      	cmp	r6, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	f855 3b04 	ldr.w	r3, [r5], #4
 8004918:	4798      	blx	r3
 800491a:	3601      	adds	r6, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004922:	4798      	blx	r3
 8004924:	3601      	adds	r6, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	080398c8 	.word	0x080398c8
 800492c:	080398c8 	.word	0x080398c8
 8004930:	080398c8 	.word	0x080398c8
 8004934:	080398cc 	.word	0x080398cc

08004938 <_init>:
 8004938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493a:	bf00      	nop
 800493c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800493e:	bc08      	pop	{r3}
 8004940:	469e      	mov	lr, r3
 8004942:	4770      	bx	lr

08004944 <_fini>:
 8004944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004946:	bf00      	nop
 8004948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494a:	bc08      	pop	{r3}
 800494c:	469e      	mov	lr, r3
 800494e:	4770      	bx	lr
