<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4467" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4467{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4467{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4467{left:445px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4467{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_4467{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4467{left:70px;bottom:1060px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t7_4467{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4467{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t9_4467{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#ta_4467{left:70px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4467{left:70px;bottom:970px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_4467{left:70px;bottom:953px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#td_4467{left:70px;bottom:651px;letter-spacing:-0.17px;word-spacing:-1.33px;}
#te_4467{left:70px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_4467{left:70px;bottom:608px;}
#tg_4467{left:96px;bottom:611px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_4467{left:96px;bottom:594px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ti_4467{left:70px;bottom:568px;}
#tj_4467{left:96px;bottom:571px;letter-spacing:-0.16px;word-spacing:-1px;}
#tk_4467{left:96px;bottom:554px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tl_4467{left:96px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tm_4467{left:96px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_4467{left:70px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_4467{left:70px;bottom:481px;letter-spacing:-0.17px;word-spacing:-1.14px;}
#tp_4467{left:70px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tq_4467{left:70px;bottom:396px;letter-spacing:0.17px;}
#tr_4467{left:151px;bottom:396px;letter-spacing:0.2px;}
#ts_4467{left:70px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tt_4467{left:70px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_4467{left:70px;bottom:288px;letter-spacing:0.17px;}
#tv_4467{left:151px;bottom:288px;letter-spacing:0.2px;word-spacing:0.01px;}
#tw_4467{left:150px;bottom:262px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tx_4467{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4467{left:70px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_4467{left:70px;bottom:205px;letter-spacing:-0.24px;word-spacing:-0.41px;}
#t10_4467{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_4467{left:70px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_4467{left:70px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_4467{left:70px;bottom:125px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t14_4467{left:269px;bottom:909px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_4467{left:355px;bottom:909px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_4467{left:82px;bottom:889px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t17_4467{left:201px;bottom:889px;letter-spacing:-0.15px;}
#t18_4467{left:295px;bottom:889px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t19_4467{left:612px;bottom:889px;letter-spacing:-0.13px;}
#t1a_4467{left:76px;bottom:866px;}
#t1b_4467{left:169px;bottom:866px;letter-spacing:-0.13px;}
#t1c_4467{left:277px;bottom:866px;letter-spacing:-0.13px;}
#t1d_4467{left:413px;bottom:866px;}
#t1e_4467{left:429px;bottom:866px;letter-spacing:-0.11px;}
#t1f_4467{left:429px;bottom:851px;letter-spacing:-0.11px;}
#t1g_4467{left:429px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1h_4467{left:429px;bottom:820px;letter-spacing:-0.12px;}
#t1i_4467{left:413px;bottom:805px;}
#t1j_4467{left:429px;bottom:805px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_4467{left:429px;bottom:790px;letter-spacing:-0.12px;}
#t1l_4467{left:76px;bottom:767px;letter-spacing:-0.13px;}
#t1m_4467{left:169px;bottom:767px;letter-spacing:-0.12px;}
#t1n_4467{left:277px;bottom:767px;letter-spacing:-0.08px;}
#t1o_4467{left:413px;bottom:767px;}
#t1p_4467{left:76px;bottom:744px;letter-spacing:-0.16px;}
#t1q_4467{left:169px;bottom:744px;letter-spacing:-0.13px;}
#t1r_4467{left:277px;bottom:744px;letter-spacing:-0.13px;}
#t1s_4467{left:413px;bottom:744px;}
#t1t_4467{left:429px;bottom:744px;letter-spacing:-0.11px;}
#t1u_4467{left:429px;bottom:729px;letter-spacing:-0.12px;}
#t1v_4467{left:413px;bottom:713px;}
#t1w_4467{left:429px;bottom:713px;letter-spacing:-0.11px;}
#t1x_4467{left:76px;bottom:690px;letter-spacing:-0.16px;}
#t1y_4467{left:169px;bottom:690px;letter-spacing:-0.11px;}
#t1z_4467{left:277px;bottom:690px;letter-spacing:-0.1px;}
#t20_4467{left:413px;bottom:690px;}

.s1_4467{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4467{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4467{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4467{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4467{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4467{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4467{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4467{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4467{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4467" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4467Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4467" style="-webkit-user-select: none;"><object width="935" height="1210" data="4467/4467.svg" type="image/svg+xml" id="pdf4467" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4467" class="t s1_4467">Vol. 3D </span><span id="t2_4467" class="t s1_4467">39-13 </span>
<span id="t3_4467" class="t s2_4467">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_4467" class="t s3_4467">39.11.3 </span><span id="t5_4467" class="t s3_4467">Interactions with Authenticated Code Modules (ACMs) </span>
<span id="t6_4467" class="t s4_4467">Intel SGX only allows launching ACMs with an Intel SGX SVN that is at the same level or higher than the expected </span>
<span id="t7_4467" class="t s4_4467">Intel SGX SVN. The expected Intel SGX SVN is specified by BIOS and locked down by the processor on the first </span>
<span id="t8_4467" class="t s4_4467">successful execution of an Intel SGX instruction that doesn’t return an error code. Intel SGX provides interfaces for </span>
<span id="t9_4467" class="t s4_4467">system software to discover whether a non faulting Intel SGX instruction has been executed, and evaluate the suit- </span>
<span id="ta_4467" class="t s4_4467">ability of the Intel SGX SVN value of any ACM that is expected to be launched by the OS or the VMM. </span>
<span id="tb_4467" class="t s4_4467">These interfaces are provided through a read-only MSR called the IA32_SGX_SVN_STATUS MSR (MSR address </span>
<span id="tc_4467" class="t s4_4467">500h). The IA32_SGX_SVN_STATUS MSR has the format shown in Table 39-3. </span>
<span id="td_4467" class="t s4_4467">OS/VMM that wishes to launch an architectural ACM such as SINIT is expected to read the IA32_SGX_SVN_STATUS </span>
<span id="te_4467" class="t s4_4467">MSR to determine whether the ACM can be launched or a new ACM is needed: </span>
<span id="tf_4467" class="t s5_4467">• </span><span id="tg_4467" class="t s4_4467">If either the Intel SGX SVN of the ACM is greater than the value reported by IA32_SGX_SVN_STATUS, or the </span>
<span id="th_4467" class="t s4_4467">lock bit in the IA32_SGX_SVN_STATUS is not set, then the OS/VMM can safely launch the ACM. </span>
<span id="ti_4467" class="t s5_4467">• </span><span id="tj_4467" class="t s4_4467">If the Intel SGX SVN value reported in the corresponding component of the IA32_SGX_SVN_STATUS is greater </span>
<span id="tk_4467" class="t s4_4467">than the Intel SGX SVN value in the ACM's header, and if bit 0 of IA32_SGX_SVN_STATUS is 1, then the </span>
<span id="tl_4467" class="t s4_4467">OS/VMM should not launch that version of the ACM. It should obtain an updated version of the ACM either from </span>
<span id="tm_4467" class="t s4_4467">the BIOS or from an external resource. </span>
<span id="tn_4467" class="t s4_4467">However, OSVs/VMMs are strongly advised to update their version of the ACM any time they detect that the Intel </span>
<span id="to_4467" class="t s4_4467">SGX SVN of the ACM carried by the OS/VMM is lower than that reported by IA32_SGX_SVN_STATUS MSR, irrespec- </span>
<span id="tp_4467" class="t s4_4467">tive of the setting of the lock bit. </span>
<span id="tq_4467" class="t s6_4467">39.12 </span><span id="tr_4467" class="t s6_4467">INTERACTIONS WITH CACHING OF LINEAR-ADDRESS TRANSLATIONS </span>
<span id="ts_4467" class="t s4_4467">Entering and exiting an enclave causes the logical processor to flush all the global linear-address context as well as </span>
<span id="tt_4467" class="t s4_4467">the linear-address context associated with the current VPID and PCID. The MONITOR FSM is also cleared. </span>
<span id="tu_4467" class="t s6_4467">39.13 </span><span id="tv_4467" class="t s6_4467">INTERACTIONS WITH INTEL® TRANSACTIONAL SYNCHRONIZATION </span>
<span id="tw_4467" class="t s6_4467">EXTENSIONS (INTEL® TSX) </span>
<span id="tx_4467" class="t s4_4467">1. ENCLU or ENCLS instructions inside an HLE region will cause the flow to be aborted and restarted non-specula- </span>
<span id="ty_4467" class="t s4_4467">tively. ENCLU or ENCLS instructions inside an RTM region will cause the flow to be aborted and transfer control to </span>
<span id="tz_4467" class="t s4_4467">the fallback handler. </span>
<span id="t10_4467" class="t s4_4467">2. If XBEGIN is executed inside an enclave, the processor does NOT check whether the address of the fallback </span>
<span id="t11_4467" class="t s4_4467">handler is within the enclave. </span>
<span id="t12_4467" class="t s4_4467">3. If an RTM transaction is executing inside an enclave and there is an attempt to fetch an instruction outside the </span>
<span id="t13_4467" class="t s4_4467">enclave, the transaction is aborted and control is transferred to the fallback handler. No #GP is delivered. </span>
<span id="t14_4467" class="t s7_4467">Table 39-3. </span><span id="t15_4467" class="t s7_4467">Layout of the IA32_SGX_SVN_STATUS MSR </span>
<span id="t16_4467" class="t s8_4467">Bit Position </span><span id="t17_4467" class="t s8_4467">Name </span><span id="t18_4467" class="t s8_4467">ACM Module ID </span><span id="t19_4467" class="t s8_4467">Value </span>
<span id="t1a_4467" class="t s9_4467">0 </span><span id="t1b_4467" class="t s9_4467">Lock </span><span id="t1c_4467" class="t s9_4467">N.A. </span><span id="t1d_4467" class="t s9_4467">• </span><span id="t1e_4467" class="t s9_4467">If 1, indicates that a non-faulting Intel SGX instruction has been </span>
<span id="t1f_4467" class="t s9_4467">executed, consequently, launching a properly signed ACM but with Intel </span>
<span id="t1g_4467" class="t s9_4467">SGX SVN value less than the BIOS specified Intel SGX SVN threshold </span>
<span id="t1h_4467" class="t s9_4467">would lead to an TXT shutdown. </span>
<span id="t1i_4467" class="t s9_4467">• </span><span id="t1j_4467" class="t s9_4467">If 0, indicates that the processor will allow a properly signed ACM to </span>
<span id="t1k_4467" class="t s9_4467">launch irrespective of the Intel SGX SVN value of the ACM. </span>
<span id="t1l_4467" class="t s9_4467">15:1 </span><span id="t1m_4467" class="t s9_4467">RSVD </span><span id="t1n_4467" class="t s9_4467">N.A. </span><span id="t1o_4467" class="t s9_4467">0 </span>
<span id="t1p_4467" class="t s9_4467">23:16 </span><span id="t1q_4467" class="t s9_4467">SGX_SVN_SINIT </span><span id="t1r_4467" class="t s9_4467">SINIT ACM </span><span id="t1s_4467" class="t s9_4467">• </span><span id="t1t_4467" class="t s9_4467">If CPUID.01H:ECX.SMX =1, this field reflects the expected threshold of </span>
<span id="t1u_4467" class="t s9_4467">Intel SGX SVN for the SINIT ACM. </span>
<span id="t1v_4467" class="t s9_4467">• </span><span id="t1w_4467" class="t s9_4467">If CPUID.01H:ECX.SMX =0, this field is reserved (0). </span>
<span id="t1x_4467" class="t s9_4467">63:24 </span><span id="t1y_4467" class="t s9_4467">RSVD </span><span id="t1z_4467" class="t s9_4467">N.A. </span><span id="t20_4467" class="t s9_4467">0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
