	component proc_toplevel is
		port (
			altpll_0_locked_conduit_export : out   std_logic;                                        -- export
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                  : out   std_logic;                                        -- clk
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_wire_addr     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_wire_ba       : out   std_logic;                                        -- ba
			sdram_controller_wire_cas_n    : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke      : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n     : out   std_logic_vector(1 downto 0);                     -- cs_n
			sdram_controller_wire_dq       : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm      : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_controller_wire_ras_n    : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n     : out   std_logic                                         -- we_n
		);
	end component proc_toplevel;

