
BFMC_Sensor_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018b4  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08001a48  08001a48  00002a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ad0  08001ad0  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001ad0  08001ad0  00002ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001ad8  08001ad8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ad8  08001ad8  00002ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001adc  08001adc  00002adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001ae0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001aec  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001aec  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000341b  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f97  00000000  00000000  00006457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000450  00000000  00000000  000073f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000314  00000000  00000000  00007840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014723  00000000  00000000  00007b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005dda  00000000  00000000  0001c277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ec89  00000000  00000000  00022051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a0cda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f00  00000000  00000000  000a0d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000a1c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001a30 	.word	0x08001a30

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001a30 	.word	0x08001a30

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000506:	f000 f977 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050a:	f000 f87b 	bl	8000604 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  CHI_UART_init();
 800050e:	f001 f929 	bl	8001764 <CHI_UART_init>
  I2C1_Master_Init();
 8000512:	f000 ff75 	bl	8001400 <I2C1_Master_Init>

  CHI_UART_print_log("BNO055 scan...\r\n");
 8000516:	4833      	ldr	r0, [pc, #204]	@ (80005e4 <main+0xe4>)
 8000518:	f001 f9f8 	bl	800190c <CHI_UART_print_log>
  uint8_t id = BNO055_ReadReg(BNO055_CHIP_ID);
 800051c:	2000      	movs	r0, #0
 800051e:	f000 ff2c 	bl	800137a <BNO055_ReadReg>
 8000522:	4603      	mov	r3, r0
 8000524:	75fb      	strb	r3, [r7, #23]
  CHI_UART_print_log("CHIP_ID=");
 8000526:	4830      	ldr	r0, [pc, #192]	@ (80005e8 <main+0xe8>)
 8000528:	f001 f9f0 	bl	800190c <CHI_UART_print_log>
  CHI_UART_send_number(id);
 800052c:	7dfb      	ldrb	r3, [r7, #23]
 800052e:	4618      	mov	r0, r3
 8000530:	f001 f9a0 	bl	8001874 <CHI_UART_send_number>
  CHI_UART_print_log("\r\n");
 8000534:	482d      	ldr	r0, [pc, #180]	@ (80005ec <main+0xec>)
 8000536:	f001 f9e9 	bl	800190c <CHI_UART_print_log>
  if (id != BNO055_CHIP_ID_VAL) {
 800053a:	7dfb      	ldrb	r3, [r7, #23]
 800053c:	2ba0      	cmp	r3, #160	@ 0xa0
 800053e:	d004      	beq.n	800054a <main+0x4a>
  	CHI_UART_print_log("BNO055 not found (addr/PS/pull-up?)\r\n");
 8000540:	482b      	ldr	r0, [pc, #172]	@ (80005f0 <main+0xf0>)
 8000542:	f001 f9e3 	bl	800190c <CHI_UART_print_log>
      while(1);
 8000546:	bf00      	nop
 8000548:	e7fd      	b.n	8000546 <main+0x46>
  }

  CHI_UART_print_log("BNO055 init...\r\n");
 800054a:	482a      	ldr	r0, [pc, #168]	@ (80005f4 <main+0xf4>)
 800054c:	f001 f9de 	bl	800190c <CHI_UART_print_log>
  BNO055_Init();
 8000550:	f000 fef2 	bl	8001338 <BNO055_Init>

  HAL_Delay(50);
 8000554:	2032      	movs	r0, #50	@ 0x32
 8000556:	f000 f9c1 	bl	80008dc <HAL_Delay>
  while (1)
  {
      int16_t ex, ey, ez;     // raw (1/16 deg)
      float   yaw, roll, pitch;

      BNO055_ReadEuler_raw(&ex, &ey, &ez);
 800055a:	1cba      	adds	r2, r7, #2
 800055c:	1d39      	adds	r1, r7, #4
 800055e:	1dbb      	adds	r3, r7, #6
 8000560:	4618      	mov	r0, r3
 8000562:	f000 ff1d 	bl	80013a0 <BNO055_ReadEuler_raw>

      yaw   =  ex / 16.0f;    // Heading/Yaw
 8000566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800056a:	ee07 3a90 	vmov	s15, r3
 800056e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000572:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000576:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800057a:	edc7 7a04 	vstr	s15, [r7, #16]
      roll  =  ey / 16.0f;    // Roll
 800057e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000582:	ee07 3a90 	vmov	s15, r3
 8000586:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800058a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800058e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000592:	edc7 7a03 	vstr	s15, [r7, #12]
      pitch =  ez / 16.0f;    // Pitch
 8000596:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800059a:	ee07 3a90 	vmov	s15, r3
 800059e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005a2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80005a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005aa:	edc7 7a02 	vstr	s15, [r7, #8]

      CHI_UART_print_log("Yaw: ");
 80005ae:	4812      	ldr	r0, [pc, #72]	@ (80005f8 <main+0xf8>)
 80005b0:	f001 f9ac 	bl	800190c <CHI_UART_print_log>
      CHI_UART_send_float(yaw);
 80005b4:	ed97 0a04 	vldr	s0, [r7, #16]
 80005b8:	f001 f9c4 	bl	8001944 <CHI_UART_send_float>
      CHI_UART_print_log("Pitch: "); CHI_UART_send_float(pitch);
 80005bc:	480f      	ldr	r0, [pc, #60]	@ (80005fc <main+0xfc>)
 80005be:	f001 f9a5 	bl	800190c <CHI_UART_print_log>
 80005c2:	ed97 0a02 	vldr	s0, [r7, #8]
 80005c6:	f001 f9bd 	bl	8001944 <CHI_UART_send_float>
      CHI_UART_print_log("Roll: ");  CHI_UART_send_float(roll);
 80005ca:	480d      	ldr	r0, [pc, #52]	@ (8000600 <main+0x100>)
 80005cc:	f001 f99e 	bl	800190c <CHI_UART_print_log>
 80005d0:	ed97 0a03 	vldr	s0, [r7, #12]
 80005d4:	f001 f9b6 	bl	8001944 <CHI_UART_send_float>

      HAL_Delay(300);
 80005d8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005dc:	f000 f97e 	bl	80008dc <HAL_Delay>
  {
 80005e0:	bf00      	nop
 80005e2:	e7ba      	b.n	800055a <main+0x5a>
 80005e4:	08001a48 	.word	0x08001a48
 80005e8:	08001a5c 	.word	0x08001a5c
 80005ec:	08001a68 	.word	0x08001a68
 80005f0:	08001a6c 	.word	0x08001a6c
 80005f4:	08001a94 	.word	0x08001a94
 80005f8:	08001aa8 	.word	0x08001aa8
 80005fc:	08001ab0 	.word	0x08001ab0
 8000600:	08001ab8 	.word	0x08001ab8

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	2230      	movs	r2, #48	@ 0x30
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f001 f9e0 	bl	80019d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <SystemClock_Config+0xb8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a22      	ldr	r2, [pc, #136]	@ (80006bc <SystemClock_Config+0xb8>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <SystemClock_Config+0xb8>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b1d      	ldr	r3, [pc, #116]	@ (80006c0 <SystemClock_Config+0xbc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000650:	4a1b      	ldr	r2, [pc, #108]	@ (80006c0 <SystemClock_Config+0xbc>)
 8000652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000656:	6013      	str	r3, [r2, #0]
 8000658:	4b19      	ldr	r3, [pc, #100]	@ (80006c0 <SystemClock_Config+0xbc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000670:	2300      	movs	r3, #0
 8000672:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	f107 0320 	add.w	r3, r7, #32
 8000678:	4618      	mov	r0, r3
 800067a:	f000 fa39 	bl	8000af0 <HAL_RCC_OscConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000684:	f000 f81e 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000688:	230f      	movs	r3, #15
 800068a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fc9c 	bl	8000fe0 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006ae:	f000 f809 	bl	80006c4 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	@ 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <Error_Handler+0x8>

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <HAL_MspInit+0x4c>)
 80006dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006de:	4a0f      	ldr	r2, [pc, #60]	@ (800071c <HAL_MspInit+0x4c>)
 80006e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80006e6:	4b0d      	ldr	r3, [pc, #52]	@ (800071c <HAL_MspInit+0x4c>)
 80006e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	4b09      	ldr	r3, [pc, #36]	@ (800071c <HAL_MspInit+0x4c>)
 80006f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fa:	4a08      	ldr	r2, [pc, #32]	@ (800071c <HAL_MspInit+0x4c>)
 80006fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000700:	6413      	str	r3, [r2, #64]	@ 0x40
 8000702:	4b06      	ldr	r3, [pc, #24]	@ (800071c <HAL_MspInit+0x4c>)
 8000704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800

08000720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <NMI_Handler+0x4>

08000728 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <HardFault_Handler+0x4>

08000730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <MemManage_Handler+0x4>

08000738 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <BusFault_Handler+0x4>

08000740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <UsageFault_Handler+0x4>

08000748 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr

08000772 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000776:	f000 f891 	bl	800089c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000784:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <SystemInit+0x20>)
 8000786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800078a:	4a05      	ldr	r2, [pc, #20]	@ (80007a0 <SystemInit+0x20>)
 800078c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80007a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80007a8:	f7ff ffea 	bl	8000780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007ac:	480c      	ldr	r0, [pc, #48]	@ (80007e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007ae:	490d      	ldr	r1, [pc, #52]	@ (80007e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007b0:	4a0d      	ldr	r2, [pc, #52]	@ (80007e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b4:	e002      	b.n	80007bc <LoopCopyDataInit>

080007b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ba:	3304      	adds	r3, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c0:	d3f9      	bcc.n	80007b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007c4:	4c0a      	ldr	r4, [pc, #40]	@ (80007f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c8:	e001      	b.n	80007ce <LoopFillZerobss>

080007ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007cc:	3204      	adds	r2, #4

080007ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d0:	d3fb      	bcc.n	80007ca <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80007d2:	f001 f909 	bl	80019e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007d6:	f7ff fe93 	bl	8000500 <main>
  bx  lr    
 80007da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80007dc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007e8:	08001ae0 	.word	0x08001ae0
  ldr r2, =_sbss
 80007ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007f0:	2000002c 	.word	0x2000002c

080007f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <HAL_Init+0x40>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a0d      	ldr	r2, [pc, #52]	@ (8000838 <HAL_Init+0x40>)
 8000802:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000808:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <HAL_Init+0x40>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a0a      	ldr	r2, [pc, #40]	@ (8000838 <HAL_Init+0x40>)
 800080e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000814:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <HAL_Init+0x40>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a07      	ldr	r2, [pc, #28]	@ (8000838 <HAL_Init+0x40>)
 800081a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800081e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000820:	2003      	movs	r0, #3
 8000822:	f000 f931 	bl	8000a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000826:	200f      	movs	r0, #15
 8000828:	f000 f808 	bl	800083c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800082c:	f7ff ff50 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40023c00 	.word	0x40023c00

0800083c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000844:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <HAL_InitTick+0x54>)
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <HAL_InitTick+0x58>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	4619      	mov	r1, r3
 800084e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000852:	fbb3 f3f1 	udiv	r3, r3, r1
 8000856:	fbb2 f3f3 	udiv	r3, r2, r3
 800085a:	4618      	mov	r0, r3
 800085c:	f000 f93b 	bl	8000ad6 <HAL_SYSTICK_Config>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	e00e      	b.n	8000888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b0f      	cmp	r3, #15
 800086e:	d80a      	bhi.n	8000886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000870:	2200      	movs	r2, #0
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	f04f 30ff 	mov.w	r0, #4294967295
 8000878:	f000 f911 	bl	8000a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800087c:	4a06      	ldr	r2, [pc, #24]	@ (8000898 <HAL_InitTick+0x5c>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000882:	2300      	movs	r3, #0
 8000884:	e000      	b.n	8000888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000886:	2301      	movs	r3, #1
}
 8000888:	4618      	mov	r0, r3
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000000 	.word	0x20000000
 8000894:	20000008 	.word	0x20000008
 8000898:	20000004 	.word	0x20000004

0800089c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <HAL_IncTick+0x20>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <HAL_IncTick+0x24>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4413      	add	r3, r2
 80008ac:	4a04      	ldr	r2, [pc, #16]	@ (80008c0 <HAL_IncTick+0x24>)
 80008ae:	6013      	str	r3, [r2, #0]
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	20000008 	.word	0x20000008
 80008c0:	20000028 	.word	0x20000028

080008c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  return uwTick;
 80008c8:	4b03      	ldr	r3, [pc, #12]	@ (80008d8 <HAL_GetTick+0x14>)
 80008ca:	681b      	ldr	r3, [r3, #0]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	20000028 	.word	0x20000028

080008dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008e4:	f7ff ffee 	bl	80008c4 <HAL_GetTick>
 80008e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008f4:	d005      	beq.n	8000902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <HAL_Delay+0x44>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	461a      	mov	r2, r3
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	4413      	add	r3, r2
 8000900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000902:	bf00      	nop
 8000904:	f7ff ffde 	bl	80008c4 <HAL_GetTick>
 8000908:	4602      	mov	r2, r0
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	68fa      	ldr	r2, [r7, #12]
 8000910:	429a      	cmp	r2, r3
 8000912:	d8f7      	bhi.n	8000904 <HAL_Delay+0x28>
  {
  }
}
 8000914:	bf00      	nop
 8000916:	bf00      	nop
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000008 	.word	0x20000008

08000924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f003 0307 	and.w	r3, r3, #7
 8000932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <__NVIC_SetPriorityGrouping+0x44>)
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800093a:	68ba      	ldr	r2, [r7, #8]
 800093c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000940:	4013      	ands	r3, r2
 8000942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800094c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000956:	4a04      	ldr	r2, [pc, #16]	@ (8000968 <__NVIC_SetPriorityGrouping+0x44>)
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	60d3      	str	r3, [r2, #12]
}
 800095c:	bf00      	nop
 800095e:	3714      	adds	r7, #20
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	e000ed00 	.word	0xe000ed00

0800096c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000970:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <__NVIC_GetPriorityGrouping+0x18>)
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	0a1b      	lsrs	r3, r3, #8
 8000976:	f003 0307 	and.w	r3, r3, #7
}
 800097a:	4618      	mov	r0, r3
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	6039      	str	r1, [r7, #0]
 8000992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000998:	2b00      	cmp	r3, #0
 800099a:	db0a      	blt.n	80009b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	490c      	ldr	r1, [pc, #48]	@ (80009d4 <__NVIC_SetPriority+0x4c>)
 80009a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a6:	0112      	lsls	r2, r2, #4
 80009a8:	b2d2      	uxtb	r2, r2
 80009aa:	440b      	add	r3, r1
 80009ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009b0:	e00a      	b.n	80009c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4908      	ldr	r1, [pc, #32]	@ (80009d8 <__NVIC_SetPriority+0x50>)
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	f003 030f 	and.w	r3, r3, #15
 80009be:	3b04      	subs	r3, #4
 80009c0:	0112      	lsls	r2, r2, #4
 80009c2:	b2d2      	uxtb	r2, r2
 80009c4:	440b      	add	r3, r1
 80009c6:	761a      	strb	r2, [r3, #24]
}
 80009c8:	bf00      	nop
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr
 80009d4:	e000e100 	.word	0xe000e100
 80009d8:	e000ed00 	.word	0xe000ed00

080009dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009dc:	b480      	push	{r7}
 80009de:	b089      	sub	sp, #36	@ 0x24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f0:	69fb      	ldr	r3, [r7, #28]
 80009f2:	f1c3 0307 	rsb	r3, r3, #7
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	bf28      	it	cs
 80009fa:	2304      	movcs	r3, #4
 80009fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	3304      	adds	r3, #4
 8000a02:	2b06      	cmp	r3, #6
 8000a04:	d902      	bls.n	8000a0c <NVIC_EncodePriority+0x30>
 8000a06:	69fb      	ldr	r3, [r7, #28]
 8000a08:	3b03      	subs	r3, #3
 8000a0a:	e000      	b.n	8000a0e <NVIC_EncodePriority+0x32>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a10:	f04f 32ff 	mov.w	r2, #4294967295
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	43da      	mvns	r2, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	401a      	ands	r2, r3
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a24:	f04f 31ff 	mov.w	r1, #4294967295
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2e:	43d9      	mvns	r1, r3
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a34:	4313      	orrs	r3, r2
         );
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3724      	adds	r7, #36	@ 0x24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
	...

08000a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a54:	d301      	bcc.n	8000a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a56:	2301      	movs	r3, #1
 8000a58:	e00f      	b.n	8000a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a84 <SysTick_Config+0x40>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a62:	210f      	movs	r1, #15
 8000a64:	f04f 30ff 	mov.w	r0, #4294967295
 8000a68:	f7ff ff8e 	bl	8000988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a6c:	4b05      	ldr	r3, [pc, #20]	@ (8000a84 <SysTick_Config+0x40>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a72:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <SysTick_Config+0x40>)
 8000a74:	2207      	movs	r2, #7
 8000a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	e000e010 	.word	0xe000e010

08000a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f7ff ff47 	bl	8000924 <__NVIC_SetPriorityGrouping>
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b086      	sub	sp, #24
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
 8000aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ab0:	f7ff ff5c 	bl	800096c <__NVIC_GetPriorityGrouping>
 8000ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	68b9      	ldr	r1, [r7, #8]
 8000aba:	6978      	ldr	r0, [r7, #20]
 8000abc:	f7ff ff8e 	bl	80009dc <NVIC_EncodePriority>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff ff5d 	bl	8000988 <__NVIC_SetPriority>
}
 8000ace:	bf00      	nop
 8000ad0:	3718      	adds	r7, #24
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f7ff ffb0 	bl	8000a44 <SysTick_Config>
 8000ae4:	4603      	mov	r3, r0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d101      	bne.n	8000b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	e267      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d075      	beq.n	8000bfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000b0e:	4b88      	ldr	r3, [pc, #544]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	f003 030c 	and.w	r3, r3, #12
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	d00c      	beq.n	8000b34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b1a:	4b85      	ldr	r3, [pc, #532]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000b22:	2b08      	cmp	r3, #8
 8000b24:	d112      	bne.n	8000b4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b26:	4b82      	ldr	r3, [pc, #520]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000b32:	d10b      	bne.n	8000b4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b34:	4b7e      	ldr	r3, [pc, #504]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d05b      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x108>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d157      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e242      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b54:	d106      	bne.n	8000b64 <HAL_RCC_OscConfig+0x74>
 8000b56:	4b76      	ldr	r3, [pc, #472]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a75      	ldr	r2, [pc, #468]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b60:	6013      	str	r3, [r2, #0]
 8000b62:	e01d      	b.n	8000ba0 <HAL_RCC_OscConfig+0xb0>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b6c:	d10c      	bne.n	8000b88 <HAL_RCC_OscConfig+0x98>
 8000b6e:	4b70      	ldr	r3, [pc, #448]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a6f      	ldr	r2, [pc, #444]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b78:	6013      	str	r3, [r2, #0]
 8000b7a:	4b6d      	ldr	r3, [pc, #436]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a6c      	ldr	r2, [pc, #432]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b84:	6013      	str	r3, [r2, #0]
 8000b86:	e00b      	b.n	8000ba0 <HAL_RCC_OscConfig+0xb0>
 8000b88:	4b69      	ldr	r3, [pc, #420]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a68      	ldr	r2, [pc, #416]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b92:	6013      	str	r3, [r2, #0]
 8000b94:	4b66      	ldr	r3, [pc, #408]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a65      	ldr	r2, [pc, #404]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d013      	beq.n	8000bd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fe8c 	bl	80008c4 <HAL_GetTick>
 8000bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bae:	e008      	b.n	8000bc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb0:	f7ff fe88 	bl	80008c4 <HAL_GetTick>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	2b64      	cmp	r3, #100	@ 0x64
 8000bbc:	d901      	bls.n	8000bc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e207      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc2:	4b5b      	ldr	r3, [pc, #364]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d0f0      	beq.n	8000bb0 <HAL_RCC_OscConfig+0xc0>
 8000bce:	e014      	b.n	8000bfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd0:	f7ff fe78 	bl	80008c4 <HAL_GetTick>
 8000bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bd6:	e008      	b.n	8000bea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd8:	f7ff fe74 	bl	80008c4 <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	2b64      	cmp	r3, #100	@ 0x64
 8000be4:	d901      	bls.n	8000bea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e1f3      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bea:	4b51      	ldr	r3, [pc, #324]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d1f0      	bne.n	8000bd8 <HAL_RCC_OscConfig+0xe8>
 8000bf6:	e000      	b.n	8000bfa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0302 	and.w	r3, r3, #2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d063      	beq.n	8000cce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000c06:	4b4a      	ldr	r3, [pc, #296]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	f003 030c 	and.w	r3, r3, #12
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d00b      	beq.n	8000c2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c12:	4b47      	ldr	r3, [pc, #284]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000c1a:	2b08      	cmp	r3, #8
 8000c1c:	d11c      	bne.n	8000c58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c1e:	4b44      	ldr	r3, [pc, #272]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d116      	bne.n	8000c58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c2a:	4b41      	ldr	r3, [pc, #260]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d005      	beq.n	8000c42 <HAL_RCC_OscConfig+0x152>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d001      	beq.n	8000c42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e1c7      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c42:	4b3b      	ldr	r3, [pc, #236]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	691b      	ldr	r3, [r3, #16]
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	4937      	ldr	r1, [pc, #220]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c52:	4313      	orrs	r3, r2
 8000c54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c56:	e03a      	b.n	8000cce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d020      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c60:	4b34      	ldr	r3, [pc, #208]	@ (8000d34 <HAL_RCC_OscConfig+0x244>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c66:	f7ff fe2d 	bl	80008c4 <HAL_GetTick>
 8000c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c6c:	e008      	b.n	8000c80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c6e:	f7ff fe29 	bl	80008c4 <HAL_GetTick>
 8000c72:	4602      	mov	r2, r0
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d901      	bls.n	8000c80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	e1a8      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c80:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d0f0      	beq.n	8000c6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c8c:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	691b      	ldr	r3, [r3, #16]
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	4925      	ldr	r1, [pc, #148]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	600b      	str	r3, [r1, #0]
 8000ca0:	e015      	b.n	8000cce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ca2:	4b24      	ldr	r3, [pc, #144]	@ (8000d34 <HAL_RCC_OscConfig+0x244>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fe0c 	bl	80008c4 <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cb0:	f7ff fe08 	bl	80008c4 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e187      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1f0      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0308 	and.w	r3, r3, #8
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d036      	beq.n	8000d48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d016      	beq.n	8000d10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <HAL_RCC_OscConfig+0x248>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ce8:	f7ff fdec 	bl	80008c4 <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf0:	f7ff fde8 	bl	80008c4 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e167      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d02:	4b0b      	ldr	r3, [pc, #44]	@ (8000d30 <HAL_RCC_OscConfig+0x240>)
 8000d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f0      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x200>
 8000d0e:	e01b      	b.n	8000d48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d10:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <HAL_RCC_OscConfig+0x248>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d16:	f7ff fdd5 	bl	80008c4 <HAL_GetTick>
 8000d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1c:	e00e      	b.n	8000d3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d1e:	f7ff fdd1 	bl	80008c4 <HAL_GetTick>
 8000d22:	4602      	mov	r2, r0
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d907      	bls.n	8000d3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e150      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
 8000d30:	40023800 	.word	0x40023800
 8000d34:	42470000 	.word	0x42470000
 8000d38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d3c:	4b88      	ldr	r3, [pc, #544]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000d3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d1ea      	bne.n	8000d1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0304 	and.w	r3, r3, #4
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	f000 8097 	beq.w	8000e84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d56:	2300      	movs	r3, #0
 8000d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d5a:	4b81      	ldr	r3, [pc, #516]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10f      	bne.n	8000d86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	4b7d      	ldr	r3, [pc, #500]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	4a7c      	ldr	r2, [pc, #496]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d76:	4b7a      	ldr	r3, [pc, #488]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d82:	2301      	movs	r3, #1
 8000d84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d86:	4b77      	ldr	r3, [pc, #476]	@ (8000f64 <HAL_RCC_OscConfig+0x474>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d118      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d92:	4b74      	ldr	r3, [pc, #464]	@ (8000f64 <HAL_RCC_OscConfig+0x474>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a73      	ldr	r2, [pc, #460]	@ (8000f64 <HAL_RCC_OscConfig+0x474>)
 8000d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d9e:	f7ff fd91 	bl	80008c4 <HAL_GetTick>
 8000da2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da4:	e008      	b.n	8000db8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da6:	f7ff fd8d 	bl	80008c4 <HAL_GetTick>
 8000daa:	4602      	mov	r2, r0
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d901      	bls.n	8000db8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e10c      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000db8:	4b6a      	ldr	r3, [pc, #424]	@ (8000f64 <HAL_RCC_OscConfig+0x474>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0f0      	beq.n	8000da6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d106      	bne.n	8000dda <HAL_RCC_OscConfig+0x2ea>
 8000dcc:	4b64      	ldr	r3, [pc, #400]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dd0:	4a63      	ldr	r2, [pc, #396]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000dd2:	f043 0301 	orr.w	r3, r3, #1
 8000dd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8000dd8:	e01c      	b.n	8000e14 <HAL_RCC_OscConfig+0x324>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	2b05      	cmp	r3, #5
 8000de0:	d10c      	bne.n	8000dfc <HAL_RCC_OscConfig+0x30c>
 8000de2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000de6:	4a5e      	ldr	r2, [pc, #376]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8000dee:	4b5c      	ldr	r3, [pc, #368]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000df2:	4a5b      	ldr	r2, [pc, #364]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8000dfa:	e00b      	b.n	8000e14 <HAL_RCC_OscConfig+0x324>
 8000dfc:	4b58      	ldr	r3, [pc, #352]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e00:	4a57      	ldr	r2, [pc, #348]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e02:	f023 0301 	bic.w	r3, r3, #1
 8000e06:	6713      	str	r3, [r2, #112]	@ 0x70
 8000e08:	4b55      	ldr	r3, [pc, #340]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e0c:	4a54      	ldr	r2, [pc, #336]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e0e:	f023 0304 	bic.w	r3, r3, #4
 8000e12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d015      	beq.n	8000e48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e1c:	f7ff fd52 	bl	80008c4 <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e22:	e00a      	b.n	8000e3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e24:	f7ff fd4e 	bl	80008c4 <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e0cb      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e3a:	4b49      	ldr	r3, [pc, #292]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0ee      	beq.n	8000e24 <HAL_RCC_OscConfig+0x334>
 8000e46:	e014      	b.n	8000e72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e48:	f7ff fd3c 	bl	80008c4 <HAL_GetTick>
 8000e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e4e:	e00a      	b.n	8000e66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e50:	f7ff fd38 	bl	80008c4 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e0b5      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e66:	4b3e      	ldr	r3, [pc, #248]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1ee      	bne.n	8000e50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000e72:	7dfb      	ldrb	r3, [r7, #23]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d105      	bne.n	8000e84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e78:	4b39      	ldr	r3, [pc, #228]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7c:	4a38      	ldr	r2, [pc, #224]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80a1 	beq.w	8000fd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e8e:	4b34      	ldr	r3, [pc, #208]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	f003 030c 	and.w	r3, r3, #12
 8000e96:	2b08      	cmp	r3, #8
 8000e98:	d05c      	beq.n	8000f54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d141      	bne.n	8000f26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ea2:	4b31      	ldr	r3, [pc, #196]	@ (8000f68 <HAL_RCC_OscConfig+0x478>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fd0c 	bl	80008c4 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb0:	f7ff fd08 	bl	80008c4 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e087      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ec2:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	69da      	ldr	r2, [r3, #28]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6a1b      	ldr	r3, [r3, #32]
 8000ed6:	431a      	orrs	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000edc:	019b      	lsls	r3, r3, #6
 8000ede:	431a      	orrs	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ee4:	085b      	lsrs	r3, r3, #1
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	041b      	lsls	r3, r3, #16
 8000eea:	431a      	orrs	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ef0:	061b      	lsls	r3, r3, #24
 8000ef2:	491b      	ldr	r1, [pc, #108]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f68 <HAL_RCC_OscConfig+0x478>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efe:	f7ff fce1 	bl	80008c4 <HAL_GetTick>
 8000f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f04:	e008      	b.n	8000f18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f06:	f7ff fcdd 	bl	80008c4 <HAL_GetTick>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d901      	bls.n	8000f18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000f14:	2303      	movs	r3, #3
 8000f16:	e05c      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f18:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0f0      	beq.n	8000f06 <HAL_RCC_OscConfig+0x416>
 8000f24:	e054      	b.n	8000fd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_RCC_OscConfig+0x478>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2c:	f7ff fcca 	bl	80008c4 <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f34:	f7ff fcc6 	bl	80008c4 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e045      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_RCC_OscConfig+0x470>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f0      	bne.n	8000f34 <HAL_RCC_OscConfig+0x444>
 8000f52:	e03d      	b.n	8000fd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d107      	bne.n	8000f6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e038      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40007000 	.word	0x40007000
 8000f68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <HAL_RCC_OscConfig+0x4ec>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d028      	beq.n	8000fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d121      	bne.n	8000fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d11a      	bne.n	8000fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f96:	68fa      	ldr	r2, [r7, #12]
 8000f98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000fa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d111      	bne.n	8000fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb2:	085b      	lsrs	r3, r3, #1
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d107      	bne.n	8000fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d001      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e000      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40023800 	.word	0x40023800

08000fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d101      	bne.n	8000ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e0cc      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ff4:	4b68      	ldr	r3, [pc, #416]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d90c      	bls.n	800101c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001002:	4b65      	ldr	r3, [pc, #404]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 8001004:	683a      	ldr	r2, [r7, #0]
 8001006:	b2d2      	uxtb	r2, r2
 8001008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800100a:	4b63      	ldr	r3, [pc, #396]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	429a      	cmp	r2, r3
 8001016:	d001      	beq.n	800101c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	e0b8      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d020      	beq.n	800106a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0304 	and.w	r3, r3, #4
 8001030:	2b00      	cmp	r3, #0
 8001032:	d005      	beq.n	8001040 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001034:	4b59      	ldr	r3, [pc, #356]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	4a58      	ldr	r2, [pc, #352]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 800103a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800103e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800104c:	4b53      	ldr	r3, [pc, #332]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	4a52      	ldr	r2, [pc, #328]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001052:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001056:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001058:	4b50      	ldr	r3, [pc, #320]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	494d      	ldr	r1, [pc, #308]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001066:	4313      	orrs	r3, r2
 8001068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	2b00      	cmp	r3, #0
 8001074:	d044      	beq.n	8001100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d107      	bne.n	800108e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107e:	4b47      	ldr	r3, [pc, #284]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d119      	bne.n	80010be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e07f      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b02      	cmp	r3, #2
 8001094:	d003      	beq.n	800109e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800109a:	2b03      	cmp	r3, #3
 800109c:	d107      	bne.n	80010ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800109e:	4b3f      	ldr	r3, [pc, #252]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d109      	bne.n	80010be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e06f      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ae:	4b3b      	ldr	r3, [pc, #236]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e067      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010be:	4b37      	ldr	r3, [pc, #220]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f023 0203 	bic.w	r2, r3, #3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	4934      	ldr	r1, [pc, #208]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010d0:	f7ff fbf8 	bl	80008c4 <HAL_GetTick>
 80010d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010d6:	e00a      	b.n	80010ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d8:	f7ff fbf4 	bl	80008c4 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e04f      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ee:	4b2b      	ldr	r3, [pc, #172]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 020c 	and.w	r2, r3, #12
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d1eb      	bne.n	80010d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001100:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0307 	and.w	r3, r3, #7
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	429a      	cmp	r2, r3
 800110c:	d20c      	bcs.n	8001128 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800110e:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001116:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <HAL_RCC_ClockConfig+0x1b8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	429a      	cmp	r2, r3
 8001122:	d001      	beq.n	8001128 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e032      	b.n	800118e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	2b00      	cmp	r3, #0
 8001132:	d008      	beq.n	8001146 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	4916      	ldr	r1, [pc, #88]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001142:	4313      	orrs	r3, r2
 8001144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d009      	beq.n	8001166 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001152:	4b12      	ldr	r3, [pc, #72]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	490e      	ldr	r1, [pc, #56]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	4313      	orrs	r3, r2
 8001164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001166:	f000 f821 	bl	80011ac <HAL_RCC_GetSysClockFreq>
 800116a:	4602      	mov	r2, r0
 800116c:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <HAL_RCC_ClockConfig+0x1bc>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	091b      	lsrs	r3, r3, #4
 8001172:	f003 030f 	and.w	r3, r3, #15
 8001176:	490a      	ldr	r1, [pc, #40]	@ (80011a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001178:	5ccb      	ldrb	r3, [r1, r3]
 800117a:	fa22 f303 	lsr.w	r3, r2, r3
 800117e:	4a09      	ldr	r2, [pc, #36]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fb58 	bl	800083c <HAL_InitTick>

  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40023c00 	.word	0x40023c00
 800119c:	40023800 	.word	0x40023800
 80011a0:	08001ac0 	.word	0x08001ac0
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000004 	.word	0x20000004

080011ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011b0:	b090      	sub	sp, #64	@ 0x40
 80011b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80011b8:	2300      	movs	r3, #0
 80011ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80011bc:	2300      	movs	r3, #0
 80011be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011c4:	4b59      	ldr	r3, [pc, #356]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f003 030c 	and.w	r3, r3, #12
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d00d      	beq.n	80011ec <HAL_RCC_GetSysClockFreq+0x40>
 80011d0:	2b08      	cmp	r3, #8
 80011d2:	f200 80a1 	bhi.w	8001318 <HAL_RCC_GetSysClockFreq+0x16c>
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d002      	beq.n	80011e0 <HAL_RCC_GetSysClockFreq+0x34>
 80011da:	2b04      	cmp	r3, #4
 80011dc:	d003      	beq.n	80011e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80011de:	e09b      	b.n	8001318 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80011e0:	4b53      	ldr	r3, [pc, #332]	@ (8001330 <HAL_RCC_GetSysClockFreq+0x184>)
 80011e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80011e4:	e09b      	b.n	800131e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80011e6:	4b53      	ldr	r3, [pc, #332]	@ (8001334 <HAL_RCC_GetSysClockFreq+0x188>)
 80011e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80011ea:	e098      	b.n	800131e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80011ec:	4b4f      	ldr	r3, [pc, #316]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011f6:	4b4d      	ldr	r3, [pc, #308]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d028      	beq.n	8001254 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001202:	4b4a      	ldr	r3, [pc, #296]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	099b      	lsrs	r3, r3, #6
 8001208:	2200      	movs	r2, #0
 800120a:	623b      	str	r3, [r7, #32]
 800120c:	627a      	str	r2, [r7, #36]	@ 0x24
 800120e:	6a3b      	ldr	r3, [r7, #32]
 8001210:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001214:	2100      	movs	r1, #0
 8001216:	4b47      	ldr	r3, [pc, #284]	@ (8001334 <HAL_RCC_GetSysClockFreq+0x188>)
 8001218:	fb03 f201 	mul.w	r2, r3, r1
 800121c:	2300      	movs	r3, #0
 800121e:	fb00 f303 	mul.w	r3, r0, r3
 8001222:	4413      	add	r3, r2
 8001224:	4a43      	ldr	r2, [pc, #268]	@ (8001334 <HAL_RCC_GetSysClockFreq+0x188>)
 8001226:	fba0 1202 	umull	r1, r2, r0, r2
 800122a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800122c:	460a      	mov	r2, r1
 800122e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001232:	4413      	add	r3, r2
 8001234:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001238:	2200      	movs	r2, #0
 800123a:	61bb      	str	r3, [r7, #24]
 800123c:	61fa      	str	r2, [r7, #28]
 800123e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001242:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001246:	f7fe ffc5 	bl	80001d4 <__aeabi_uldivmod>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4613      	mov	r3, r2
 8001250:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001252:	e053      	b.n	80012fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001254:	4b35      	ldr	r3, [pc, #212]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	099b      	lsrs	r3, r3, #6
 800125a:	2200      	movs	r2, #0
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	617a      	str	r2, [r7, #20]
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001266:	f04f 0b00 	mov.w	fp, #0
 800126a:	4652      	mov	r2, sl
 800126c:	465b      	mov	r3, fp
 800126e:	f04f 0000 	mov.w	r0, #0
 8001272:	f04f 0100 	mov.w	r1, #0
 8001276:	0159      	lsls	r1, r3, #5
 8001278:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800127c:	0150      	lsls	r0, r2, #5
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	ebb2 080a 	subs.w	r8, r2, sl
 8001286:	eb63 090b 	sbc.w	r9, r3, fp
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001296:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800129a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800129e:	ebb2 0408 	subs.w	r4, r2, r8
 80012a2:	eb63 0509 	sbc.w	r5, r3, r9
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	00eb      	lsls	r3, r5, #3
 80012b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012b4:	00e2      	lsls	r2, r4, #3
 80012b6:	4614      	mov	r4, r2
 80012b8:	461d      	mov	r5, r3
 80012ba:	eb14 030a 	adds.w	r3, r4, sl
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	eb45 030b 	adc.w	r3, r5, fp
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	f04f 0300 	mov.w	r3, #0
 80012ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80012d2:	4629      	mov	r1, r5
 80012d4:	028b      	lsls	r3, r1, #10
 80012d6:	4621      	mov	r1, r4
 80012d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80012dc:	4621      	mov	r1, r4
 80012de:	028a      	lsls	r2, r1, #10
 80012e0:	4610      	mov	r0, r2
 80012e2:	4619      	mov	r1, r3
 80012e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e6:	2200      	movs	r2, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	60fa      	str	r2, [r7, #12]
 80012ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012f0:	f7fe ff70 	bl	80001d4 <__aeabi_uldivmod>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4613      	mov	r3, r2
 80012fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_RCC_GetSysClockFreq+0x180>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	0c1b      	lsrs	r3, r3, #16
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	3301      	adds	r3, #1
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800130c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800130e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001310:	fbb2 f3f3 	udiv	r3, r2, r3
 8001314:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001316:	e002      	b.n	800131e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001318:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_RCC_GetSysClockFreq+0x184>)
 800131a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800131c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800131e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001320:	4618      	mov	r0, r3
 8001322:	3740      	adds	r7, #64	@ 0x40
 8001324:	46bd      	mov	sp, r7
 8001326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	00f42400 	.word	0x00f42400
 8001334:	017d7840 	.word	0x017d7840

08001338 <BNO055_Init>:
#define BNO055_PWR_LOWPOWER   0x01
#define BNO055_PWR_SUSPEND    0x02


void BNO055_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_CONFIG);
 800133c:	2200      	movs	r2, #0
 800133e:	213d      	movs	r1, #61	@ 0x3d
 8001340:	2029      	movs	r0, #41	@ 0x29
 8001342:	f000 f8f5 	bl	8001530 <I2C1_WriteReg>
    HAL_Delay(25);
 8001346:	2019      	movs	r0, #25
 8001348:	f7ff fac8 	bl	80008dc <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PAGE_ID, 0x00);
 800134c:	2200      	movs	r2, #0
 800134e:	2107      	movs	r1, #7
 8001350:	2029      	movs	r0, #41	@ 0x29
 8001352:	f000 f8ed 	bl	8001530 <I2C1_WriteReg>
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PWR_MODE, BNO055_PWR_NORMAL);
 8001356:	2200      	movs	r2, #0
 8001358:	213e      	movs	r1, #62	@ 0x3e
 800135a:	2029      	movs	r0, #41	@ 0x29
 800135c:	f000 f8e8 	bl	8001530 <I2C1_WriteReg>
    HAL_Delay(10);
 8001360:	200a      	movs	r0, #10
 8001362:	f7ff fabb 	bl	80008dc <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_NDOF);
 8001366:	220c      	movs	r2, #12
 8001368:	213d      	movs	r1, #61	@ 0x3d
 800136a:	2029      	movs	r0, #41	@ 0x29
 800136c:	f000 f8e0 	bl	8001530 <I2C1_WriteReg>
    HAL_Delay(20);
 8001370:	2014      	movs	r0, #20
 8001372:	f7ff fab3 	bl	80008dc <HAL_Delay>
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}

0800137a <BNO055_ReadReg>:
/* ================== BNO055 helpers ================== */
uint8_t BNO055_ReadReg(uint8_t reg)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b084      	sub	sp, #16
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	71fb      	strb	r3, [r7, #7]
    uint8_t val = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	73fb      	strb	r3, [r7, #15]
    I2C1_ReadMulti(BNO055_I2C_ADDR, reg, &val, 1);
 8001388:	f107 020f 	add.w	r2, r7, #15
 800138c:	79f9      	ldrb	r1, [r7, #7]
 800138e:	2301      	movs	r3, #1
 8001390:	2029      	movs	r0, #41	@ 0x29
 8001392:	f000 f927 	bl	80015e4 <I2C1_ReadMulti>
    return val;
 8001396:	7bfb      	ldrb	r3, [r7, #15]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <BNO055_ReadEuler_raw>:

/* ================== Read Euler raw (1/16 deg) ================== */
void BNO055_ReadEuler_raw(int16_t *x, int16_t *y, int16_t *z)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
    uint8_t b[6];
    I2C1_ReadMulti(BNO055_I2C_ADDR, BNO055_EUL_X_LSB, b, 6);
 80013ac:	f107 0210 	add.w	r2, r7, #16
 80013b0:	2306      	movs	r3, #6
 80013b2:	211a      	movs	r1, #26
 80013b4:	2029      	movs	r0, #41	@ 0x29
 80013b6:	f000 f915 	bl	80015e4 <I2C1_ReadMulti>

    *x = (int16_t)((b[1]<<8)|b[0]);
 80013ba:	7c7b      	ldrb	r3, [r7, #17]
 80013bc:	b21b      	sxth	r3, r3
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	7c3b      	ldrb	r3, [r7, #16]
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b21a      	sxth	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((b[3]<<8)|b[2]);
 80013ce:	7cfb      	ldrb	r3, [r7, #19]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	7cbb      	ldrb	r3, [r7, #18]
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b21a      	sxth	r2, r3
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((b[5]<<8)|b[4]);
 80013e2:	7d7b      	ldrb	r3, [r7, #21]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	7d3b      	ldrb	r3, [r7, #20]
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	4313      	orrs	r3, r2
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	801a      	strh	r2, [r3, #0]
}
 80013f6:	bf00      	nop
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <I2C1_Master_Init>:
#define GPIOB_BASE_ADDR      0x40020400
#define GPIOD_BASE_ADDR      0x40020C00
#define I2C1_BASE_ADDR       0x40005400

void I2C1_Master_Init()
{
 8001400:	b480      	push	{r7}
 8001402:	b08d      	sub	sp, #52	@ 0x34
 8001404:	af00      	add	r7, sp, #0
    volatile uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 8001406:	4b3f      	ldr	r3, [pc, #252]	@ (8001504 <I2C1_Master_Init+0x104>)
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
    volatile uint32_t* RCC_APB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x40);
 800140a:	4b3f      	ldr	r3, [pc, #252]	@ (8001508 <I2C1_Master_Init+0x108>)
 800140c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *RCC_AHB1ENR |= (1 << 1); // GPIOB
 800140e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f043 0202 	orr.w	r2, r3, #2
 8001416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001418:	601a      	str	r2, [r3, #0]
    *RCC_APB1ENR |= (1 << 21); // I2C1
 800141a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001424:	601a      	str	r2, [r3, #0]

    volatile uint32_t* MODER   = (uint32_t*)(GPIOB_BASE_ADDR + 0x00);
 8001426:	4b39      	ldr	r3, [pc, #228]	@ (800150c <I2C1_Master_Init+0x10c>)
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
    volatile uint32_t* OTYPER  = (uint32_t*)(GPIOB_BASE_ADDR + 0x04);
 800142a:	4b39      	ldr	r3, [pc, #228]	@ (8001510 <I2C1_Master_Init+0x110>)
 800142c:	623b      	str	r3, [r7, #32]
    volatile uint32_t* OSPEEDR = (uint32_t*)(GPIOB_BASE_ADDR + 0x08);
 800142e:	4b39      	ldr	r3, [pc, #228]	@ (8001514 <I2C1_Master_Init+0x114>)
 8001430:	61fb      	str	r3, [r7, #28]
    volatile uint32_t* PUPDR   = (uint32_t*)(GPIOB_BASE_ADDR + 0x0C);
 8001432:	4b39      	ldr	r3, [pc, #228]	@ (8001518 <I2C1_Master_Init+0x118>)
 8001434:	61bb      	str	r3, [r7, #24]
//    volatile uint32_t* AFRL    = (uint32_t*)(GPIOB_BASE_ADDR + 0x20);
    volatile uint32_t* AFRH    = (uint32_t*)(GPIOB_BASE_ADDR + 0x24);
 8001436:	4b39      	ldr	r3, [pc, #228]	@ (800151c <I2C1_Master_Init+0x11c>)
 8001438:	617b      	str	r3, [r7, #20]

    *MODER &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 800143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8001442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001444:	601a      	str	r2, [r3, #0]
    *MODER |=  ((0b10<<(8*2)) | (0b10<<(9*2)));  // AF
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f443 2220 	orr.w	r2, r3, #655360	@ 0xa0000
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	601a      	str	r2, [r3, #0]

    *OTYPER |= (1<<8) | (1<<9);                  // OD
 8001452:	6a3b      	ldr	r3, [r7, #32]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	601a      	str	r2, [r3, #0]

    *OSPEEDR |= (0b11<<(8*2)) | (0b11<<(9*2));   // High
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f443 2270 	orr.w	r2, r3, #983040	@ 0xf0000
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	601a      	str	r2, [r3, #0]

    *PUPDR &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	601a      	str	r2, [r3, #0]
    *PUPDR |=  ((0b01<<(8*2)) | (0b01<<(9*2)));  // Pull-up
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f443 22a0 	orr.w	r2, r3, #327680	@ 0x50000
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	601a      	str	r2, [r3, #0]

    *AFRH &= ~(0xF<<(0*4));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f023 020f 	bic.w	r2, r3, #15
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(0*4));
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f043 0204 	orr.w	r2, r3, #4
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	601a      	str	r2, [r3, #0]
    *AFRH &= ~(0xF<<(1*4));
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(1*4));
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	601a      	str	r2, [r3, #0]

    volatile uint32_t* CR1   = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 80014b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <I2C1_Master_Init+0x120>)
 80014b4:	613b      	str	r3, [r7, #16]
    volatile uint32_t* CR2   = (uint32_t*)(I2C1_BASE_ADDR + 0x04);
 80014b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <I2C1_Master_Init+0x124>)
 80014b8:	60fb      	str	r3, [r7, #12]
    volatile uint32_t* CCR   = (uint32_t*)(I2C1_BASE_ADDR + 0x1C);
 80014ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <I2C1_Master_Init+0x128>)
 80014bc:	60bb      	str	r3, [r7, #8]
    volatile uint32_t* TRISE = (uint32_t*)(I2C1_BASE_ADDR + 0x20);
 80014be:	4b1b      	ldr	r3, [pc, #108]	@ (800152c <I2C1_Master_Init+0x12c>)
 80014c0:	607b      	str	r3, [r7, #4]

    *CR1 &= ~(1<<0);   // PE=0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f023 0201 	bic.w	r2, r3, #1
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	601a      	str	r2, [r3, #0]
    *CR2 = 16;         // PCLK1=16MHz
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2210      	movs	r2, #16
 80014d2:	601a      	str	r2, [r3, #0]
    *CCR = 80;         // 100kHz
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	2250      	movs	r2, #80	@ 0x50
 80014d8:	601a      	str	r2, [r3, #0]
    *TRISE = 17;       // 1000ns @16MHz
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2211      	movs	r2, #17
 80014de:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<10);   // ACK
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<0);    // PE=1
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f043 0201 	orr.w	r2, r3, #1
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	3734      	adds	r7, #52	@ 0x34
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	40023830 	.word	0x40023830
 8001508:	40023840 	.word	0x40023840
 800150c:	40020400 	.word	0x40020400
 8001510:	40020404 	.word	0x40020404
 8001514:	40020408 	.word	0x40020408
 8001518:	4002040c 	.word	0x4002040c
 800151c:	40020424 	.word	0x40020424
 8001520:	40005400 	.word	0x40005400
 8001524:	40005404 	.word	0x40005404
 8001528:	4000541c 	.word	0x4000541c
 800152c:	40005420 	.word	0x40005420

08001530 <I2C1_WriteReg>:

void I2C1_WriteReg(uint8_t dev, uint8_t reg, uint8_t data)
{
 8001530:	b480      	push	{r7}
 8001532:	b087      	sub	sp, #28
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
 800153a:	460b      	mov	r3, r1
 800153c:	71bb      	strb	r3, [r7, #6]
 800153e:	4613      	mov	r3, r2
 8001540:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 8001542:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <I2C1_WriteReg+0xa4>)
 8001544:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 8001546:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <I2C1_WriteReg+0xa8>)
 8001548:	613b      	str	r3, [r7, #16]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 800154a:	4b24      	ldr	r3, [pc, #144]	@ (80015dc <I2C1_WriteReg+0xac>)
 800154c:	60fb      	str	r3, [r7, #12]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 800154e:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <I2C1_WriteReg+0xb0>)
 8001550:	60bb      	str	r3, [r7, #8]

    *CR1 |= (1<<8);                    // START
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));                // SB
 800155e:	bf00      	nop
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f9      	beq.n	8001560 <I2C1_WriteReg+0x30>

    *DR = dev << 1;                    // Write
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	005a      	lsls	r2, r3, #1
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));           // ADDR
 8001574:	bf00      	nop
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f9      	beq.n	8001576 <I2C1_WriteReg+0x46>
    (void)*SR2;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));           // TxE
 8001586:	bf00      	nop
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0f9      	beq.n	8001588 <I2C1_WriteReg+0x58>
    *DR = reg;
 8001594:	79ba      	ldrb	r2, [r7, #6]
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 800159a:	bf00      	nop
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f9      	beq.n	800159c <I2C1_WriteReg+0x6c>
    *DR = data;
 80015a8:	797a      	ldrb	r2, [r7, #5]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<2)));           // BTF
 80015ae:	bf00      	nop
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0304 	and.w	r3, r3, #4
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f9      	beq.n	80015b0 <I2C1_WriteReg+0x80>
    *CR1 |= (1<<9);                    // STOP
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	40005400 	.word	0x40005400
 80015d8:	40005414 	.word	0x40005414
 80015dc:	40005418 	.word	0x40005418
 80015e0:	40005410 	.word	0x40005410

080015e4 <I2C1_ReadMulti>:
void I2C1_ReadMulti(uint8_t dev, uint8_t reg, uint8_t *buf, uint8_t len)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b089      	sub	sp, #36	@ 0x24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	603a      	str	r2, [r7, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
 80015f2:	460b      	mov	r3, r1
 80015f4:	71bb      	strb	r3, [r7, #6]
 80015f6:	4613      	mov	r3, r2
 80015f8:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 80015fa:	4b42      	ldr	r3, [pc, #264]	@ (8001704 <I2C1_ReadMulti+0x120>)
 80015fc:	61bb      	str	r3, [r7, #24]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 80015fe:	4b42      	ldr	r3, [pc, #264]	@ (8001708 <I2C1_ReadMulti+0x124>)
 8001600:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 8001602:	4b42      	ldr	r3, [pc, #264]	@ (800170c <I2C1_ReadMulti+0x128>)
 8001604:	613b      	str	r3, [r7, #16]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 8001606:	4b42      	ldr	r3, [pc, #264]	@ (8001710 <I2C1_ReadMulti+0x12c>)
 8001608:	60fb      	str	r3, [r7, #12]

    /* Write register address */
    *CR1 |= (1<<8);
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 8001616:	bf00      	nop
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f9      	beq.n	8001618 <I2C1_ReadMulti+0x34>
    *DR = dev << 1;
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	005a      	lsls	r2, r3, #1
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 800162c:	bf00      	nop
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d0f9      	beq.n	800162e <I2C1_ReadMulti+0x4a>
    (void)*SR2;
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));
 800163e:	bf00      	nop
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0f9      	beq.n	8001640 <I2C1_ReadMulti+0x5c>
    *DR = reg;
 800164c:	79ba      	ldrb	r2, [r7, #6]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 8001652:	bf00      	nop
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800165c:	2b00      	cmp	r3, #0
 800165e:	d0f9      	beq.n	8001654 <I2C1_ReadMulti+0x70>

    /* Repeated START  Read */
    *CR1 |= (1<<8);
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 800166c:	bf00      	nop
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f9      	beq.n	800166e <I2C1_ReadMulti+0x8a>
    *DR = (dev << 1) | 1;
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	461a      	mov	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 8001688:	bf00      	nop
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f9      	beq.n	800168a <I2C1_ReadMulti+0xa6>
    (void)*SR2;
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	681b      	ldr	r3, [r3, #0]

    for(uint8_t i=0;i<len;i++)
 800169a:	2300      	movs	r3, #0
 800169c:	77fb      	strb	r3, [r7, #31]
 800169e:	e021      	b.n	80016e4 <I2C1_ReadMulti+0x100>
    {
        if(i == len-1)
 80016a0:	7ffa      	ldrb	r2, [r7, #31]
 80016a2:	797b      	ldrb	r3, [r7, #5]
 80016a4:	3b01      	subs	r3, #1
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d10b      	bne.n	80016c2 <I2C1_ReadMulti+0xde>
        {
            *CR1 &= ~(1<<10);  // ACK = 0
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	601a      	str	r2, [r3, #0]
            *CR1 |= (1<<9);    // STOP
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	601a      	str	r2, [r3, #0]
        }
        while(!(*SR1 & (1<<6))); // RxNE
 80016c2:	bf00      	nop
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f9      	beq.n	80016c4 <I2C1_ReadMulti+0xe0>
        buf[i] = *DR;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6819      	ldr	r1, [r3, #0]
 80016d4:	7ffb      	ldrb	r3, [r7, #31]
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	4413      	add	r3, r2
 80016da:	b2ca      	uxtb	r2, r1
 80016dc:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<len;i++)
 80016de:	7ffb      	ldrb	r3, [r7, #31]
 80016e0:	3301      	adds	r3, #1
 80016e2:	77fb      	strb	r3, [r7, #31]
 80016e4:	7ffa      	ldrb	r2, [r7, #31]
 80016e6:	797b      	ldrb	r3, [r7, #5]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d3d9      	bcc.n	80016a0 <I2C1_ReadMulti+0xbc>
    }
    *CR1 |= (1<<10); // ACK li
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	601a      	str	r2, [r3, #0]
}
 80016f8:	bf00      	nop
 80016fa:	3724      	adds	r7, #36	@ 0x24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	40005400 	.word	0x40005400
 8001708:	40005414 	.word	0x40005414
 800170c:	40005418 	.word	0x40005418
 8001710:	40005410 	.word	0x40005410

08001714 <CHI_UART_Transmit>:
#define GPIOA_BASE_ADDR    0x40020000UL
#define USART1_BASE_ADDR   0x40011000UL


void CHI_UART_Transmit(uint8_t data)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
    uint32_t* USART_SR = (uint32_t*)(USART1_BASE_ADDR + 0x00);
 800171e:	4b0f      	ldr	r3, [pc, #60]	@ (800175c <CHI_UART_Transmit+0x48>)
 8001720:	60fb      	str	r3, [r7, #12]
    uint32_t* USART_DR = (uint32_t*)(USART1_BASE_ADDR + 0x04);
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <CHI_UART_Transmit+0x4c>)
 8001724:	60bb      	str	r3, [r7, #8]

    while(((*USART_SR >> 7) & 1) == 0);   // TXE
 8001726:	bf00      	nop
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	09db      	lsrs	r3, r3, #7
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f8      	beq.n	8001728 <CHI_UART_Transmit+0x14>
    *USART_DR = data;
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	601a      	str	r2, [r3, #0]
    while(((*USART_SR >> 6) & 1) == 0);   // TC
 800173c:	bf00      	nop
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	099b      	lsrs	r3, r3, #6
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0f8      	beq.n	800173e <CHI_UART_Transmit+0x2a>
}
 800174c:	bf00      	nop
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40011000 	.word	0x40011000
 8001760:	40011004 	.word	0x40011004

08001764 <CHI_UART_init>:

void CHI_UART_init(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b087      	sub	sp, #28
 8001768:	af00      	add	r7, sp, #0
    /* ===== Enable clocks ===== */
    uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 800176a:	4b3c      	ldr	r3, [pc, #240]	@ (800185c <CHI_UART_init+0xf8>)
 800176c:	617b      	str	r3, [r7, #20]
    uint32_t* RCC_APB2ENR = (uint32_t*)(RCC_BASE_ADDR + 0x44);
 800176e:	4b3c      	ldr	r3, [pc, #240]	@ (8001860 <CHI_UART_init+0xfc>)
 8001770:	613b      	str	r3, [r7, #16]

    *RCC_AHB1ENR |= (1 << 0);    // GPIOA clock
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f043 0201 	orr.w	r2, r3, #1
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	601a      	str	r2, [r3, #0]
    *RCC_APB2ENR |= (1 << 4);    // USART1 clock
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f043 0210 	orr.w	r2, r3, #16
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	601a      	str	r2, [r3, #0]

    /* ===== GPIO PA9, PA10 alternate function ===== */
    uint32_t* GPIOA_MODER = (uint32_t*)(GPIOA_BASE_ADDR + 0x00);
 800178a:	4b36      	ldr	r3, [pc, #216]	@ (8001864 <CHI_UART_init+0x100>)
 800178c:	60fb      	str	r3, [r7, #12]
    uint32_t* GPIOA_AFRH  = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
 800178e:	4b36      	ldr	r3, [pc, #216]	@ (8001868 <CHI_UART_init+0x104>)
 8001790:	60bb      	str	r3, [r7, #8]

    /* PA9 -> USART1_TX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (9 * 2));
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (9 * 2));
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((9 - 8) * 4));
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((9 - 8) * 4));
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f043 0270 	orr.w	r2, r3, #112	@ 0x70
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	601a      	str	r2, [r3, #0]

    /* PA10 -> USART1_RX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (10 * 2));
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (10 * 2));
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((10 - 8) * 4));
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((10 - 8) * 4));
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	601a      	str	r2, [r3, #0]

    /* ===== USART1 configuration ===== */
    uint32_t* USART1_BRR = (uint32_t*)(USART1_BASE_ADDR + 0x08);
 80017f2:	4b1e      	ldr	r3, [pc, #120]	@ (800186c <CHI_UART_init+0x108>)
 80017f4:	607b      	str	r3, [r7, #4]
    uint32_t* USART1_CR1 = (uint32_t*)(USART1_BASE_ADDR + 0x0C);
 80017f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001870 <CHI_UART_init+0x10c>)
 80017f8:	603b      	str	r3, [r7, #0]

    /* Baudrate = 9600, PCLK2 = 16 MHz
       USARTDIV = 16MHz / (16 * 9600) = 104.166 */
    *USART1_BRR = (104 << 4) | (3 << 0);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f240 6283 	movw	r2, #1667	@ 0x683
 8001800:	601a      	str	r2, [r3, #0]

    *USART1_CR1 = 0;
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 15);   // Oversampling 16
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 12);   // 8-bit data
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 10);   // No parity
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 2);    // RE
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f043 0204 	orr.w	r2, r3, #4
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 3);    // TE
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f043 0208 	orr.w	r2, r3, #8
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 13);   // UE
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	601a      	str	r2, [r3, #0]
}
 8001850:	bf00      	nop
 8001852:	371c      	adds	r7, #28
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	40023830 	.word	0x40023830
 8001860:	40023844 	.word	0x40023844
 8001864:	40020000 	.word	0x40020000
 8001868:	40020024 	.word	0x40020024
 800186c:	40011008 	.word	0x40011008
 8001870:	4001100c 	.word	0x4001100c

08001874 <CHI_UART_send_number>:

void CHI_UART_send_number(int num)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
    char buf[12];
    int i = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]

    if (num == 0)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d103      	bne.n	800188e <CHI_UART_send_number+0x1a>
    {
        CHI_UART_Transmit('0');
 8001886:	2030      	movs	r0, #48	@ 0x30
 8001888:	f7ff ff44 	bl	8001714 <CHI_UART_Transmit>
 800188c:	e038      	b.n	8001900 <CHI_UART_send_number+0x8c>
        return;
    }

    if (num < 0)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	da24      	bge.n	80018de <CHI_UART_send_number+0x6a>
    {
        CHI_UART_Transmit('-');
 8001894:	202d      	movs	r0, #45	@ 0x2d
 8001896:	f7ff ff3d 	bl	8001714 <CHI_UART_Transmit>
        num = -num;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	425b      	negs	r3, r3
 800189e:	607b      	str	r3, [r7, #4]
    }

    while (num > 0)
 80018a0:	e01d      	b.n	80018de <CHI_UART_send_number+0x6a>
    {
        buf[i++] = (num % 10) + '0';
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <CHI_UART_send_number+0x94>)
 80018a6:	fb83 1302 	smull	r1, r3, r3, r2
 80018aa:	1099      	asrs	r1, r3, #2
 80018ac:	17d3      	asrs	r3, r2, #31
 80018ae:	1ac9      	subs	r1, r1, r3
 80018b0:	460b      	mov	r3, r1
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	440b      	add	r3, r1
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	1ad1      	subs	r1, r2, r3
 80018ba:	b2ca      	uxtb	r2, r1
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	1c59      	adds	r1, r3, #1
 80018c0:	6179      	str	r1, [r7, #20]
 80018c2:	3230      	adds	r2, #48	@ 0x30
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	3318      	adds	r3, #24
 80018c8:	443b      	add	r3, r7
 80018ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        num /= 10;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <CHI_UART_send_number+0x94>)
 80018d2:	fb82 1203 	smull	r1, r2, r2, r3
 80018d6:	1092      	asrs	r2, r2, #2
 80018d8:	17db      	asrs	r3, r3, #31
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	607b      	str	r3, [r7, #4]
    while (num > 0)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	dcde      	bgt.n	80018a2 <CHI_UART_send_number+0x2e>
    }

    while (i--)
 80018e4:	e007      	b.n	80018f6 <CHI_UART_send_number+0x82>
        CHI_UART_Transmit(buf[i]);
 80018e6:	f107 0208 	add.w	r2, r7, #8
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	4413      	add	r3, r2
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff ff0f 	bl	8001714 <CHI_UART_Transmit>
    while (i--)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	1e5a      	subs	r2, r3, #1
 80018fa:	617a      	str	r2, [r7, #20]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d1f2      	bne.n	80018e6 <CHI_UART_send_number+0x72>
}
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	66666667 	.word	0x66666667

0800190c <CHI_UART_print_log>:


void CHI_UART_print_log(char *m)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
    for (int i = 0; m[i]; i++)
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	e009      	b.n	800192e <CHI_UART_print_log+0x22>
    {
        CHI_UART_Transmit((uint8_t)m[i]);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	4413      	add	r3, r2
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fef6 	bl	8001714 <CHI_UART_Transmit>
    for (int i = 0; m[i]; i++)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	3301      	adds	r3, #1
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1ef      	bne.n	800191a <CHI_UART_print_log+0xe>
    }
}
 800193a:	bf00      	nop
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <CHI_UART_send_float>:

void CHI_UART_send_float(float v)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0)
 800194e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001952:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195a:	d508      	bpl.n	800196e <CHI_UART_send_float+0x2a>
    {
        CHI_UART_Transmit('-');
 800195c:	202d      	movs	r0, #45	@ 0x2d
 800195e:	f7ff fed9 	bl	8001714 <CHI_UART_Transmit>
        v = -v;
 8001962:	edd7 7a01 	vldr	s15, [r7, #4]
 8001966:	eef1 7a67 	vneg.f32	s15, s15
 800196a:	edc7 7a01 	vstr	s15, [r7, #4]
    }

    int ip = (int)v;
 800196e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001972:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001976:	ee17 3a90 	vmov	r3, s15
 800197a:	60fb      	str	r3, [r7, #12]
    int fp = (int)((v - ip) * 100);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001986:	ed97 7a01 	vldr	s14, [r7, #4]
 800198a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80019d4 <CHI_UART_send_float+0x90>
 8001992:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001996:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800199a:	ee17 3a90 	vmov	r3, s15
 800199e:	60bb      	str	r3, [r7, #8]

    CHI_UART_send_number(ip);
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	f7ff ff67 	bl	8001874 <CHI_UART_send_number>
    CHI_UART_Transmit('.');
 80019a6:	202e      	movs	r0, #46	@ 0x2e
 80019a8:	f7ff feb4 	bl	8001714 <CHI_UART_Transmit>

    if (fp < 10)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b09      	cmp	r3, #9
 80019b0:	dc02      	bgt.n	80019b8 <CHI_UART_send_float+0x74>
        CHI_UART_Transmit('0');
 80019b2:	2030      	movs	r0, #48	@ 0x30
 80019b4:	f7ff feae 	bl	8001714 <CHI_UART_Transmit>

    CHI_UART_send_number(fp);
 80019b8:	68b8      	ldr	r0, [r7, #8]
 80019ba:	f7ff ff5b 	bl	8001874 <CHI_UART_send_number>
    CHI_UART_Transmit('\r');
 80019be:	200d      	movs	r0, #13
 80019c0:	f7ff fea8 	bl	8001714 <CHI_UART_Transmit>
    CHI_UART_Transmit('\n');
 80019c4:	200a      	movs	r0, #10
 80019c6:	f7ff fea5 	bl	8001714 <CHI_UART_Transmit>
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	42c80000 	.word	0x42c80000

080019d8 <memset>:
 80019d8:	4402      	add	r2, r0
 80019da:	4603      	mov	r3, r0
 80019dc:	4293      	cmp	r3, r2
 80019de:	d100      	bne.n	80019e2 <memset+0xa>
 80019e0:	4770      	bx	lr
 80019e2:	f803 1b01 	strb.w	r1, [r3], #1
 80019e6:	e7f9      	b.n	80019dc <memset+0x4>

080019e8 <__libc_init_array>:
 80019e8:	b570      	push	{r4, r5, r6, lr}
 80019ea:	4d0d      	ldr	r5, [pc, #52]	@ (8001a20 <__libc_init_array+0x38>)
 80019ec:	4c0d      	ldr	r4, [pc, #52]	@ (8001a24 <__libc_init_array+0x3c>)
 80019ee:	1b64      	subs	r4, r4, r5
 80019f0:	10a4      	asrs	r4, r4, #2
 80019f2:	2600      	movs	r6, #0
 80019f4:	42a6      	cmp	r6, r4
 80019f6:	d109      	bne.n	8001a0c <__libc_init_array+0x24>
 80019f8:	4d0b      	ldr	r5, [pc, #44]	@ (8001a28 <__libc_init_array+0x40>)
 80019fa:	4c0c      	ldr	r4, [pc, #48]	@ (8001a2c <__libc_init_array+0x44>)
 80019fc:	f000 f818 	bl	8001a30 <_init>
 8001a00:	1b64      	subs	r4, r4, r5
 8001a02:	10a4      	asrs	r4, r4, #2
 8001a04:	2600      	movs	r6, #0
 8001a06:	42a6      	cmp	r6, r4
 8001a08:	d105      	bne.n	8001a16 <__libc_init_array+0x2e>
 8001a0a:	bd70      	pop	{r4, r5, r6, pc}
 8001a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a10:	4798      	blx	r3
 8001a12:	3601      	adds	r6, #1
 8001a14:	e7ee      	b.n	80019f4 <__libc_init_array+0xc>
 8001a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a1a:	4798      	blx	r3
 8001a1c:	3601      	adds	r6, #1
 8001a1e:	e7f2      	b.n	8001a06 <__libc_init_array+0x1e>
 8001a20:	08001ad8 	.word	0x08001ad8
 8001a24:	08001ad8 	.word	0x08001ad8
 8001a28:	08001ad8 	.word	0x08001ad8
 8001a2c:	08001adc 	.word	0x08001adc

08001a30 <_init>:
 8001a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a32:	bf00      	nop
 8001a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a36:	bc08      	pop	{r3}
 8001a38:	469e      	mov	lr, r3
 8001a3a:	4770      	bx	lr

08001a3c <_fini>:
 8001a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a3e:	bf00      	nop
 8001a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a42:	bc08      	pop	{r3}
 8001a44:	469e      	mov	lr, r3
 8001a46:	4770      	bx	lr
