--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml syncDemicalSubsCounter_12.twx syncDemicalSubsCounter_12.ncd
-o syncDemicalSubsCounter_12.twr syncDemicalSubsCounter_12.pcf -ucf
syncDemicalSubsCounter_12.ucf

Design file:              syncDemicalSubsCounter_12.ncd
Physical constraint file: syncDemicalSubsCounter_12.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
en          |    0.089(R)|      FAST  |    1.941(R)|      SLOW  |clk_BUFGP         |   0.000|
mr          |    0.444(R)|      FAST  |    1.849(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
co          |         8.851(R)|      SLOW  |         3.404(R)|      FAST  |clk_BUFGP         |   0.000|
q<0>        |         8.695(R)|      SLOW  |         3.342(R)|      FAST  |clk_BUFGP         |   0.000|
q<1>        |         8.748(R)|      SLOW  |         3.354(R)|      FAST  |clk_BUFGP         |   0.000|
q<2>        |         8.750(R)|      SLOW  |         3.372(R)|      FAST  |clk_BUFGP         |   0.000|
q<3>        |         8.772(R)|      SLOW  |         3.350(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.221|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 16 19:54:52 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4948 MB



