22-Mar-2024 11:27:39 GMT  Initiating request to open file file:/hdfs/user/ec6821/TauJetMet/LocalInputs/Spring23/TTbar_0PU_027ae7f6-22f1-46ba-aa35-f0f50a8eb1a5.root
22-Mar-2024 11:27:47 GMT  Successfully opened file file:/hdfs/user/ec6821/TauJetMet/LocalInputs/Spring23/TTbar_0PU_027ae7f6-22f1-46ba-aa35-f0f50a8eb1a5.root
Doing Stage 2 FPGA -> Stage 1 link mapping
Got a stage 2 ID : 0
---> Link ID : 0 true
---> Link ID : 1 true
---> Link ID : 2 false
---> Link ID : 3 true
---> Link ID : 4 true
---> Link ID : 5 false
---> Link ID : 6 true
---> Link ID : 7 true
---> Link ID : 8 false
---> Link ID : 9 true
---> Link ID : 10 true
---> Link ID : 11 false
---> Link ID : 12 true
---> Link ID : 13 true
---> Link ID : 14 false
---> Link ID : 15 true
---> Link ID : 16 true
---> Link ID : 17 false
---> Link ID : 18 true
---> Link ID : 19 true
---> Link ID : 20 false
---> Link ID : 21 true
---> Link ID : 22 true
---> Link ID : 23 false
---> Link ID : 24 true
---> Link ID : 25 true
---> Link ID : 26 false
---> Link ID : 27 true
---> Link ID : 28 true
---> Link ID : 29 false
---> Link ID : 30 true
---> Link ID : 31 true
---> Link ID : 32 false
---> Link ID : 33 true
---> Link ID : 34 true
---> Link ID : 35 false
---> Link ID : 36 true
---> Link ID : 37 true
---> Link ID : 38 false
---> Link ID : 39 true
---> Link ID : 40 true
---> Link ID : 41 false
Stage 1 links to Stage 2
---> Link ID, S1 FPGA, S2 FGPA : 0 0 true
---> Link ID, S1 FPGA, S2 FGPA : 1 0 true
---> Link ID, S1 FPGA, S2 FGPA : 2 0 false
---> Link ID, S1 FPGA, S2 FGPA : 3 1 true
---> Link ID, S1 FPGA, S2 FGPA : 4 1 true
---> Link ID, S1 FPGA, S2 FGPA : 5 1 false
---> Link ID, S1 FPGA, S2 FGPA : 6 2 true
---> Link ID, S1 FPGA, S2 FGPA : 7 2 true
---> Link ID, S1 FPGA, S2 FGPA : 8 2 false
---> Link ID, S1 FPGA, S2 FGPA : 9 3 true
---> Link ID, S1 FPGA, S2 FGPA : 10 3 true
---> Link ID, S1 FPGA, S2 FGPA : 11 3 false
---> Link ID, S1 FPGA, S2 FGPA : 12 4 true
---> Link ID, S1 FPGA, S2 FGPA : 13 4 true
---> Link ID, S1 FPGA, S2 FGPA : 14 4 false
---> Link ID, S1 FPGA, S2 FGPA : 15 5 true
---> Link ID, S1 FPGA, S2 FGPA : 16 5 true
---> Link ID, S1 FPGA, S2 FGPA : 17 5 false
---> Link ID, S1 FPGA, S2 FGPA : 18 6 true
---> Link ID, S1 FPGA, S2 FGPA : 19 6 true
---> Link ID, S1 FPGA, S2 FGPA : 20 6 false
---> Link ID, S1 FPGA, S2 FGPA : 21 7 true
---> Link ID, S1 FPGA, S2 FGPA : 22 7 true
---> Link ID, S1 FPGA, S2 FGPA : 23 7 false
---> Link ID, S1 FPGA, S2 FGPA : 24 8 true
---> Link ID, S1 FPGA, S2 FGPA : 25 8 true
---> Link ID, S1 FPGA, S2 FGPA : 26 8 false
---> Link ID, S1 FPGA, S2 FGPA : 27 9 true
---> Link ID, S1 FPGA, S2 FGPA : 28 9 true
---> Link ID, S1 FPGA, S2 FGPA : 29 9 false
---> Link ID, S1 FPGA, S2 FGPA : 30 10 true
---> Link ID, S1 FPGA, S2 FGPA : 31 10 true
---> Link ID, S1 FPGA, S2 FGPA : 32 10 false
---> Link ID, S1 FPGA, S2 FGPA : 33 11 true
---> Link ID, S1 FPGA, S2 FGPA : 34 11 true
---> Link ID, S1 FPGA, S2 FGPA : 35 11 false
---> Link ID, S1 FPGA, S2 FGPA : 36 12 true
---> Link ID, S1 FPGA, S2 FGPA : 37 12 true
---> Link ID, S1 FPGA, S2 FGPA : 38 12 false
---> Link ID, S1 FPGA, S2 FGPA : 39 13 true
---> Link ID, S1 FPGA, S2 FGPA : 40 13 true
---> Link ID, S1 FPGA, S2 FGPA : 41 13 false
In fillMapsFromXML
Opening xml file
Opening channel allocation
Opening channel allocation xml
Opening S1
Open Regions
Open Geometry
Got geometry
Got S1
Got it
module_to_motherboard: 4966
motherboard_to_module: 4966
motherboard_to_region: 1172
region_to_motherboard: 1172
region_to_stage1: 122
stage1_to_region: 122
moduleColIndex_to_s1ChannelFrame: 16012
s1ChannelFrame_to_moduleColIndex: 16012
belink_to_reflink:9072
s1out_to_belink:9072
belink_to_s1out:9072
belink_to_s2in:9072
s2in_to_belink:9072
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 1 0 0 0
S2 FPGA Link type : S2 input channel 2 1 70 0 0 0
616562688 :: 138412102
---> True
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 0 0 0 2
S2 FPGA Link type : S2 input channel 2 1 28 0 0 0
79692288 :: 138412060
---> False
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 2 1 0 2
S2 FPGA Link type : S2 input channel 2 1 0 0 0 0
1421869568 :: 138412032
---> False
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 0 1 0 0
S2 FPGA Link type : S2 input channel 2 1 42 0 0 0
348127232 :: 138412074
---> True
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 0 1 0 1
S2 FPGA Link type : S2 input channel 2 1 56 0 0 0
348127488 :: 138412088
---> True
BE Link type : Backend fibre 1 3 0
Sector, subsector, s1 FPGA, be link : 0 0 0 1
S2 FPGA Link type : S2 input channel 2 1 14 0 0 0
79692032 :: 138412046
---> False
N links : 84
Begin processing the 1st record. Run 1, Event 246001, LumiSection 247 on stream 0 at 22-Mar-2024 11:28:02.732 GMT
Begin processing the 2nd record. Run 1, Event 246005, LumiSection 247 on stream 0 at 22-Mar-2024 11:28:03.679 GMT
22-Mar-2024 11:28:04 GMT  Closed file file:/hdfs/user/ec6821/TauJetMet/LocalInputs/Spring23/TTbar_0PU_027ae7f6-22f1-46ba-aa35-f0f50a8eb1a5.root
