{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 74,
   "id": "6c5162f2",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "# e.g. notebooks/analysis.ipynb â†’ ../module_folder\n",
    "module_path = Path.cwd().parent / \"/module-fuzz/rewiring\"\n",
    "sys.path.insert(0, str(module_path))\n",
    "\n",
    "import generate_verilog as gv  # now works!\n",
    "import IO_map\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "142e8ad2",
   "metadata": {},
   "outputs": [],
   "source": [
    "io_map = IO_map.create_IO_map(\"/module-fuzz/exp/curr_run/wrapper_modules\")\n",
    "max_input = len(io_map[\"input\"])\n",
    "max_output = len(io_map[\"output\"])\n",
    "gv.generate_verilog(\"/module-fuzz/exp/curr_run/wrapper_modules\", \"/module-fuzz/exp/curr_run\", 5)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "id": "28343541",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1\n",
      "3\n",
      "5\n",
      "7\n",
      "9\n",
      "11\n",
      "13\n",
      "15\n",
      "17\n",
      "19\n",
      "21\n",
      "23\n",
      "25\n",
      "27\n",
      "29\n",
      "31\n",
      "33\n",
      "35\n",
      "37\n",
      "39\n",
      "41\n",
      "43\n",
      "45\n",
      "47\n",
      "49\n",
      "51\n",
      "53\n",
      "55\n",
      "57\n",
      "59\n",
      "61\n",
      "63\n",
      "65\n",
      "67\n",
      "69\n",
      "71\n",
      "73\n",
      "75\n",
      "77\n",
      "79\n",
      "81\n",
      "83\n",
      "85\n",
      "87\n",
      "89\n",
      "91\n",
      "93\n",
      "95\n",
      "97\n",
      "99\n",
      "101\n",
      "103\n",
      "105\n",
      "107\n",
      "109\n",
      "111\n",
      "113\n",
      "115\n",
      "117\n",
      "119\n",
      "121\n",
      "123\n",
      "125\n",
      "127\n",
      "129\n",
      "131\n",
      "133\n",
      "135\n",
      "137\n",
      "139\n",
      "141\n",
      "143\n",
      "145\n",
      "147\n",
      "149\n",
      "151\n",
      "153\n",
      "155\n",
      "157\n",
      "159\n",
      "161\n",
      "163\n",
      "165\n",
      "167\n",
      "169\n",
      "171\n",
      "173\n",
      "175\n",
      "177\n",
      "179\n",
      "181\n",
      "183\n",
      "185\n",
      "187\n",
      "189\n",
      "191\n",
      "193\n",
      "195\n",
      "197\n",
      "199\n",
      "201\n",
      "203\n",
      "205\n",
      "207\n",
      "209\n",
      "211\n",
      "213\n",
      "215\n",
      "217\n",
      "219\n",
      "221\n",
      "223\n",
      "225\n",
      "227\n",
      "229\n",
      "231\n",
      "233\n",
      "235\n",
      "237\n",
      "239\n",
      "241\n",
      "243\n",
      "245\n",
      "247\n",
      "249\n",
      "251\n",
      "253\n",
      "255\n",
      "257\n",
      "259\n",
      "261\n",
      "263\n",
      "265\n",
      "267\n",
      "269\n",
      "271\n",
      "273\n",
      "275\n",
      "277\n",
      "279\n",
      "281\n",
      "283\n",
      "285\n",
      "287\n",
      "289\n",
      "291\n",
      "293\n",
      "295\n",
      "297\n",
      "299\n",
      "301\n",
      "303\n",
      "305\n",
      "307\n",
      "309\n",
      "311\n",
      "313\n",
      "315\n",
      "317\n",
      "319\n",
      "321\n",
      "323\n",
      "325\n",
      "327\n",
      "329\n",
      "331\n",
      "333\n",
      "335\n",
      "337\n",
      "339\n",
      "341\n",
      "343\n",
      "345\n",
      "347\n",
      "349\n",
      "351\n",
      "353\n",
      "355\n",
      "357\n",
      "359\n",
      "361\n",
      "363\n",
      "365\n",
      "367\n",
      "369\n",
      "371\n",
      "373\n",
      "375\n",
      "377\n",
      "379\n",
      "381\n"
     ]
    }
   ],
   "source": [
    "for input_size in range(1, max_input + 1, 2):\n",
    "    print(input_size)\n",
    "    #gv.generate_verilog(\"/module-fuzz/coverage_library_IO_flattened\", \"/module-fuzz/exp/curr_run\", input_size, output_size=max_output, output_internal_wires=True)\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "id": "a9c6eec8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "382\n",
      "477\n"
     ]
    }
   ],
   "source": [
    "print(max_input)\n",
    "print(max_output)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "39aaa538",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!/usr/bin/env python3\n",
    "import argparse, textwrap, subprocess, os, re, sys\n",
    "\n",
    "TB_NAME      = \"tb\"\n",
    "TB_SV_FILE   = f\"{TB_NAME}.sv\"\n",
    "MAIN_CPP     = \"sim_main.cpp\"\n",
    "OBJ_DIR      = \"obj_dir\"\n",
    "WRAPPER_EXEC = os.path.join(OBJ_DIR, f\"V{TB_NAME}\")\n",
    "\n",
    "TB_TEMPLATE = textwrap.dedent(\"\"\"\\\n",
    "    `timescale 1ns/1ps\n",
    "    `default_nettype none\n",
    "\n",
    "    module {tb_name};\n",
    "      parameter int IN_WIDTH  = {in_width};\n",
    "      parameter int OUT_WIDTH = {out_width};\n",
    "      parameter int CYCLES     = {cycles};\n",
    "\n",
    "      // DUT interface\n",
    "      logic clk = 0;\n",
    "      logic rst_n;\n",
    "      logic [IN_WIDTH-1:0]  in_flat;\n",
    "      wire  [OUT_WIDTH-1:0] out_flat;\n",
    "\n",
    "      // instantiate DUT\n",
    "      top dut (\n",
    "        .in_flat(in_flat),\n",
    "        .out_flat(out_flat)\n",
    "      );\n",
    "\n",
    "      // counters\n",
    "      integer i;\n",
    "      integer z_count, x_count, normal_count;\n",
    "\n",
    "      // clock\n",
    "      always #5 clk = ~clk;\n",
    "\n",
    "      initial begin\n",
    "        $dumpfile(\"tb.vcd\");\n",
    "        $dumpvars(0, {tb_name});\n",
    "\n",
    "        rst_n = 0;\n",
    "        #10;\n",
    "        rst_n = 1;\n",
    "\n",
    "        z_count      = 0;\n",
    "        x_count      = 0;\n",
    "        normal_count = 0;\n",
    "\n",
    "        for (i = 0; i < CYCLES; i++) begin\n",
    "          @(posedge clk);\n",
    "          in_flat = $urandom;\n",
    "\n",
    "          #1; // wait for outputs\n",
    "\n",
    "          // count bit-states\n",
    "          for (int j = 0; j < OUT_WIDTH; j++) begin\n",
    "            casez (out_flat[j])\n",
    "              1'bz: z_count++;\n",
    "              1'bx: x_count++;\n",
    "              default: normal_count++;\n",
    "            endcase\n",
    "          end\n",
    "        end\n",
    "\n",
    "        $display(\"TOTAL_Z_BITS:      %0d\", z_count);\n",
    "        $display(\"TOTAL_X_BITS:      %0d\", x_count);\n",
    "        $display(\"TOTAL_NORMAL_BITS: %0d\", normal_count);\n",
    "        $finish;\n",
    "      end\n",
    "    endmodule\n",
    "    \"\"\")\n",
    "\n",
    "MAIN_CPP_TEMPLATE = textwrap.dedent(\"\"\"\\\n",
    "    #include \"V{tb_name}.h\"\n",
    "    #include \"verilated.h\"\n",
    "    int main(int argc, char **argv) {{\n",
    "      Verilated::commandArgs(argc, argv);\n",
    "      V{tb_name}* tb = new V{tb_name};\n",
    "      while (!Verilated::gotFinish()) {{\n",
    "        tb->eval();\n",
    "      }}\n",
    "      delete tb;\n",
    "      return 0;\n",
    "    }}\n",
    "    \"\"\")\n",
    "\n",
    "def generate_tb(args):\n",
    "    with open(TB_SV_FILE, \"w\") as f:\n",
    "        f.write(TB_TEMPLATE.format(\n",
    "            tb_name   = TB_NAME,\n",
    "            in_width  = args.in_width,\n",
    "            out_width = args.out_width,\n",
    "            cycles    = args.cycles\n",
    "        ))\n",
    "    with open(MAIN_CPP, \"w\") as f:\n",
    "        f.write(MAIN_CPP_TEMPLATE.format(tb_name=TB_NAME))\n",
    "    print(f\"Generated {TB_SV_FILE} + {MAIN_CPP}\")\n",
    "\n",
    "def run_verilator(args):\n",
    "    # ensure output directory exists\n",
    "    if os.path.isdir(OBJ_DIR):\n",
    "        subprocess.run([\"rm\", \"-rf\", OBJ_DIR], check=True)\n",
    "    cmd = [\n",
    "        \"verilator\",\n",
    "        \"--cc\",\n",
    "        *args.dut,\n",
    "        TB_SV_FILE,\n",
    "        \"-I /module-fuzz/exp/curr_run/wrapper_modules\",\n",
    "        \"-I /module-fuzz/exp/curr_run/base_modules\"\n",
    "        \"--exe\", MAIN_CPP,\n",
    "        \"--build\",\n",
    "        \"--Mdir\", OBJ_DIR\n",
    "    ]\n",
    "    print(\"Invoking Verilator:\", \" \".join(cmd))\n",
    "    subprocess.run(cmd, check=True)\n",
    "\n",
    "def run_simulation():\n",
    "    print(\"Running simulation...\")\n",
    "    p = subprocess.run([WRAPPER_EXEC], stdout=subprocess.PIPE, stderr=subprocess.PIPE, text=True)\n",
    "    if p.returncode != 0:\n",
    "        print(\"Simulation failed:\", p.stderr, file=sys.stderr)\n",
    "        sys.exit(1)\n",
    "    return p.stdout\n",
    "\n",
    "def parse_and_report(output):\n",
    "    z = int(re.search(r\"TOTAL_Z_BITS:\\s+(\\d+)\",      output).group(1))\n",
    "    x = int(re.search(r\"TOTAL_X_BITS:\\s+(\\d+)\",      output).group(1))\n",
    "    n = int(re.search(r\"TOTAL_NORMAL_BITS:\\s+(\\d+)\", output).group(1))\n",
    "    print(output.strip())\n",
    "    ratio = (z+x) / n if n else float('inf')\n",
    "    print(f\"\\nRatio (Z+X) / NORMAL = {z + x} / {n} = {ratio:.3f}\")\n",
    "\n",
    "def main():\n",
    "    p = argparse.ArgumentParser(\n",
    "        description=\"Generate, build & run a generic SV TB that counts Z/X vs normal bits\"\n",
    "    )\n",
    "    p.add_argument(\"--dut\", nargs=\"+\", required=True,\n",
    "                   help=\"Verilog source(s) for your DUT (e.g., top.sv)\")\n",
    "    p.add_argument(\"--in_width\",  type=int, required=True,\n",
    "                   help=\"width of input bus in_flat\")\n",
    "    p.add_argument(\"--out_width\", type=int, required=True,\n",
    "                   help=\"width of output bus out_flat\")\n",
    "    p.add_argument(\"--cycles\",    type=int, default=1000,\n",
    "                   help=\"how many clock cycles to run\")\n",
    "    p.add_argument(\"--no-run\", action=\"store_true\",\n",
    "                   help=\"only generate TB (don't compile/run)\")\n",
    "    args = p.parse_args()\n",
    "\n",
    "    generate_tb(args)\n",
    "\n",
    "    if args.no_run:\n",
    "        print(\"Done. You can now manually invoke Verilator or run the sim.\")\n",
    "        return\n",
    "\n",
    "    run_verilator(args)\n",
    "    sim_out = run_simulation()\n",
    "    parse_and_report(sim_out)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
