Jung Ho Ahn , William J. Dally , Brucek Khailany , Ujval J. Kapasi , Abhishek Das, Evaluating the Imagine Stream Architecture, ACM SIGARCH Computer Architecture News, v.32 n.2, p.14, March 2004[doi>http://doi.acm.org/10.1145/1028176.1006734]
Aspex, Ltd. 2008. ASProCore overview Web site. http://www.aspex-semi.com.
Blythe, D. 2008. Rise of the graphics processor. Proc. IEEE 96, 5, 761--778.
CCSDS. 1997. Lossless data compression, Blue Book. Consultation Committee for Space Data Systems. http://public.ccsds.org/publications/archive/121x0b1c2_tca724.pdf
Jocelyn Cloutier , Steven Pigeon , Francois R. Boyer , Eric Cosatto , Patrice Y. Simard, VIP: An FPGA-based Processor for Image Processing and Neural Networks, Proceedings of the 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, p.330, February 12-14, 1996
Crookes, D., Benkrid, K., Bouridane, A., Alotaibi, K., and Benkrid, A. 2000. Design and implementation of a high-level programming environment for FPGA-based image processing. IEE Proc. Vision Signal Process. 147, 4, 377--384.
Da Vinci Systems. 2008. Da Vinci Systems Web site. http://www.geniusofdavinci.com.
Digital Vision AB. 2008. Digital vision DVNR Web site. http://www.digitalvision.se.
Amilcar do Carmo Lucas , Rolf Ernst, An Image Processor for Digital Film, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.219-224, July 23-25, 2005
Amilcar do Carmo Lucas , Sven Heithecker , Rolf Ernst, FlexWAFE - a high-end real-time stream processing library for FPGAs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278706]
Amilcar do Carmo Lucas , Sven Heithecker , Peter Rüffer , Rolf Ernst , Holger Rückert , Gerhard Wischermann , Karin Gebel , Reinhard Fach , Wolfgang Huther , Stefan Eichner , Gunter Scheller, A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001[doi>10.1109/54.953269]
Eichner, S., Scheller, G., Wessely, U., Rückert, H., and Hedtke, R. 2005. Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain. In Proceedings of the SMPTE Technical Conference. SMPTE, White Plains, NY.
Guo, Z., Mitra, A., and Najjar, W. 2006. Automation of IP core interface generation for reconfigurable computing. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'06). IEEE, Los Alamitos, CA, 1--6.
Hartenstein, R., Hirschbiel, A., and Weber, M. 1987. MOM: Map oriented machine. In Proceedings of the International Workshop on Hardware Accelerators. IEEE, Los Alamitos, CA.
Heithecker, S., do Carmo Lucas, A., and Ernst, R. 2003. A mixed QoS SDRAM controller for FPGA-based high-end image processing. In Proceedings of the Workshop on Signal Processing Systems Design and Implementation. Elsevier, The Netherlands.
Sven Heithecker , Amilcar do Carmo Lucas , Rolf Ernst, A high-end real-time digital film processing reconfigurable platform, EURASIP Journal on Embedded Systems, v.2007 n.1, p.12-12, January 2007[doi>10.1155/2007/85318]
Sven Heithecker , Rolf Ernst, Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065729]
Greg Hoover , Forrest Brewer, Synthesizing synchronous elastic flow networks, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403449]
Hunt Engineering, Ltd. Homepage. http://www.hunteng.co.uk.
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Karp, R. and Miller, R. 1966. Properties of a model for parallel computations: Determinacy, termination, queueing. SIAM J. Appl. Math. 40, 6.
Akash Kumar , Andreas Hansson , Jos Huisken , Henk Corporaal, Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. In Proceedings of the IEEE. 75, 1235--1245.
Kun-Bin Lee , Tzu-Chieh Lin , Chein-Wei Jen, An efficient quality-aware memory controller for multimedia platform SoC, IEEE Transactions on Circuits and Systems for Video Technology, v.15 n.5, p.620-633, May 2005[doi>10.1109/TCSVT.2005.846412]
Loo, S., Wells, B., Freije, N., and Kulick, J. 2002. Handel-C for rapid prototyping of VLSI coprocessors for real-time systems. In Proceedings of the 34th Southeastern Symposium on System Theory. IEEE, Los Alamitos, CA, 6--10.
Walid A. Najjar , Wim Böhm , Bruce A. Draper , Jeff Hammes , Robert Rinker , J. Ross Beveridge , Monica Chawathe , Charles Ross, High-Level Language Abstraction for Reconfigurable Computing, Computer, v.36 n.8, p.63-69, August 2003[doi>10.1109/MC.2003.1220583]
Nallatech, Ltd. 2007. DIMEtalk 3 Product Brief. http://www.nallatech.com/index.php/FPGA-Development-Tools/dimetalk.html
Quantel Ltd. 2008. Quantel Pablo Web site. http://www.quantel.com.
Rice, R. F. 1979. Some practical universal noiseless coding techniques. JPL Publication 91-3, Part i11, Module PSI14, K+.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Shukla, S., Bergmann, N., and Becker, J. 2007. QUKU: A FPGA-based flexible coarse grain architecture design paradigm using process networks. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS'07). IEEE, Los Alamitos, CA, 1--7.
Shukla, S., Bergmann, N. W., and Becker, J. 2005. APEX—A coarse-grained reconfigurable overlay for FPGAs. In Proceedings of the IFIP VLSI SoC.
Sonics, Inc. 2005. Sonics MemMax 2.0 multi-threaded DRAM access scheduler. Data sheet, Sonics Inc. http://74.125.113.132/search?q=cache:sA2W0BPm61wJ:www.sonicsinc.com/download_doc.php%3Fdoc%3DMemMax2datasheet0906.pdf+Sonics+MemMax+2.0+Multi-threaded+DRAM+Access+Scheduler&cd;=1&hl;=en&ct;=clnk&gl;=us
Stream Processors Inc. 2008. Storm-1 SP16HP-G220 Product Brief. http://www.streamprocessors.com.
The Mathworks. 2008. Simulink—Simulation and Model-Based Design Homepage. http://www.mathworks.com/products/simulink/.
Thoma, F., Kühnle, M., Bonnot, P., Panainte, E. M., Bertels, K., Goller, S., Schneider, A., Guyetant, S., Schüler, E., Müller-Glaser, K. D., and Becker, J. 2007. MORPHEUS: Heterogeneous reconfigurable computing. In Proceedings of 17th International Conference on Field-Programmable Logic and Applications (FPL'07). IEEE, Los Alamitos, CA.
Thomson Grassvalley. 2008. Scream 4K/2K/HD noise reducer Web site. http://www.thomsongrassvalley.com.
Weber, W.-D. 2001. Efficient shared DRAM subsystems for SOCs. Microprocessor Forum.
Whitty, S. and Ernst, R. 2008. A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture. In Proceedings of the Parallel and Distributed Processing Symposium (IPDPS). IEEE, Los Alamitos, CA.
Xilinx, Inc. 2008. Xilinx Virtex 5 Family Overview. http://www.xilinx.com.
