

================================================================
== Vitis HLS Report for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'
================================================================
* Date:           Wed Jun  7 23:11:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  2.769 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_3  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aux_diff = alloca i32 1"   --->   Operation 4 'alloca' 'aux_diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h256_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %h256"   --->   Operation 6 'read' 'h256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 16, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %aux_diff"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [chls/sub_modules.cpp:49]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i6 %i_1, i6 32" [chls/sub_modules.cpp:48]   --->   Operation 12 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc27.split, void %for.end29.exitStub" [chls/sub_modules.cpp:48]   --->   Operation 13 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%aux_diff_load = load i12 %aux_diff" [chls/sub_modules.cpp:50]   --->   Operation 14 'load' 'aux_diff_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [chls/sub_modules.cpp:35]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [chls/sub_modules.cpp:48]   --->   Operation 16 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i6 %i_1" [chls/sub_modules.cpp:49]   --->   Operation 17 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln49, i3 0" [chls/sub_modules.cpp:49]   --->   Operation 18 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %shl_ln1" [chls/sub_modules.cpp:49]   --->   Operation 19 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.53ns)   --->   "%lshr_ln49 = lshr i256 %h256_read, i256 %zext_ln49" [chls/sub_modules.cpp:49]   --->   Operation 20 'lshr' 'lshr_ln49' <Predicate = (!icmp_ln48)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%h = trunc i256 %lshr_ln49" [chls/sub_modules.cpp:49]   --->   Operation 21 'trunc' 'h' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %h" [chls/sub_modules.cpp:50]   --->   Operation 22 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%aux_diff_1 = add i12 %zext_ln50, i12 %aux_diff_load" [chls/sub_modules.cpp:50]   --->   Operation 23 'add' 'aux_diff_1' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%i_2 = add i6 %i_1, i6 1" [chls/sub_modules.cpp:48]   --->   Operation 24 'add' 'i_2' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln48 = store i6 %i_2, i6 %i" [chls/sub_modules.cpp:48]   --->   Operation 25 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln48 = store i12 %aux_diff_1, i12 %aux_diff" [chls/sub_modules.cpp:48]   --->   Operation 26 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc27" [chls/sub_modules.cpp:48]   --->   Operation 27 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%aux_diff_load_1 = load i12 %aux_diff"   --->   Operation 28 'load' 'aux_diff_load_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %aux_diff_out, i12 %aux_diff_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 2.769ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', chls/sub_modules.cpp:49) on local variable 'i' [10]  (0.000 ns)
	'lshr' operation ('lshr_ln49', chls/sub_modules.cpp:49) [21]  (1.533 ns)
	'add' operation ('aux_diff', chls/sub_modules.cpp:50) [24]  (0.809 ns)
	'store' operation ('store_ln48', chls/sub_modules.cpp:48) of variable 'aux_diff', chls/sub_modules.cpp:50 on local variable 'aux_diff' [27]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
