Timing Analyzer report for uk101_16K
Sat Apr 27 15:49:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'clk'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'clk'
 36. Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'clk'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'clk'
 52. Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'clk'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101_16K                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.062   ; 25.6 MHz  ; 0.000 ; 19.531  ; 50.00      ; 125       ; 64          ;       ;        ;           ;            ; false    ; clk    ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 33.46 MHz  ; 33.46 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 89.21 MHz  ; 89.21 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 138.73 MHz ; 138.73 MHz      ; clk                                             ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.114 ; -10.114       ;
; clk                                             ; -4.705  ; -9.130        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.767   ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.071 ; -0.071        ;
; clk                                             ; 0.452  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.687  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 17.027 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.024 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.798 ; 0.000         ;
; clk                                             ; 1.127 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.594   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.234  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.572 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+---------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                           ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -10.114 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.791      ;
; -10.036 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.713      ;
; -10.027 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.704      ;
; -9.991  ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.668      ;
; -9.988  ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.665      ;
; -9.943  ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 7.620      ;
; -4.930  ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 2.607      ;
; -4.867  ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.576     ; 2.544      ;
; 27.853  ; UK101TextDisplay:u6|vertLineCount[2]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.401      ; 11.611     ;
; 27.932  ; UK101TextDisplay:u6|vertLineCount[3]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.401      ; 11.532     ;
; 28.182  ; UK101TextDisplay:u6|vertLineCount[1]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.401      ; 11.282     ;
; 28.287  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.384      ; 11.160     ;
; 28.462  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.384      ; 10.985     ;
; 28.766  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.384      ; 10.681     ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.712  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.254      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.715  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 5.251      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 33.983  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.983      ;
; 34.087  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.076     ; 4.900      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.129  ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.837      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.338  ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.644      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.341  ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.641      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.609  ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.081     ; 4.373      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.660  ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.306      ;
; 34.731  ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.235      ;
; 34.731  ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.235      ;
; 34.731  ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.235      ;
; 34.731  ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.235      ;
; 34.731  ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.097     ; 4.235      ;
+---------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -4.705 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.578      ;
; -4.425 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.298      ;
; -4.376 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.249      ;
; -4.341 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.214      ;
; -4.331 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.215      ;
; -4.311 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.195      ;
; -4.300 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.184      ;
; -4.246 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.119      ;
; -4.242 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.126      ;
; -4.233 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.117      ;
; -4.206 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.079      ;
; -4.198 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.082      ;
; -4.192 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.076      ;
; -4.148 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.021      ;
; -4.137 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 7.010      ;
; -4.137 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 7.021      ;
; -4.117 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 6.990      ;
; -4.097 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 6.970      ;
; -4.064 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 6.948      ;
; -4.060 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 6.933      ;
; -4.059 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.571      ; 6.932      ;
; -4.009 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.582      ; 6.893      ;
; 7.267  ; T65:u1|MCycle[2]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.818     ;
; 7.408  ; T65:u1|MCycle[0]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.677     ;
; 7.620  ; T65:u1|MCycle[1]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 14.465     ;
; 7.705  ; T65:u1|IR[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.381     ;
; 7.902  ; T65:u1|IR[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.184     ;
; 8.021  ; T65:u1|IR[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.065     ;
; 8.044  ; T65:u1|DL[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 14.043     ;
; 8.045  ; T65:u1|IR[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 14.041     ;
; 8.321  ; T65:u1|PC[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.765     ;
; 8.415  ; T65:u1|DL[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.672     ;
; 8.424  ; T65:u1|PC[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.662     ;
; 8.438  ; T65:u1|DL[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.649     ;
; 8.527  ; T65:u1|DL[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.560     ;
; 8.536  ; T65:u1|PC[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.550     ;
; 8.581  ; T65:u1|DL[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.506     ;
; 8.625  ; T65:u1|PC[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.461     ;
; 8.663  ; T65:u1|PC[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.423     ;
; 8.670  ; T65:u1|DL[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.417     ;
; 8.723  ; T65:u1|DL[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 13.364     ;
; 8.774  ; T65:u1|PC[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.312     ;
; 8.875  ; T65:u1|PC[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 13.211     ;
; 9.130  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.569      ; 13.407     ;
; 9.132  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.399     ;
; 9.132  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.399     ;
; 9.146  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.558      ; 13.380     ;
; 9.174  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.565      ; 13.359     ;
; 9.190  ; T65:u1|IR[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.164      ; 12.895     ;
; 9.269  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.262     ;
; 9.269  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.262     ;
; 9.271  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.569      ; 13.266     ;
; 9.283  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.558      ; 13.243     ;
; 9.303  ; T65:u1|DL[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.166      ; 12.784     ;
; 9.313  ; T65:u1|PC[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.165      ; 12.773     ;
; 9.315  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.565      ; 13.218     ;
; 9.408  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.553      ; 13.113     ;
; 9.458  ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.551      ; 13.061     ;
; 9.481  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.050     ;
; 9.481  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.563      ; 13.050     ;
; 9.483  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.569      ; 13.054     ;
; 9.492  ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.558      ; 13.034     ;
; 9.495  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.558      ; 13.031     ;
; 9.527  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.565      ; 13.006     ;
; 9.529  ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.551      ; 12.990     ;
; 9.545  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.553      ; 12.976     ;
; 9.565  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.557      ; 12.960     ;
; 9.566  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.564      ; 12.966     ;
; 9.566  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.564      ; 12.966     ;
; 9.568  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.570      ; 12.970     ;
; 9.572  ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.568      ; 12.964     ;
; 9.580  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.559      ; 12.947     ;
; 9.594  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.571      ; 12.945     ;
; 9.595  ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.571      ; 12.944     ;
; 9.595  ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.551      ; 12.924     ;
; 9.604  ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.570      ; 12.934     ;
; 9.611  ; T65:u1|MCycle[2]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.574      ; 12.931     ;
; 9.612  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.566      ; 12.922     ;
; 9.629  ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.558      ; 12.897     ;
; 9.639  ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.567      ; 12.896     ;
; 9.648  ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.566      ; 12.886     ;
; 9.655  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.570      ; 12.883     ;
; 9.658  ; T65:u1|MCycle[2]                     ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.574      ; 12.884     ;
; 9.666  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.571      ; 12.873     ;
; 9.666  ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.551      ; 12.853     ;
; 9.702  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.557      ; 12.823     ;
; 9.710  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.567      ; 12.825     ;
; 9.713  ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.568      ; 12.823     ;
; 9.716  ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.570      ; 12.822     ;
; 9.735  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.571      ; 12.804     ;
; 9.752  ; T65:u1|MCycle[0]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.574      ; 12.790     ;
; 9.757  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.553      ; 12.764     ;
; 9.760  ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.566      ; 12.774     ;
; 9.761  ; T65:u1|DL[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.571      ; 12.778     ;
; 9.765  ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.570      ; 12.773     ;
; 9.767  ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.564      ; 12.765     ;
; 9.767  ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.564      ; 12.765     ;
; 9.772  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.565      ; 12.761     ;
; 9.772  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.565      ; 12.761     ;
; 9.781  ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.559      ; 12.746     ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.767 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.087     ; 13.097     ;
; 3.973 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.083     ; 12.895     ;
; 4.031 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 12.824     ;
; 4.063 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.095     ; 12.793     ;
; 4.088 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.088     ; 12.775     ;
; 4.135 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 12.727     ;
; 4.136 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 12.719     ;
; 4.210 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 12.644     ;
; 4.211 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 12.638     ;
; 4.238 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.079     ; 12.634     ;
; 4.341 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.085     ; 12.525     ;
; 4.368 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.095     ; 12.488     ;
; 4.385 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.100     ; 12.466     ;
; 4.399 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 12.454     ;
; 4.408 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 12.454     ;
; 4.456 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 12.405     ;
; 4.492 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.100     ; 12.359     ;
; 4.508 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.088     ; 12.355     ;
; 4.520 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 12.335     ;
; 4.575 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.083     ; 12.293     ;
; 4.578 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 12.274     ;
; 4.606 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.081     ; 12.264     ;
; 4.624 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 12.231     ;
; 4.635 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 12.227     ;
; 4.639 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 12.215     ;
; 4.640 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.088     ; 12.223     ;
; 4.655 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.078     ; 12.218     ;
; 4.657 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 12.204     ;
; 4.672 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 12.181     ;
; 4.697 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 12.150     ;
; 4.712 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 12.141     ;
; 4.729 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 12.132     ;
; 4.772 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 12.082     ;
; 4.797 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 12.058     ;
; 4.829 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 12.033     ;
; 4.851 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 12.001     ;
; 4.854 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 12.000     ;
; 4.854 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.088     ; 12.009     ;
; 4.860 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.989     ;
; 4.862 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.992     ;
; 4.865 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.984     ;
; 4.870 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.984     ;
; 4.879 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.081     ; 11.991     ;
; 4.880 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.974     ;
; 4.899 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.954     ;
; 4.904 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.950     ;
; 4.912 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.942     ;
; 4.935 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.918     ;
; 4.943 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.085     ; 11.923     ;
; 4.945 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.103     ; 11.903     ;
; 4.951 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.902     ;
; 4.953 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.900     ;
; 4.979 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.080     ; 11.892     ;
; 4.985 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.868     ;
; 5.019 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.094     ; 11.838     ;
; 5.025 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.092     ; 11.834     ;
; 5.074 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 11.788     ;
; 5.078 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.774     ;
; 5.083 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.770     ;
; 5.091 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 11.771     ;
; 5.102 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 11.753     ;
; 5.106 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.081     ; 11.764     ;
; 5.107 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 11.748     ;
; 5.111 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.080     ; 11.760     ;
; 5.115 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.081     ; 11.755     ;
; 5.119 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.731     ;
; 5.133 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.716     ;
; 5.138 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.711     ;
; 5.167 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.094     ; 11.690     ;
; 5.180 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.674     ;
; 5.184 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.665     ;
; 5.202 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.647     ;
; 5.206 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 11.649     ;
; 5.210 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.084     ; 11.657     ;
; 5.222 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 11.639     ;
; 5.233 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.617     ;
; 5.240 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.095     ; 11.616     ;
; 5.296 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.556     ;
; 5.298 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.092     ; 11.561     ;
; 5.355 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.498     ;
; 5.360 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.102     ; 11.489     ;
; 5.365 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.485     ;
; 5.391 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.461     ;
; 5.394 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 11.467     ;
; 5.398 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.091     ; 11.462     ;
; 5.429 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.101     ; 11.421     ;
; 5.452 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.682     ; 11.817     ;
; 5.480 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.078     ; 11.393     ;
; 5.482 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.104     ; 11.365     ;
; 5.495 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.090     ; 11.366     ;
; 5.496 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.357     ;
; 5.525 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.092     ; 11.334     ;
; 5.530 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.091     ; 11.330     ;
; 5.534 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.092     ; 11.325     ;
; 5.534 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.099     ; 11.318     ;
; 5.584 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.682     ; 11.685     ;
; 5.595 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.096     ; 11.260     ;
; 5.595 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.089     ; 11.267     ;
; 5.600 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.098     ; 11.253     ;
; 5.639 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.097     ; 11.215     ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.071 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.263      ; 1.504      ;
; 0.040  ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.252      ; 1.604      ;
; 0.045  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.252      ; 1.609      ;
; 0.058  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.252      ; 1.622      ;
; 0.127  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.250      ; 1.689      ;
; 0.179  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.263      ; 1.754      ;
; 0.204  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.245      ; 1.761      ;
; 0.216  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.642      ; 2.170      ;
; 0.361  ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.245      ; 1.918      ;
; 0.452  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.707  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.999      ;
; 0.725  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.742  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.752  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.264      ; 2.328      ;
; 0.764  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.250      ; 2.326      ;
; 0.769  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.063      ;
; 0.816  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.245      ; 2.373      ;
; 0.827  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.120      ;
; 0.832  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.263      ; 2.407      ;
; 0.832  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.263      ; 2.407      ;
; 0.832  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.263      ; 2.407      ;
; 0.893  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.264      ; 2.469      ;
; 0.923  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.909      ; 5.044      ;
; 0.949  ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.243      ;
; 1.041  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.334      ;
; 1.050  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.343      ;
; 1.071  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.365      ;
; 1.080  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.374      ;
; 1.114  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 3.054      ;
; 1.121  ; T65:u1|S[7]                        ; T65:u1|S[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.414      ;
; 1.153  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.721      ;
; 1.153  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.721      ;
; 1.153  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.721      ;
; 1.167  ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.180  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.474      ;
; 1.185  ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.478      ;
; 1.185  ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.478      ;
; 1.186  ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.479      ;
; 1.189  ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.482      ;
; 1.199  ; T65:u1|P[4]                        ; T65:u1|BusA_r[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.493      ;
; 1.201  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.267      ; 2.780      ;
; 1.201  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.267      ; 2.780      ;
; 1.203  ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.496      ;
; 1.206  ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.499      ;
; 1.209  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.502      ;
; 1.209  ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.503      ;
; 1.214  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.586      ; 3.154      ;
; 1.264  ; T65:u1|AD[7]                       ; T65:u1|AD[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.558      ;
; 1.278  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.861      ;
; 1.278  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.861      ;
; 1.279  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.862      ;
; 1.280  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.863      ;
; 1.280  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.863      ;
; 1.281  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.575      ;
; 1.282  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 2.865      ;
; 1.290  ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.584      ;
; 1.290  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.584      ;
; 1.303  ; T65:u1|AD[6]                       ; T65:u1|AD[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.597      ;
; 1.303  ; T65:u1|BAL[3]                      ; T65:u1|BAL[3]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.596      ;
; 1.304  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.955      ;
; 1.338  ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.631      ;
; 1.340  ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.633      ;
; 1.356  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.650      ;
; 1.359  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.653      ;
; 1.360  ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.460      ; 5.820      ;
; 1.382  ; T65:u1|BAH[5]                      ; T65:u1|BAH[5]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.675      ;
; 1.406  ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.699      ;
; 1.414  ; T65:u1|S[2]                        ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.424      ; 5.838      ;
; 1.414  ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.707      ;
; 1.427  ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.720      ;
; 1.427  ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.720      ;
; 1.429  ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.721      ;
; 1.438  ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.731      ;
; 1.439  ; T65:u1|IR[0]                       ; T65:u1|P[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.731      ;
; 1.441  ; T65:u1|IR[0]                       ; T65:u1|P[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.733      ;
; 1.459  ; T65:u1|IR[0]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.751      ;
; 1.460  ; T65:u1|Write_Data_r[0]             ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.416      ; 5.876      ;
; 1.468  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.051      ;
; 1.468  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.051      ;
; 1.469  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.052      ;
; 1.470  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.053      ;
; 1.470  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.053      ;
; 1.472  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.271      ; 3.055      ;
; 1.488  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.781      ;
; 1.489  ; T65:u1|S[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.908      ; 5.609      ;
; 1.504  ; T65:u1|MCycle[2]                   ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.797      ;
; 1.518  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.812      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.229      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.235      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.235      ;
; 0.500 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.509 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; bufferedUART:UART|txState.idle              ; bufferedUART:UART|txState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.515 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.809      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.519 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.812      ;
; 0.525 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.261      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.530 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.823      ;
; 0.532 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.267      ;
; 0.533 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxBuffer~21                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.553 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.846      ;
; 0.626 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.646 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.381      ;
; 0.667 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.678 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.413      ;
; 0.686 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.980      ;
; 0.714 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.008      ;
; 0.715 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.009      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.687 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.979      ;
; 0.764 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.778 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.780 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.781 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.075      ;
; 0.783 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.075      ;
; 0.786 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.790 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.797 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.089      ;
; 0.804 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.806 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.827 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.120      ;
; 0.852 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.145      ;
; 0.860 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.152      ;
; 0.941 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.233      ;
; 0.973 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.265      ;
; 1.070 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.108 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.117 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.127 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.135 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.144 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.144 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.151 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.445      ;
; 1.158 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.453      ;
; 1.165 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.458      ;
; 1.167 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.459      ;
; 1.167 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.459      ;
; 1.174 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.467      ;
; 1.176 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.468      ;
; 1.182 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.475      ;
; 1.190 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.483      ;
; 1.199 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.492      ;
; 1.229 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.244 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.536      ;
; 1.248 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.556      ;
; 1.266 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.282 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.284 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.576      ;
; 1.291 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.298 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.590      ;
; 1.300 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.593      ;
; 1.305 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.598      ;
; 1.307 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.599      ;
; 1.307 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.599      ;
; 1.313 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.606      ;
; 1.314 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.607      ;
; 1.316 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.608      ;
; 1.322 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.615      ;
; 1.328 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.620      ;
; 1.330 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.623      ;
; 1.335 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.633      ;
; 1.339 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.632      ;
; 1.351 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.649      ;
; 1.388 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.397 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.696      ;
; 1.406 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.407 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.699      ;
; 1.413 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.705      ;
; 1.415 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.419 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.717      ;
; 1.422 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.714      ;
; 1.428 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.720      ;
; 1.431 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.438 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.730      ;
; 1.445 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.738      ;
; 1.447 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.739      ;
; 1.450 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|hAct             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.743      ;
; 1.453 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.746      ;
; 1.454 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.454 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.746      ;
; 1.456 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.748      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                           ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.076     ; 2.898      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.079     ; 2.888      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.037 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.889      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 17.412 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 2.510      ;
; 18.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.083     ; 1.715      ;
; 18.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.083     ; 1.715      ;
; 18.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.083     ; 1.715      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
; 18.355 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.082     ; 1.564      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                    ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 18.024 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.583      ; 2.510      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
; 18.035 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.590      ; 2.506      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.798 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.267      ; 2.377      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
; 0.810 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.274      ; 2.396      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                           ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.421      ;
; 1.327 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.619      ;
; 1.327 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.080      ; 1.619      ;
; 1.327 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.080      ; 1.619      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.085      ; 2.377      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.716      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.084      ; 2.725      ;
; 2.435 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.087      ; 2.734      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 35.37 MHz  ; 35.37 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 95.27 MHz  ; 95.27 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 147.84 MHz ; 147.84 MHz      ; clk                                             ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -9.281 ; -9.281        ;
; clk                                             ; -4.809 ; -9.265        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 4.973  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.226 ; -0.605        ;
; clk                                             ; 0.401  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.638  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 17.205 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.262 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.569 ; 0.000         ;
; clk                                             ; 1.028 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.595   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.204  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.397 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.281 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.326      ;
; -9.238 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.283      ;
; -9.208 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.253      ;
; -9.204 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.249      ;
; -9.187 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.232      ;
; -9.069 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 7.114      ;
; -4.414 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 2.459      ;
; -4.356 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -2.209     ; 2.401      ;
; 28.566 ; UK101TextDisplay:u6|vertLineCount[2]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.381      ; 10.879     ;
; 28.656 ; UK101TextDisplay:u6|vertLineCount[3]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.381      ; 10.789     ;
; 28.870 ; UK101TextDisplay:u6|vertLineCount[1]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.381      ; 10.575     ;
; 28.992 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.367      ; 10.439     ;
; 29.087 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.367      ; 10.344     ;
; 29.416 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.367      ; 10.015     ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.036 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.942      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.041 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.937      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.307 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.671      ;
; 34.342 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.067     ; 4.655      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.450 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.528      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.635 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.357      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.640 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.352      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.895 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.083      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.906 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.072     ; 4.086      ;
; 34.951 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.027      ;
; 34.951 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.027      ;
; 34.951 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.027      ;
; 34.951 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.027      ;
; 34.951 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.086     ; 4.027      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -4.809 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 7.337      ;
; -4.456 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.984      ;
; -4.450 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.987      ;
; -4.440 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.968      ;
; -4.415 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.943      ;
; -4.401 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.938      ;
; -4.396 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.933      ;
; -4.361 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.898      ;
; -4.337 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.874      ;
; -4.326 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.854      ;
; -4.298 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.835      ;
; -4.293 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.830      ;
; -4.283 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.811      ;
; -4.278 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.815      ;
; -4.231 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.759      ;
; -4.205 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.742      ;
; -4.182 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.710      ;
; -4.178 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.706      ;
; -4.162 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.690      ;
; -4.161 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.689      ;
; -4.151 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.235      ; 6.679      ;
; -4.120 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 2.244      ; 6.657      ;
; 7.749  ; T65:u1|MCycle[2]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 14.043     ;
; 7.888  ; T65:u1|MCycle[0]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.904     ;
; 8.072  ; T65:u1|MCycle[1]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 13.720     ;
; 8.106  ; T65:u1|IR[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 13.687     ;
; 8.338  ; T65:u1|IR[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 13.455     ;
; 8.433  ; T65:u1|DL[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 13.363     ;
; 8.439  ; T65:u1|IR[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 13.354     ;
; 8.463  ; T65:u1|IR[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 13.330     ;
; 8.711  ; T65:u1|PC[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 13.082     ;
; 8.827  ; T65:u1|DL[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.969     ;
; 8.851  ; T65:u1|DL[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.945     ;
; 8.855  ; T65:u1|PC[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.938     ;
; 8.917  ; T65:u1|DL[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.879     ;
; 8.929  ; T65:u1|PC[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.864     ;
; 9.002  ; T65:u1|DL[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.794     ;
; 9.034  ; T65:u1|PC[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.759     ;
; 9.040  ; T65:u1|PC[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.753     ;
; 9.044  ; T65:u1|DL[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.752     ;
; 9.097  ; T65:u1|DL[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.699     ;
; 9.170  ; T65:u1|PC[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.623     ;
; 9.283  ; T65:u1|PC[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.510     ;
; 9.411  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.229      ; 12.777     ;
; 9.449  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.223      ; 12.733     ;
; 9.449  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.222      ; 12.732     ;
; 9.457  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.226      ; 12.728     ;
; 9.467  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.221      ; 12.713     ;
; 9.488  ; T65:u1|IR[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.870      ; 12.304     ;
; 9.551  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.229      ; 12.637     ;
; 9.582  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.223      ; 12.600     ;
; 9.582  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.222      ; 12.599     ;
; 9.597  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.226      ; 12.588     ;
; 9.600  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.221      ; 12.580     ;
; 9.666  ; T65:u1|DL[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.874      ; 12.130     ;
; 9.678  ; T65:u1|PC[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.871      ; 12.115     ;
; 9.710  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.464     ;
; 9.734  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.229      ; 12.454     ;
; 9.767  ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.407     ;
; 9.769  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.420     ;
; 9.772  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.223      ; 12.410     ;
; 9.772  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.222      ; 12.409     ;
; 9.780  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.226      ; 12.405     ;
; 9.790  ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.219      ; 12.388     ;
; 9.790  ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.221      ; 12.390     ;
; 9.800  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.224      ; 12.383     ;
; 9.800  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.223      ; 12.382     ;
; 9.804  ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.385     ;
; 9.815  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.227      ; 12.371     ;
; 9.818  ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.222      ; 12.363     ;
; 9.833  ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.341     ;
; 9.843  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.331     ;
; 9.846  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.231      ; 12.344     ;
; 9.861  ; T65:u1|MCycle[2]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.232      ; 12.330     ;
; 9.869  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.220      ; 12.310     ;
; 9.888  ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.233      ; 12.304     ;
; 9.894  ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.295     ;
; 9.900  ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.274     ;
; 9.905  ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.231      ; 12.285     ;
; 9.909  ; T65:u1|MCycle[2]                     ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.232      ; 12.282     ;
; 9.919  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.233      ; 12.273     ;
; 9.923  ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.219      ; 12.255     ;
; 9.934  ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.255     ;
; 9.940  ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.227      ; 12.246     ;
; 9.943  ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.246     ;
; 9.965  ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.224     ;
; 9.966  ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.208     ;
; 9.985  ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.231      ; 12.205     ;
; 9.994  ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.195     ;
; 10.000 ; T65:u1|MCycle[0]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.232      ; 12.191     ;
; 10.001 ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.230      ; 12.188     ;
; 10.002 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.220      ; 12.177     ;
; 10.026 ; T65:u1|DL[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.233      ; 12.166     ;
; 10.032 ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.227      ; 12.154     ;
; 10.032 ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.226      ; 12.153     ;
; 10.032 ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.224      ; 12.151     ;
; 10.032 ; T65:u1|IR[2]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.223      ; 12.150     ;
; 10.033 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.215      ; 12.141     ;
; 10.040 ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.227      ; 12.146     ;
; 10.044 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 2.231      ; 12.146     ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.973 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.682     ; 12.297     ;
; 5.094 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.682     ; 12.176     ;
; 5.209 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 12.050     ;
; 5.252 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.685     ; 12.015     ;
; 5.329 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.940     ;
; 5.377 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.882     ;
; 5.406 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.676     ; 11.870     ;
; 5.417 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.691     ; 11.844     ;
; 5.450 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.819     ;
; 5.477 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.697     ; 11.778     ;
; 5.490 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.770     ;
; 5.565 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.693     ;
; 5.566 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.703     ;
; 5.608 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 11.658     ;
; 5.636 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.624     ;
; 5.657 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.601     ;
; 5.659 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.599     ;
; 5.678 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.591     ;
; 5.713 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.556     ;
; 5.733 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.525     ;
; 5.761 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.676     ; 11.515     ;
; 5.762 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.513     ;
; 5.768 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.501     ;
; 5.768 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.491     ;
; 5.794 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.475     ;
; 5.802 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.456     ;
; 5.825 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.435     ;
; 5.829 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.688     ; 11.435     ;
; 5.833 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 11.421     ;
; 5.845 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 11.421     ;
; 5.863 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.396     ;
; 5.898 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.361     ;
; 5.949 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.309     ;
; 5.966 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.685     ; 11.301     ;
; 5.970 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.288     ;
; 5.992 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.267     ;
; 5.992 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 11.274     ;
; 5.999 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.276     ;
; 6.004 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.254     ;
; 6.013 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 11.244     ;
; 6.015 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 11.242     ;
; 6.030 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.228     ;
; 6.034 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.684     ; 11.234     ;
; 6.040 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.220     ;
; 6.062 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.198     ;
; 6.067 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.193     ;
; 6.081 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 11.179     ;
; 6.113 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.146     ;
; 6.117 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.141     ;
; 6.135 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.124     ;
; 6.140 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.119     ;
; 6.146 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.129     ;
; 6.154 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 11.105     ;
; 6.168 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.101     ;
; 6.172 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.086     ;
; 6.184 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.688     ; 11.080     ;
; 6.185 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 11.078     ;
; 6.197 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 11.057     ;
; 6.198 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 11.060     ;
; 6.201 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.074     ;
; 6.215 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.060     ;
; 6.227 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.677     ; 11.048     ;
; 6.243 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.683     ; 11.026     ;
; 6.250 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 11.007     ;
; 6.252 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 11.005     ;
; 6.290 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 10.970     ;
; 6.307 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.691     ; 10.954     ;
; 6.316 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.947     ;
; 6.322 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 10.944     ;
; 6.349 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.908     ;
; 6.356 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 10.903     ;
; 6.363 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 10.896     ;
; 6.376 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.881     ;
; 6.380 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.692     ; 10.880     ;
; 6.390 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.867     ;
; 6.392 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.327     ; 11.233     ;
; 6.397 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.860     ;
; 6.404 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.854     ;
; 6.406 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.852     ;
; 6.422 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.841     ;
; 6.433 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 10.833     ;
; 6.452 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.805     ;
; 6.478 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.779     ;
; 6.502 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.676     ; 10.774     ;
; 6.503 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.755     ;
; 6.506 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.691     ; 10.755     ;
; 6.515 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.327     ; 11.110     ;
; 6.556 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.698     ; 10.698     ;
; 6.559 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 10.707     ;
; 6.569 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.694     ;
; 6.572 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.686     ;
; 6.599 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.695     ; 10.658     ;
; 6.610 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.648     ;
; 6.624 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.639     ;
; 6.638 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.625     ;
; 6.650 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.689     ; 10.613     ;
; 6.705 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.694     ; 10.553     ;
; 6.706 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.686     ; 10.560     ;
; 6.715 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.693     ; 10.544     ;
; 6.722 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.690     ; 10.540     ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.226 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.268      ; 1.337      ;
; -0.118 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.262      ; 1.439      ;
; -0.108 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.262      ; 1.449      ;
; -0.105 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.262      ; 1.452      ;
; -0.048 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.711      ; 1.958      ;
; 0.009  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.268      ; 1.572      ;
; 0.015  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 1.566      ;
; 0.033  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.253      ; 1.581      ;
; 0.178  ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.253      ; 1.726      ;
; 0.401  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.575  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.267      ; 2.137      ;
; 0.601  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.253      ; 2.149      ;
; 0.611  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.162      ;
; 0.614  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.179      ;
; 0.614  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.179      ;
; 0.614  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.179      ;
; 0.653  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.919      ;
; 0.655  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.657  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.928      ;
; 0.667  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.682  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.953      ;
; 0.697  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.676      ; 4.568      ;
; 0.711  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.267      ; 2.273      ;
; 0.766  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.034      ;
; 0.838  ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.109      ;
; 0.908  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.261      ; 2.464      ;
; 0.908  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.261      ; 2.464      ;
; 0.908  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.261      ; 2.464      ;
; 0.927  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.548      ; 2.805      ;
; 0.955  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.520      ;
; 0.955  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.520      ;
; 0.956  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.224      ;
; 0.957  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.228      ;
; 0.960  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.227      ;
; 0.967  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.235      ;
; 1.011  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.583      ;
; 1.011  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.583      ;
; 1.012  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.584      ;
; 1.013  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.585      ;
; 1.013  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.585      ;
; 1.016  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.588      ;
; 1.038  ; T65:u1|S[7]                        ; T65:u1|S[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.305      ;
; 1.044  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.315      ;
; 1.075  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.548      ; 2.953      ;
; 1.076  ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.343      ;
; 1.094  ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.362      ;
; 1.106  ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.374      ;
; 1.107  ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.375      ;
; 1.108  ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.376      ;
; 1.109  ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.377      ;
; 1.121  ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122  ; T65:u1|P[4]                        ; T65:u1|BusA_r[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.390      ;
; 1.127  ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.395      ;
; 1.129  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.397      ;
; 1.147  ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.418      ;
; 1.149  ; T65:u1|AD[7]                       ; T65:u1|AD[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.417      ;
; 1.159  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.731      ;
; 1.159  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.731      ;
; 1.160  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.732      ;
; 1.161  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.733      ;
; 1.161  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.733      ;
; 1.164  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.277      ; 2.736      ;
; 1.169  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.437      ;
; 1.178  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.446      ;
; 1.186  ; T65:u1|S[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.675      ; 5.056      ;
; 1.196  ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.462      ;
; 1.213  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.480      ;
; 1.215  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.789      ;
; 1.216  ; T65:u1|BAL[3]                      ; T65:u1|BAL[3]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.484      ;
; 1.218  ; T65:u1|AD[6]                       ; T65:u1|AD[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.486      ;
; 1.236  ; T65:u1|P[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.666      ; 5.097      ;
; 1.245  ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.998      ; 5.243      ;
; 1.248  ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.516      ;
; 1.264  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.532      ;
; 1.269  ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.536      ;
; 1.270  ; T65:u1|ABC[6]                      ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.676      ; 5.141      ;
; 1.273  ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.541      ;
; 1.289  ; T65:u1|BAH[5]                      ; T65:u1|BAH[5]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.557      ;
; 1.289  ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.557      ;
; 1.295  ; T65:u1|S[2]                        ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.968      ; 5.263      ;
; 1.301  ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.569      ;
; 1.302  ; T65:u1|IR[0]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.569      ;
; 1.312  ; T65:u1|Write_Data_r[0]             ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.958      ; 5.270      ;
; 1.315  ; T65:u1|IR[0]                       ; T65:u1|P[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.579      ;
; 1.317  ; T65:u1|IR[0]                       ; T65:u1|P[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.581      ;
; 1.327  ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.595      ;
; 1.340  ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.608      ;
; 1.359  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.258      ; 2.912      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.466 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.126      ;
; 0.471 ; bufferedUART:UART|txState.idle              ; bufferedUART:UART|txState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.128      ;
; 0.474 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.129      ;
; 0.475 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.490 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.763      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxBuffer~21                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.498 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.153      ;
; 0.498 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.767      ;
; 0.498 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.767      ;
; 0.501 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.156      ;
; 0.518 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.786      ;
; 0.579 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.847      ;
; 0.599 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.254      ;
; 0.617 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.885      ;
; 0.620 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.623 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.278      ;
; 0.638 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.906      ;
; 0.651 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.918      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.638 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.708 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.713 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.721 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.729 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.735 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.738 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.744 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.011      ;
; 0.750 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.017      ;
; 0.768 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.035      ;
; 0.799 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.066      ;
; 0.804 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.881 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.904 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.984 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.251      ;
; 1.016 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.030 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.043 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.045 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.047 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.053 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.057 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.063 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.063 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.069 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.336      ;
; 1.072 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.078 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.345      ;
; 1.084 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.351      ;
; 1.090 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.357      ;
; 1.094 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.361      ;
; 1.109 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.376      ;
; 1.129 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.133 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.138 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.141 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.143 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.144 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.147 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.150 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.153 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.165 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.432      ;
; 1.167 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.170 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.172 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.175 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.179 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.185 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.191 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.191 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.192 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.465      ;
; 1.194 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.461      ;
; 1.197 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.200 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.467      ;
; 1.203 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.476      ;
; 1.206 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.473      ;
; 1.212 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.479      ;
; 1.216 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.483      ;
; 1.231 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.498      ;
; 1.242 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.509      ;
; 1.251 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.260 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.263 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.267 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.540      ;
; 1.269 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.536      ;
; 1.272 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.275 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.278 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.279 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.285 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.552      ;
; 1.287 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.554      ;
; 1.289 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.293 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|hAct             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.564      ;
; 1.297 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.564      ;
; 1.301 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.568      ;
; 1.307 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.311 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.578      ;
; 1.313 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.580      ;
; 1.319 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.586      ;
; 1.322 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.589      ;
; 1.328 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.595      ;
; 1.334 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.601      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                            ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.205 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.068     ; 2.729      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.067     ; 2.722      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.221 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.072     ; 2.709      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 17.578 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.070     ; 2.354      ;
; 18.374 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.074     ; 1.554      ;
; 18.374 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.074     ; 1.554      ;
; 18.374 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.074     ; 1.554      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
; 18.512 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.073     ; 1.417      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 18.262 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.664      ; 2.354      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
; 18.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.673      ; 2.348      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.569 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.270      ; 2.134      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
; 0.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.280      ; 2.162      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                            ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.216 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.483      ;
; 1.216 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.072      ; 1.483      ;
; 1.216 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.072      ; 1.483      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 1.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.076      ; 2.134      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.172 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.079      ; 2.446      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.078      ; 2.462      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
; 2.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.074      ; 2.458      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -4.542 ; -4.542        ;
; clk                                             ; -2.062 ; -4.049        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 12.950 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; -0.055 ; -0.064        ;
; clk                                             ; 0.179  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.274  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 18.592 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.924 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.325 ; 0.000         ;
; clk                                             ; 0.493 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.199   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 19.304  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; 499.656 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.542 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.447      ;
; -4.508 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.413      ;
; -4.504 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.409      ;
; -4.483 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.388      ;
; -4.460 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.365      ;
; -4.415 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 3.320      ;
; -2.229 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 1.134      ;
; -2.205 ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; UK101TextDisplay:u6|video            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.302        ; -1.334     ; 1.110      ;
; 34.144 ; UK101TextDisplay:u6|vertLineCount[2]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.160      ; 5.065      ;
; 34.193 ; UK101TextDisplay:u6|vertLineCount[3]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.160      ; 5.016      ;
; 34.295 ; UK101TextDisplay:u6|vertLineCount[1]                                                ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.160      ; 4.914      ;
; 34.389 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.152      ; 4.812      ;
; 34.395 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.152      ; 4.806      ;
; 34.533 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|video            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; 0.152      ; 4.668      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.725 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.280      ;
; 36.736 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.032     ; 2.281      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.737 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.268      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.838 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.167      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 36.894 ; UK101TextDisplay:u6|horizCount[2]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 2.111      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.045 ; UK101TextDisplay:u6|horizCount[1]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.967      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.057 ; UK101TextDisplay:u6|horizCount[3]                                                   ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.955      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.100 ; UK101TextDisplay:u6|horizCount[6]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.905      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.141 ; UK101TextDisplay:u6|horizCount[4]                                                   ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.044     ; 1.864      ;
; 37.158 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.854      ;
; 37.158 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.854      ;
; 37.158 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.854      ;
; 37.158 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.854      ;
; 37.158 ; UK101TextDisplay:u6|horizCount[0]                                                   ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 39.062       ; -0.037     ; 1.854      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.062 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.613      ;
; -1.987 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.538      ;
; -1.895 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.446      ;
; -1.892 ; UK101TextDisplay:u6|horizCount[4]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.443      ;
; -1.890 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.441      ;
; -1.874 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.429      ;
; -1.862 ; UK101TextDisplay:u6|horizCount[6]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.413      ;
; -1.859 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.410      ;
; -1.840 ; UK101TextDisplay:u6|horizCount[7]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.391      ;
; -1.840 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.395      ;
; -1.825 ; UK101TextDisplay:u6|vertLineCount[8] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.380      ;
; -1.809 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.364      ;
; -1.807 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.362      ;
; -1.802 ; UK101TextDisplay:u6|vertLineCount[7] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.357      ;
; -1.798 ; UK101TextDisplay:u6|horizCount[5]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.349      ;
; -1.789 ; UK101TextDisplay:u6|horizCount[8]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.340      ;
; -1.764 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.319      ;
; -1.750 ; UK101TextDisplay:u6|vertLineCount[4] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.305      ;
; -1.747 ; UK101TextDisplay:u6|vertLineCount[6] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.302      ;
; -1.711 ; UK101TextDisplay:u6|vertLineCount[5] ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.292      ; 3.266      ;
; -1.640 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.191      ;
; -1.640 ; UK101TextDisplay:u6|horizCount[3]    ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.334        ; 1.288      ; 3.191      ;
; 14.481 ; T65:u1|MCycle[2]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.095      ; 6.521      ;
; 14.522 ; T65:u1|MCycle[0]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.095      ; 6.480      ;
; 14.609 ; T65:u1|MCycle[1]                     ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.095      ; 6.393      ;
; 14.669 ; T65:u1|IR[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.334      ;
; 14.764 ; T65:u1|IR[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.239      ;
; 14.806 ; T65:u1|IR[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.197      ;
; 14.835 ; T65:u1|IR[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.168      ;
; 14.865 ; T65:u1|DL[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 6.139      ;
; 14.910 ; T65:u1|DL[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 6.094      ;
; 14.915 ; T65:u1|PC[1]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.088      ;
; 14.954 ; T65:u1|PC[0]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.049      ;
; 14.969 ; T65:u1|PC[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 6.034      ;
; 14.984 ; T65:u1|DL[3]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 6.020      ;
; 15.015 ; T65:u1|DL[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 5.989      ;
; 15.032 ; T65:u1|DL[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 5.972      ;
; 15.066 ; T65:u1|DL[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 5.938      ;
; 15.075 ; T65:u1|PC[2]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 5.928      ;
; 15.125 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 6.082      ;
; 15.127 ; T65:u1|PC[5]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 5.876      ;
; 15.130 ; T65:u1|PC[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 5.873      ;
; 15.133 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.072      ;
; 15.133 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.072      ;
; 15.143 ; T65:u1|PC[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 5.860      ;
; 15.147 ; T65:u1|DL[6]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 5.857      ;
; 15.150 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.055      ;
; 15.152 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.275      ; 6.052      ;
; 15.165 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 6.042      ;
; 15.173 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.032      ;
; 15.173 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.032      ;
; 15.190 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 6.015      ;
; 15.192 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.275      ; 6.012      ;
; 15.247 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.272      ; 5.954      ;
; 15.252 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 5.955      ;
; 15.260 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 5.945      ;
; 15.260 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 5.945      ;
; 15.266 ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.936      ;
; 15.268 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.941      ;
; 15.277 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 5.928      ;
; 15.279 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.275      ; 5.925      ;
; 15.282 ; T65:u1|MCycle[2]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.927      ;
; 15.287 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.272      ; 5.914      ;
; 15.297 ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.912      ;
; 15.299 ; T65:u1|IR[4]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.095      ; 5.703      ;
; 15.302 ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.906      ;
; 15.306 ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.896      ;
; 15.307 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.901      ;
; 15.309 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.900      ;
; 15.312 ; T65:u1|MCycle[2]                     ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.897      ;
; 15.313 ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.895      ;
; 15.313 ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.895      ;
; 15.315 ; T65:u1|MCycle[2]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.272      ; 5.886      ;
; 15.321 ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.277      ; 5.885      ;
; 15.321 ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.277      ; 5.885      ;
; 15.322 ; T65:u1|DL[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 5.885      ;
; 15.323 ; T65:u1|MCycle[0]                     ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.886      ;
; 15.326 ; T65:u1|MCycle[2]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.876      ;
; 15.327 ; T65:u1|PC[1]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.277      ; 5.879      ;
; 15.334 ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.875      ;
; 15.338 ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.277      ; 5.868      ;
; 15.340 ; T65:u1|IR[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.276      ; 5.865      ;
; 15.346 ; T65:u1|MCycle[2]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.274      ; 5.857      ;
; 15.348 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.860      ;
; 15.353 ; T65:u1|MCycle[0]                     ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.856      ;
; 15.354 ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.854      ;
; 15.355 ; T65:u1|MCycle[0]                     ; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.272      ; 5.846      ;
; 15.356 ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.279      ; 5.852      ;
; 15.359 ; T65:u1|DL[0]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 5.848      ;
; 15.360 ; T65:u1|DL[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.097      ; 5.644      ;
; 15.366 ; T65:u1|MCycle[0]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.836      ;
; 15.369 ; T65:u1|PC[7]                         ; bufferedUART:UART|func_reset                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.096      ; 5.634      ;
; 15.371 ; T65:u1|DL[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.838      ;
; 15.374 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.272      ; 5.827      ;
; 15.381 ; T65:u1|PC[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.277      ; 5.825      ;
; 15.386 ; T65:u1|MCycle[0]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.274      ; 5.817      ;
; 15.391 ; T65:u1|MCycle[2]                     ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.811      ;
; 15.393 ; T65:u1|MCycle[1]                     ; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0      ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.273      ; 5.809      ;
; 15.396 ; T65:u1|MCycle[1]                     ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.280      ; 5.813      ;
; 15.396 ; T65:u1|DL[3]                         ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_address_reg0  ; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 20.000       ; 1.278      ; 5.811      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 12.950 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 5.453      ;
; 13.021 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 5.377      ;
; 13.034 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 5.363      ;
; 13.072 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 5.330      ;
; 13.075 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 5.321      ;
; 13.075 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.320      ;
; 13.091 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.537     ; 5.309      ;
; 13.127 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 5.276      ;
; 13.146 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 5.251      ;
; 13.160 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 5.236      ;
; 13.171 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.224      ;
; 13.194 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 5.208      ;
; 13.228 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.167      ;
; 13.274 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 5.122      ;
; 13.276 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 5.121      ;
; 13.287 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 5.116      ;
; 13.289 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 5.107      ;
; 13.297 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.098      ;
; 13.308 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.536     ; 5.093      ;
; 13.314 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 5.085      ;
; 13.319 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 5.075      ;
; 13.321 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 5.081      ;
; 13.328 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 5.071      ;
; 13.330 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.065      ;
; 13.338 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.536     ; 5.063      ;
; 13.340 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 5.062      ;
; 13.358 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 5.040      ;
; 13.361 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 5.041      ;
; 13.371 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 5.026      ;
; 13.381 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 5.022      ;
; 13.401 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.995      ;
; 13.403 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.994      ;
; 13.404 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.991      ;
; 13.408 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 4.995      ;
; 13.411 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.986      ;
; 13.412 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.984      ;
; 13.412 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.983      ;
; 13.416 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.981      ;
; 13.416 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.980      ;
; 13.424 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.972      ;
; 13.424 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.344     ; 5.169      ;
; 13.426 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.968      ;
; 13.428 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.537     ; 4.972      ;
; 13.429 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.967      ;
; 13.446 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.948      ;
; 13.455 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.944      ;
; 13.464 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 4.939      ;
; 13.465 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.929      ;
; 13.468 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.537     ; 4.932      ;
; 13.478 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.921      ;
; 13.480 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.344     ; 5.113      ;
; 13.483 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.914      ;
; 13.488 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 4.914      ;
; 13.490 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.908      ;
; 13.497 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.899      ;
; 13.503 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.894      ;
; 13.508 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.887      ;
; 13.517 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 4.885      ;
; 13.522 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 4.880      ;
; 13.527 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 4.875      ;
; 13.531 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.864      ;
; 13.533 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.862      ;
; 13.541 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.853      ;
; 13.543 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.855      ;
; 13.548 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.850      ;
; 13.549 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.848      ;
; 13.550 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.845      ;
; 13.553 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.841      ;
; 13.556 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.540     ; 4.841      ;
; 13.561 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.833      ;
; 13.566 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.828      ;
; 13.568 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.831      ;
; 13.574 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.537     ; 4.826      ;
; 13.575 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 4.828      ;
; 13.587 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.535     ; 4.815      ;
; 13.618 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.541     ; 4.778      ;
; 13.634 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.761      ;
; 13.640 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.755      ;
; 13.640 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:u1|BAL[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.534     ; 4.763      ;
; 13.651 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[6] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.748      ;
; 13.652 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.742      ;
; 13.663 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.736      ;
; 13.667 ; UK101keyboard:u9|keys[6][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.344     ; 4.926      ;
; 13.668 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.726      ;
; 13.668 ; UK101keyboard:u9|keys[2][2]                                                                                 ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.345     ; 4.924      ;
; 13.675 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.723      ;
; 13.676 ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.719      ;
; 13.677 ; UK101keyboard:u9|keys[1][5]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.341     ; 4.919      ;
; 13.682 ; UK101keyboard:u9|keys[4][2]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.345     ; 4.910      ;
; 13.687 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.707      ;
; 13.701 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:u1|BAL[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.694      ;
; 13.704 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.694      ;
; 13.705 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.538     ; 4.694      ;
; 13.709 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.689      ;
; 13.710 ; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:u1|BAL[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.685      ;
; 13.724 ; UK101keyboard:u9|keys[1][2]                                                                                 ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.345     ; 4.868      ;
; 13.730 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.543     ; 4.664      ;
; 13.733 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:u1|BAL[7] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.539     ; 4.665      ;
; 13.737 ; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:u1|BAL[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 4.658      ;
; 13.739 ; UK101keyboard:u9|keys[5][5]                                                                                 ; T65:u1|BAL[8] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.342     ; 4.856      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.055 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 0.603      ;
; -0.006 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 0.647      ;
; -0.003 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 0.650      ;
; 0.003  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 0.656      ;
; 0.023  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 0.675      ;
; 0.035  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 0.693      ;
; 0.097  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 0.742      ;
; 0.168  ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 0.813      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.233  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 0.922      ;
; 0.270  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.277  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 0.929      ;
; 0.278  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279  ; T65:u1|DL[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.291  ; T65:u1|DL[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.310  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 0.969      ;
; 0.336  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.345  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.007      ;
; 0.345  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.007      ;
; 0.345  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.007      ;
; 0.369  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.028      ;
; 0.376  ; T65:u1|DL[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.390  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.035      ;
; 0.407  ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.527      ;
; 0.411  ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.531      ;
; 0.415  ; T65:u1|S[2]                        ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.053      ; 2.468      ;
; 0.418  ; T65:u1|DL[0]                       ; T65:u1|PC[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.428  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.547      ;
; 0.432  ; T65:u1|S[7]                        ; T65:u1|S[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.553      ;
; 0.447  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.622      ; 1.273      ;
; 0.469  ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; T65:u1|PC[3]                       ; T65:u1|PC[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470  ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470  ; T65:u1|PC[6]                       ; T65:u1|PC[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.474  ; T65:u1|P[4]                        ; T65:u1|BusA_r[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.474  ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.478  ; T65:u1|BAL[8]                      ; T65:u1|BAL[8]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478  ; T65:u1|S[0]                        ; T65:u1|S[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478  ; T65:u1|X[4]                        ; T65:u1|BusA_r[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478  ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.599      ;
; 0.480  ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.600      ;
; 0.490  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.622      ; 1.316      ;
; 0.509  ; T65:u1|AD[7]                       ; T65:u1|AD[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510  ; T65:u1|Write_Data_r[0]             ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.043      ; 2.553      ;
; 0.510  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 1.164      ;
; 0.510  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 1.164      ;
; 0.510  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 1.164      ;
; 0.514  ; T65:u1|DL[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.635      ;
; 0.516  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.176      ;
; 0.516  ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[4]                                                                               ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.176      ;
; 0.517  ; T65:u1|BAL[3]                      ; T65:u1|BAL[3]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519  ; T65:u1|AD[6]                       ; T65:u1|AD[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.534  ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.538  ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.206      ;
; 0.539  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.206      ;
; 0.539  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.206      ;
; 0.540  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.207      ;
; 0.540  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.207      ;
; 0.540  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.659      ;
; 0.540  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.662      ;
; 0.543  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.210      ;
; 0.545  ; T65:u1|X[6]                        ; bufferedUART:UART|controlReg[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.658      ; 2.287      ;
; 0.549  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.671      ;
; 0.553  ; T65:u1|BAH[5]                      ; T65:u1|BAH[5]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.673      ;
; 0.554  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.676      ;
; 0.557  ; T65:u1|X[0]                        ; T65:u1|BusA_r[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.677      ;
; 0.560  ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.680      ;
; 0.561  ; T65:u1|X[3]                        ; kbRowSel[3]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.070      ; 2.631      ;
; 0.572  ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.692      ;
; 0.574  ; T65:u1|PC[7]                       ; T65:u1|PC[7]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.694      ;
; 0.575  ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.695      ;
; 0.578  ; T65:u1|IR[0]                       ; T65:u1|Write_Data_r[0]                                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.698      ;
; 0.579  ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.700      ;
; 0.582  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.249      ;
; 0.582  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.249      ;
; 0.582  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.249      ;
; 0.583  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.250      ;
; 0.583  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.250      ;
; 0.586  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.253      ;
; 0.587  ; T65:u1|IR[0]                       ; T65:u1|P[0]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588  ; T65:u1|IR[0]                       ; T65:u1|P[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.708      ;
; 0.596  ; T65:u1|P[2]                        ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.044      ; 2.640      ;
; 0.599  ; T65:u1|PC[2]                       ; kbRowSel[2]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.043      ; 2.642      ;
; 0.601  ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.721      ;
; 0.601  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.882      ;
; 0.608  ; T65:u1|MCycle[2]                   ; T65:u1|RstCycle                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.728      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.504      ;
; 0.181 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.506      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.513      ;
; 0.190 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.515      ;
; 0.193 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.199 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.524      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxBuffer~21                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxBuffer~17                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; bufferedUART:UART|txState.idle              ; bufferedUART:UART|txState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.221 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.341      ;
; 0.252 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.256 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.581      ;
; 0.261 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.586      ;
; 0.264 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.271 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.276 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.274 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.304 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.329 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.339 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.348 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.353 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[0]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.474      ;
; 0.379 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.441 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.454 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.460 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; UK101TextDisplay:u6|horizCount[8]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.475 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.483 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.483 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.486 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.487 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.490 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.498 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.499 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.620      ;
; 0.500 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[1]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; UK101TextDisplay:u6|vertLineCount[8] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.620      ;
; 0.503 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[2]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.624      ;
; 0.517 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; UK101TextDisplay:u6|horizCount[7]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|horizCount[9]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.541 ; UK101TextDisplay:u6|horizCount[5]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.666      ;
; 0.541 ; UK101TextDisplay:u6|vertLineCount[6] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; UK101TextDisplay:u6|horizCount[4]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.549 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[5]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.549 ; UK101TextDisplay:u6|vertLineCount[4] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.552 ; UK101TextDisplay:u6|horizCount[2]    ; UK101TextDisplay:u6|horizCount[6]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.673      ;
; 0.553 ; UK101TextDisplay:u6|horizCount[6]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.678      ;
; 0.553 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.673      ;
; 0.554 ; UK101TextDisplay:u6|horizCount[1]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.676      ;
; 0.565 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.685      ;
; 0.566 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[3]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.687      ;
; 0.569 ; UK101TextDisplay:u6|horizCount[0]    ; UK101TextDisplay:u6|horizCount[4]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; UK101TextDisplay:u6|vertLineCount[2] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.576 ; UK101TextDisplay:u6|horizCount[9]    ; UK101TextDisplay:u6|n_hSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.701      ;
; 0.583 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[7]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|n_vSync          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; UK101TextDisplay:u6|horizCount[3]    ; UK101TextDisplay:u6|horizCount[8]    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[1] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[2] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[4] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; UK101TextDisplay:u6|vertLineCount[9] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[7] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; UK101TextDisplay:u6|vertLineCount[7] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; UK101TextDisplay:u6|vertLineCount[0] ; UK101TextDisplay:u6|vertLineCount[6] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.593 ; UK101TextDisplay:u6|vertLineCount[1] ; UK101TextDisplay:u6|vertLineCount[5] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; UK101TextDisplay:u6|vertLineCount[5] ; UK101TextDisplay:u6|vertLineCount[9] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; UK101TextDisplay:u6|vertLineCount[3] ; UK101TextDisplay:u6|vertLineCount[8] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                            ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 18.592 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 20.000       ; -0.034     ; 1.361      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 20.000       ; -0.036     ; 1.357      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.605 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 20.000       ; -0.033     ; 1.349      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 18.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 20.000       ; -0.033     ; 1.136      ;
; 19.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 20.000       ; -0.037     ; 0.759      ;
; 19.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 20.000       ; -0.037     ; 0.759      ;
; 19.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 20.000       ; -0.037     ; 0.759      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
; 19.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 20.000       ; -0.036     ; 0.686      ;
+--------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.924 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 1.173      ;
; 18.954 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 1.136      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.325 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 0.987      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
; 0.354 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; clk          ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.024      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                            ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.613      ;
; 0.563 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.682      ;
; 0.563 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; clk          ; clk         ; 0.000        ; 0.035      ; 0.682      ;
; 0.563 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; clk          ; clk         ; 0.000        ; 0.035      ; 0.682      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 0.863 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.987      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.053 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.177      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; clk          ; clk         ; 0.000        ; 0.039      ; 1.183      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; clk          ; clk         ; 0.000        ; 0.037      ; 1.181      ;
+-------+------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -10.114 ; -0.226 ; 17.027   ; 0.325   ; 9.199               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.114 ; 0.274  ; N/A      ; N/A     ; 19.204              ;
;  PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.767   ; -0.226 ; 18.024   ; 0.325   ; 499.397             ;
;  clk                                             ; -4.809  ; 0.179  ; 17.027   ; 0.493   ; 9.199               ;
; Design-wide TNS                                  ; -19.244 ; -0.605 ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.114 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; -0.605 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                             ; -9.265  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG5       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB0       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vSync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoR4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; videoG5       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; videoB0       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; videoB1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; videoB2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; videoB3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; videoB4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vSync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2451     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 22       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 7773     ; 84       ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1127     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1731     ; 0        ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1530     ; 0        ; 78       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1532993  ; 108      ; 277      ; 174      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 2451     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clk                                             ; 22       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; clk                                             ; 7773     ; 84       ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1127     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1731     ; 0        ; 0        ; 0        ;
; clk                                             ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1530     ; 0        ; 78       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 1532993  ; 108      ; 277      ; 174      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; clk                                             ; 33       ; 0        ; 0        ; 0        ;
; clk        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; clk                                             ; 33       ; 0        ; 0        ; 0        ;
; clk        ; PLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                             ; clk                                             ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG5     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG5     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR4     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 27 15:49:50 2019
Info: Command: quartus_sta uk101_16K -c uk101_16K
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101_16K.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 64 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[0]} {PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[1]} {PLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.114             -10.114 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.705              -9.130 clk 
    Info (332119):     3.767               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.071              -0.071 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.687               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.027               0.000 clk 
    Info (332119):    18.024               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.798               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.127               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):    19.234               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.572               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.281              -9.281 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.809              -9.265 clk 
    Info (332119):     4.973               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.226              -0.605 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 clk 
    Info (332119):     0.638               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.205               0.000 clk 
    Info (332119):    18.262               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.569               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.028               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clk 
    Info (332119):    19.204               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.397               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.542              -4.542 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.062              -4.049 clk 
    Info (332119):    12.950               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.055              -0.064 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.179               0.000 clk 
    Info (332119):     0.274               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.592               0.000 clk 
    Info (332119):    18.924               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.325               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.493               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 clk 
    Info (332119):    19.304               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.656               0.000 PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 647 megabytes
    Info: Processing ended: Sat Apr 27 15:49:58 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


