{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418681862703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418681862704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 17:17:42 2014 " "Processing started: Mon Dec 15 17:17:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418681862704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418681862704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryControllerInterface -c MemoryControllerInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418681862704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418681863517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplysim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplysim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplySim-multiplySim_arch " "Found design unit 1: multiplySim-multiplySim_arch" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864658 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplySim " "Found entity 1: multiplySim" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alusim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluSim-aluSim_arch " "Found design unit 1: aluSim-aluSim_arch" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864664 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluSim " "Found entity 1: aluSim" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu_defs.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mycpu_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycpu_defs " "Found design unit 1: mycpu_defs" {  } { { "mycpu_defs.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu_defs.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegtesting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegtesting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegTesting-sevenSegTesting_arch " "Found design unit 1: sevenSegTesting-sevenSegTesting_arch" {  } { { "sevenSegTesting.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/sevenSegTesting.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864673 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegTesting " "Found entity 1: sevenSegTesting" {  } { { "sevenSegTesting.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/sevenSegTesting.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycpu-mycpu_arch " "Found design unit 1: mycpu-mycpu_arch" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864678 ""} { "Info" "ISGN_ENTITY_NAME" "1 mycpu " "Found entity 1: mycpu" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_shell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_shell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_shell-MyDefault " "Found design unit 1: de2_115_shell-MyDefault" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864683 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_shell " "Found entity 1: de2_115_shell" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-arch " "Found design unit 1: sr_latch-arch" {  } { { "cscie93/sr_latch.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/sr_latch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864686 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "cscie93/sr_latch.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/sr_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-structural " "Found design unit 1: shift_register-structural" {  } { { "cscie93/shift_register.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/shift_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864691 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "cscie93/shift_register.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/shift_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/rs232_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/rs232_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_transmit-structural " "Found design unit 1: rs232_transmit-structural" {  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864695 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_transmit " "Found entity 1: rs232_transmit" {  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/rs232_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/rs232_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_receive-arch " "Found design unit 1: rs232_receive-arch" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864698 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_receive " "Found entity 1: rs232_receive" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ram_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cscie93/ram_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_interface-dummy " "Found design unit 1: ram_interface-dummy" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864704 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_interface-implemented " "Found design unit 2: ram_interface-implemented" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_interface " "Found entity 1: ram_interface" {  } { { "cscie93/ram_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ps2scancodetoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ps2scancodetoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2ScanCodeToAscii-behavioral " "Found design unit 1: ps2ScanCodeToAscii-behavioral" {  } { { "cscie93/ps2ScanCodeToAscii.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2ScanCodeToAscii.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2ScanCodeToAscii " "Found entity 1: ps2ScanCodeToAscii" {  } { { "cscie93/ps2ScanCodeToAscii.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2ScanCodeToAscii.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/ps2keyboardreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/ps2keyboardreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2KeyboardReceiver-behavioral " "Found design unit 1: ps2KeyboardReceiver-behavioral" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864718 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2KeyboardReceiver " "Found entity 1: ps2KeyboardReceiver" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/memtypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cscie93/memtypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemTypes (cscie93) " "Found design unit 1: MemTypes (cscie93)" {  } { { "cscie93/MemTypes.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/MemTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_controller-a " "Found design unit 1: memory_controller-a" {  } { { "cscie93/memory_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864727 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "cscie93/memory_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/mem_pll_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cscie93/mem_pll_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pll_interface-dummy " "Found design unit 1: mem_pll_interface-dummy" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864731 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_pll_interface-implemented " "Found design unit 2: mem_pll_interface-implemented" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864731 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_interface " "Found entity 1: mem_pll_interface" {  } { { "cscie93/mem_pll_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/mem_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/mem_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pll-SYN " "Found design unit 1: mem_pll-SYN" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864736 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_pll " "Found entity 1: mem_pll" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/lcd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/lcd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_fifo-SYN " "Found design unit 1: lcd_fifo-SYN" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864739 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-arch " "Found design unit 1: lcd_controller-arch" {  } { { "cscie93/lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864797 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "cscie93/lcd_controller.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/keyboard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/keyboard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_interface-structural " "Found design unit 1: keyboard_interface-structural" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864803 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_interface " "Found entity 1: keyboard_interface" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgen-pll " "Found design unit 1: clockgen-pll" {  } { { "cscie93/clockgen.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864811 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "cscie93/clockgen.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681864811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681864811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/clock_ctrl.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cscie93/clock_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_ctrl_altclkctrl_7ji-RTL " "Found design unit 1: clock_ctrl_altclkctrl_7ji-RTL" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865061 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_ctrl-RTL " "Found design unit 2: clock_ctrl-RTL" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865061 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_ctrl_altclkctrl_7ji " "Found entity 1: clock_ctrl_altclkctrl_7ji" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865061 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_ctrl " "Found entity 2: clock_ctrl" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681865061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/char_out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/char_out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_out_fifo-SYN " "Found design unit 1: char_out_fifo-SYN" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865066 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_out_fifo " "Found entity 1: char_out_fifo" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681865066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cscie93/char_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cscie93/char_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_fifo-SYN " "Found design unit 1: char_fifo-SYN" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865071 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_fifo " "Found entity 1: char_fifo" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681865071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681865071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_115_shell " "Elaborating entity \"de2_115_shell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418681865616 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_ready de2_115_shell.vhd(86) " "VHDL Signal Declaration warning at de2_115_shell.vhd(86): used implicit default value for signal \"mem_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418681865634 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_hold de2_115_shell.vhd(95) " "VHDL Signal Declaration warning at de2_115_shell.vhd(95): used explicit default value for signal \"clock_hold\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681865634 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sysclk2 de2_115_shell.vhd(98) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(98): object \"sysclk2\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681865636 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_divide_limit de2_115_shell.vhd(100) " "VHDL Signal Declaration warning at de2_115_shell.vhd(100): used explicit default value for signal \"clock_divide_limit\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681865636 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_suspend de2_115_shell.vhd(101) " "VHDL Signal Declaration warning at de2_115_shell.vhd(101): used explicit default value for signal \"mem_suspend\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681865636 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_character_ready de2_115_shell.vhd(102) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(102): object \"serial_character_ready\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681865637 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_character_ready de2_115_shell.vhd(103) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(103): object \"ps2_character_ready\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681865637 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc de2_115_shell.vhd(119) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(119): object \"pc\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681865637 "|de2_115_shell"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "not_reset de2_115_shell.vhd(120) " "VHDL Signal Declaration warning at de2_115_shell.vhd(120): used explicit default value for signal \"not_reset\" because signal was never assigned a value" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681865637 "|de2_115_shell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsmStateCode de2_115_shell.vhd(122) " "Verilog HDL or VHDL warning at de2_115_shell.vhd(122): object \"fsmStateCode\" assigned a value but never read" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681865637 "|de2_115_shell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:mem " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:mem\"" {  } { { "de2_115_shell.vhd" "mem" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681865796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockgen memory_controller:mem\|clockgen:clockgen A:pll " "Elaborating entity \"clockgen\" using architecture \"A:pll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\"" {  } { { "cscie93/memory_controller.vhd" "clockgen" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681865810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem_pll_interface memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll A:implemented " "Elaborating entity \"mem_pll_interface\" using architecture \"A:implemented\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\"" {  } { { "cscie93/clockgen.vhd" "pll" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681865818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll " "Elaborating entity \"mem_pll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\"" {  } { { "cscie93/mem_pll_interface.vhd" "pll" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll_interface.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681865836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\"" {  } { { "cscie93/mem_pll.vhd" "altpll_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\"" {  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681866139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866143 ""}  } { { "cscie93/mem_pll.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/mem_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681866143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_altpll " "Found entity 1: mem_pll_altpll" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681866302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681866302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll_altpll memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated " "Elaborating entity \"mem_pll_altpll\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ctrl memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1 " "Elaborating entity \"clock_ctrl\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\"" {  } { { "cscie93/clockgen.vhd" "clkctrl1" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clockgen.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ctrl_altclkctrl_7ji memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component " "Elaborating entity \"clock_ctrl_altclkctrl_7ji\" for hierarchy \"memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\"" {  } { { "cscie93/clock_ctrl.vhd" "clock_ctrl_altclkctrl_7ji_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_interface memory_controller:mem\|ram_interface:ram A:implemented " "Elaborating entity \"ram_interface\" using architecture \"A:implemented\" for hierarchy \"memory_controller:mem\|ram_interface:ram\"" {  } { { "cscie93/memory_controller.vhd" "ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory_controller:mem\|ram_interface:ram\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\"" {  } { { "cscie93/ram_interface.vhd" "ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram_interface.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "cscie93/ram.vhd" "altsyncram_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E93 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E93\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866509 ""}  } { { "cscie93/ram.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ram.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681866509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16j1 " "Found entity 1: altsyncram_16j1" {  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681866654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681866654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16j1 memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated " "Elaborating entity \"altsyncram_16j1\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nra2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nra2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nra2 " "Found entity 1: altsyncram_nra2" {  } { { "db/altsyncram_nra2.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681866826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681866826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nra2 memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1 " "Elaborating entity \"altsyncram_nra2\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\"" {  } { { "db/altsyncram_16j1.tdf" "altsyncram1" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681866828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681867013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681867013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_nra2.tdf" "decode4" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681867163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681867163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_nra2.tdf" "rden_decode_b" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681867306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681867306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|mux_lob:mux6 " "Elaborating entity \"mux_lob\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|altsyncram_nra2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_nra2.tdf" "mux6" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_nra2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_16j1.tdf" "mgl_prim2" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681867540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1161376512 " "Parameter \"NODE_NAME\" = \"1161376512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867541 ""}  } { { "db/altsyncram_16j1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_16j1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681867541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_controller:mem\|ram_interface:ram\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_16j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo memory_controller:mem\|lcd_fifo:fifo_lcd " "Elaborating entity \"lcd_fifo\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\"" {  } { { "cscie93/memory_controller.vhd" "fifo_lcd" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\"" {  } { { "cscie93/lcd_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\"" {  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867780 ""}  } { { "cscie93/lcd_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/lcd_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681867780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_g1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_g1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_g1k1 " "Found entity 1: dcfifo_g1k1" {  } { { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681867932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681867932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_g1k1 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated " "Elaborating entity \"dcfifo_g1k1\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681867934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_o57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_o57:rdptr_g1p " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_o57:rdptr_g1p\"" {  } { { "db/dcfifo_g1k1.tdf" "rdptr_g1p" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kjc " "Found entity 1: a_graycounter_kjc" {  } { { "db/a_graycounter_kjc.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_kjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kjc memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p " "Elaborating entity \"a_graycounter_kjc\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p\"" {  } { { "db/dcfifo_g1k1.tdf" "wrptr_g1p" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg31 " "Found entity 1: altsyncram_kg31" {  } { { "db/altsyncram_kg31.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_kg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg31 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|altsyncram_kg31:fifo_ram " "Elaborating entity \"altsyncram_kg31\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|altsyncram_kg31:fifo_ram\"" {  } { { "db/dcfifo_g1k1.tdf" "fifo_ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dkd " "Found entity 1: alt_synch_pipe_dkd" {  } { { "db/alt_synch_pipe_dkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_dkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dkd memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dkd\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\"" {  } { { "db/dcfifo_g1k1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe10 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_dkd.tdf" "dffpipe10" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_dkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\"" {  } { { "db/dcfifo_g1k1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe13 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe13" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/cmpr_866.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_866\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_g1k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681868869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681868869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"memory_controller:mem\|lcd_fifo:fifo_lcd\|dcfifo:dcfifo_component\|dcfifo_g1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_g1k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller memory_controller:mem\|lcd_controller:lcd_ctrl " "Elaborating entity \"lcd_controller\" for hierarchy \"memory_controller:mem\|lcd_controller:lcd_ctrl\"" {  } { { "cscie93/memory_controller.vhd" "lcd_ctrl" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_out_fifo memory_controller:mem\|char_out_fifo:fifo_serial_out " "Elaborating entity \"char_out_fifo\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\"" {  } { { "cscie93/memory_controller.vhd" "fifo_serial_out" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681868899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_out_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869040 ""}  } { { "cscie93/char_out_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_out_fifo.vhd" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681869040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdl1 " "Found entity 1: dcfifo_jdl1" {  } { { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdl1 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated " "Elaborating entity \"dcfifo_jdl1\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b911 " "Found entity 1: altsyncram_b911" {  } { { "db/altsyncram_b911.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/altsyncram_b911.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b911 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|altsyncram_b911:fifo_ram " "Elaborating entity \"altsyncram_b911\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|altsyncram_b911:fifo_ram\"" {  } { { "db/dcfifo_jdl1.tdf" "fifo_ram" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_jdl1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe6 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe6\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe6" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_jdl1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe9 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe9" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681869709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681869709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|cmpr_a66:rdfull_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"memory_controller:mem\|char_out_fifo:fifo_serial_out\|dcfifo:dcfifo_component\|dcfifo_jdl1:auto_generated\|cmpr_a66:rdfull_eq_comp\"" {  } { { "db/dcfifo_jdl1.tdf" "rdfull_eq_comp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_interface memory_controller:mem\|keyboard_interface:ps2_kb_ctrl " "Elaborating entity \"keyboard_interface\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\"" {  } { { "cscie93/memory_controller.vhd" "ps2_kb_ctrl" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_rcv_err keyboard_interface.vhd(48) " "Verilog HDL or VHDL warning at keyboard_interface.vhd(48): object \"ps2_rcv_err\" assigned a value but never read" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681869801 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kbfifo_wrfull keyboard_interface.vhd(55) " "Verilog HDL or VHDL warning at keyboard_interface.vhd(55): object \"kbfifo_wrfull\" assigned a value but never read" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681869801 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2KeyboardReceiver memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv " "Elaborating entity \"ps2KeyboardReceiver\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\"" {  } { { "cscie93/keyboard_interface.vhd" "ps2rcv" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|shift_register:shift_reg A:structural " "Elaborating entity \"shift_register\" using architecture \"A:structural\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|shift_register:shift_reg\"" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "shift_reg" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 179 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2ScanCodeToAscii memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2ScanCodeToAscii:decoder " "Elaborating entity \"ps2ScanCodeToAscii\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2ScanCodeToAscii:decoder\"" {  } { { "cscie93/keyboard_interface.vhd" "decoder" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_fifo memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb " "Elaborating entity \"char_fifo\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\"" {  } { { "cscie93/keyboard_interface.vhd" "fifo_kb" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681869883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_fifo.vhd" "dcfifo_component" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\"" {  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component " "Instantiated megafunction \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870023 ""}  } { { "cscie93/char_fifo.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/char_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418681870023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e1k1 " "Found entity 1: dcfifo_e1k1" {  } { { "db/dcfifo_e1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681870232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681870232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e1k1 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated " "Elaborating entity \"dcfifo_e1k1\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681870308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681870308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\"" {  } { { "db/dcfifo_e1k1.tdf" "rs_dgwp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681870333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681870333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe5 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe5" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681870364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681870364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\"" {  } { { "db/dcfifo_e1k1.tdf" "ws_dgrp" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_e1k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418681870444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418681870444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_hd9:dffpipe8 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|char_fifo:fifo_kb\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_hd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe8" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_receive memory_controller:mem\|rs232_receive:rs232_rcv " "Elaborating entity \"rs232_receive\" for hierarchy \"memory_controller:mem\|rs232_receive:rs232_rcv\"" {  } { { "cscie93/memory_controller.vhd" "rs232_rcv" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_wrfull rs232_receive.vhd(39) " "Verilog HDL or VHDL warning at rs232_receive.vhd(39): object \"fifo_wrfull\" assigned a value but never read" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870470 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_transmit memory_controller:mem\|rs232_transmit:rs232_xmit " "Elaborating entity \"rs232_transmit\" for hierarchy \"memory_controller:mem\|rs232_transmit:rs232_xmit\"" {  } { { "cscie93/memory_controller.vhd" "rs232_xmit" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/memory_controller.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mycpu mycpu:mpcpu_inst " "Elaborating entity \"mycpu\" for hierarchy \"mycpu:mpcpu_inst\"" {  } { { "de2_115_shell.vhd" "mpcpu_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681870656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_C mycpu.vhd(37) " "Verilog HDL or VHDL warning at mycpu.vhd(37): object \"ALU_C\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870659 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULT_result mycpu.vhd(43) " "Verilog HDL or VHDL warning at mycpu.vhd(43): object \"MULT_result\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870660 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t0 mycpu.vhd(46) " "Verilog HDL or VHDL warning at mycpu.vhd(46): object \"t0\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870660 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 mycpu.vhd(47) " "Verilog HDL or VHDL warning at mycpu.vhd(47): object \"t1\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870660 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 mycpu.vhd(48) " "Verilog HDL or VHDL warning at mycpu.vhd(48): object \"t2\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870660 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 mycpu.vhd(49) " "Verilog HDL or VHDL warning at mycpu.vhd(49): object \"t3\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870661 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_misc mycpu.vhd(68) " "Verilog HDL or VHDL warning at mycpu.vhd(68): object \"IR_decode_misc\" assigned a value but never read" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681870662 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displaySwitches mycpu.vhd(154) " "VHDL Process Statement warning at mycpu.vhd(154): signal \"displaySwitches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418681870671 "|de2_115_shell|mycpu:mpcpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSim mycpu:mpcpu_inst\|aluSim:aluSim_test " "Elaborating entity \"aluSim\" for hierarchy \"mycpu:mpcpu_inst\|aluSim:aluSim_test\"" {  } { { "mycpu.vhd" "aluSim_test" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681871997 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU_C_internal aluSim.vhd(20) " "VHDL Signal Declaration warning at aluSim.vhd(20): used explicit default value for signal \"ALU_C_internal\" because signal was never assigned a value" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_result_internal aluSim.vhd(37) " "VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable \"ALU_result_internal\", which holds its previous value in one or more paths through the process" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Z_internal aluSim.vhd(37) " "VHDL Process Statement warning at aluSim.vhd(37): inferring latch(es) for signal or variable \"ALU_Z_internal\", which holds its previous value in one or more paths through the process" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Z_internal aluSim.vhd(37) " "Inferred latch for \"ALU_Z_internal\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[0\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[0\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[1\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[1\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[2\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[2\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872005 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[3\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[3\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[4\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[4\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[5\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[5\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[6\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[6\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[7\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[7\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[8\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[8\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[9\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[9\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872006 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[10\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[10\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[11\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[11\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[12\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[12\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[13\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[13\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[14\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[14\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[15\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[15\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[16\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[16\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[17\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[17\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872007 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[18\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[18\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872008 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[19\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[19\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872008 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[20\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[20\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872008 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[21\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[21\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872008 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[22\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[22\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872009 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[23\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[23\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872009 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[24\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[24\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872009 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[25\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[25\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872009 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[26\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[26\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872009 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[27\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[27\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872010 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[28\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[28\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872010 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[29\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[29\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872011 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[30\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[30\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872011 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result_internal\[31\] aluSim.vhd(37) " "Inferred latch for \"ALU_result_internal\[31\]\" at aluSim.vhd(37)" {  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418681872011 "|de2_115_shell|mycpu:mpcpu_inst|aluSim:aluSim_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplySim mycpu:mpcpu_inst\|multiplySim:multiplySim_inst " "Elaborating entity \"multiplySim\" for hierarchy \"mycpu:mpcpu_inst\|multiplySim:multiplySim_inst\"" {  } { { "mycpu.vhd" "multiplySim_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681872015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsmStateCode multiplySim.vhd(20) " "Verilog HDL or VHDL warning at multiplySim.vhd(20): object \"fsmStateCode\" assigned a value but never read" {  } { { "multiplySim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/multiplySim.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418681872017 "|de2_115_shell|mycpu:mpcpu_inst|multiplySim:multiplySim_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegTesting sevenSegTesting:sevenSegTesting0_inst " "Elaborating entity \"sevenSegTesting\" for hierarchy \"sevenSegTesting:sevenSegTesting0_inst\"" {  } { { "de2_115_shell.vhd" "sevenSegTesting0_inst" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418681872180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[0\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR_decode_slt " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR_decode_slt" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888140 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[1\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[1\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888140 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[2\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[2\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888140 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[3\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[3\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[3\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888140 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[4\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[4\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888142 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[5\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888143 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[6\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888144 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[7\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888144 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[8\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888144 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[9\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888145 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[10\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888146 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[11\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888146 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[12\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888146 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[13\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888147 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[14\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888147 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[15\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888147 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[16\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[0\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888147 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[17\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[1\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888148 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[18\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[2\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888148 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[19\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[3\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[3\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888148 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[20\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[4\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888149 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[21\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888149 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[22\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888149 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[23\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888150 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[24\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888150 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[25\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888151 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[26\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888151 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[27\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888151 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[28\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888151 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[29\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888151 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[30\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888152 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\] " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[5\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[5\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888152 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_Z_internal " "Latch mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_Z_internal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mycpu:mpcpu_inst\|IR\[28\] " "Ports D and ENA on the latch are fed by the same signal mycpu:mpcpu_inst\|IR\[28\]" {  } { { "mycpu.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/mycpu.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418681888153 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418681888153 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 55 2 0 } } { "db/dcfifo_g1k1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_g1k1.tdf" 59 2 0 } } { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 59 2 0 } } { "db/dcfifo_jdl1.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/dcfifo_jdl1.tdf" 63 2 0 } } { "db/a_graycounter_o57.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_o57.tdf" 32 2 0 } } { "db/a_graycounter_kjc.tdf" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/a_graycounter_kjc.tdf" 32 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418681888293 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418681888293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681893131 "|de2_115_shell|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs232_cts GND " "Pin \"rs232_cts\" is stuck at GND" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681893131 "|de2_115_shell|rs232_cts"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418681893131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681894231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418681901369 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal " "Logic cell \"memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal\"" {  } { { "cscie93/ps2KeyboardReceiver.vhd" "rcv_ok_internal" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681901535 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1418681901535 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418681901784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418681901784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418681901855 "|de2_115_shell|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418681901855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681902173 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mycpu.vhd " "Ignored assignments for entity \"mycpu.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity mycpu.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity mycpu.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1418681902702 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1418681902702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418681904302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681904302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_step " "No output dependent on input pin \"clock_step\"" {  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418681905454 "|de2_115_shell|clock_step"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418681905454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6563 " "Implemented 6563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418681905456 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418681905456 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418681905456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6305 " "Implemented 6305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418681905456 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418681905456 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418681905456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418681905456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418681905629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:18:25 2014 " "Processing ended: Mon Dec 15 17:18:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418681905629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418681905629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418681905629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418681905629 ""}
