
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121836                       # Number of seconds simulated
sim_ticks                                121835529261                       # Number of ticks simulated
final_tick                               691666822395                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148070                       # Simulator instruction rate (inst/s)
host_op_rate                                   192407                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7852642                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903840                       # Number of bytes of host memory used
host_seconds                                 15515.23                       # Real time elapsed on the host
sim_insts                                  2297337382                       # Number of instructions simulated
sim_ops                                    2985231920                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6499584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data     10613760                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17116800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1511552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1511552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        82920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                133725                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11809                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11809                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53347197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87115475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140491038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12406496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12406496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12406496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53347197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87115475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152897534                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292171534                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21166360                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18802981                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829231                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11142292                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10845354                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340609                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228380296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119833852                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21166360                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12185963                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24216417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5621922                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3592428                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13974512                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259972345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.767108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235755928     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096466      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037202      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764398      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591669      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4347027      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043144      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566457      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9770054      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259972345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072445                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.410149                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226271548                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5717708                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24180797                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        23942                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3778349                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061599                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134877510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3778349                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226564169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3422169                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1319543                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23906375                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       981738                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134720521                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90943                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       666017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177806964                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609076360                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609076360                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31095765                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18484                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9264                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2826442                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23514535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74446                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926286                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134219261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127451970                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80809                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20518369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42723270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259972345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173017                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205371858     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22933072      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11760327      4.52%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6725697      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498716      2.88%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754418      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1510673      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350511      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        67073      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259972345                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233777     47.28%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        186012     37.62%     84.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74708     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100015247     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005901      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22300653     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120949      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127451970                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.436223                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             494497                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003880                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515451591                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154756418                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124494480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127946467                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       226122                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3988726                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          291                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113988                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3778349                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2580390                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78529                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134237746                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23514535                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142896                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9264                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927403                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126332853                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22025220                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119117                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26146134                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19531382                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120914                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124528266                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124494480                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71168079                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164111994                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.426101                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433656                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21593703                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833676                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256193996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213993131     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15991353      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499498      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469916      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113230      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1057794      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4520103      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005161      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543810      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256193996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543810                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388893101                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272264238                       # The number of ROB writes
system.switch_cpus0.timesIdled                6097000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32199189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.921715                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.921715                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342265                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342265                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585061655                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162338312                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142735189                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292171534                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24958921                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20216988                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2285625                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9820978                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9398238                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2799943                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103256                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210795615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138808837                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24958921                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12198181                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30394716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7026878                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6446509                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13189393                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2282579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    252328525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.675982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.047572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       221933809     87.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2829983      1.12%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2215308      0.88%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5234144      2.07%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1129517      0.45%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1753343      0.69%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1344543      0.53%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          848660      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15039218      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    252328525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085426                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.475094                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208424803                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8887017                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30267216                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105462                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4644026                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4306596                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48514                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     170227870                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        88600                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4644026                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209004885                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2948655                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4241493                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29754396                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1735062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     170071492                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        48587                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319699                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       614698                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       294972                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    239244696                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    793646084                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    793646084                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    194069094                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45175574                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40594                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21790                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5441260                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16534285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8205435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       152181                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1830219                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168850960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        158566306                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164798                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28309671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58948822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    252328525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.628412                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183958427     72.90%     72.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29302901     11.61%     84.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14207691      5.63%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9508182      3.77%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8779631      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2949283      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3044591      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       431560      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146259      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    252328525                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         454752     59.40%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155354     20.29%     79.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155423     20.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    133193838     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2402547      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18795      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14810862      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8140264      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158566306                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.542716                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             765529                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570391463                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    197201743                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154493297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159331835                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       400534                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3763621                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219023                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4644026                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1975654                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113576                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168891531                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16534285                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8205435                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21777                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1239699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1297856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2537555                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155673538                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14298781                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2892767                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22437562                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22068406                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8138781                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532816                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154493871                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154493297                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91495851                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252653425                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528776                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362140                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113689497                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    139619645                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29273500                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2287168                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    247684499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368565                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189069714     76.33%     76.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27585227     11.14%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12039538      4.86%     92.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6840443      2.76%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4957089      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1944599      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1507588      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1085274      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2655027      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    247684499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113689497                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     139619645                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20757070                       # Number of memory references committed
system.switch_cpus1.commit.loads             12770658                       # Number of loads committed
system.switch_cpus1.commit.membars              18794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20060315                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125802298                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2842155                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2655027                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           413922617                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          342430480                       # The number of ROB writes
system.switch_cpus1.timesIdled                3422893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               39843009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113689497                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            139619645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113689497                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.569908                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.569908                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389119                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389119                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       701182385                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      215153137                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157195772                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37588                       # number of misc regfile writes
system.l20.replacements                         54962                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             797                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55090                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.014467                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.199553                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.027563                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   117.673941                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.098944                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.079684                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.919328                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000773                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          497                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    497                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4470                       # number of Writeback hits
system.l20.Writeback_hits::total                 4470                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          497                       # number of demand (read+write) hits
system.l20.demand_hits::total                     497                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          497                       # number of overall hits
system.l20.overall_hits::total                    497                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        50778                       # number of ReadReq misses
system.l20.ReadReq_misses::total                50792                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        50778                       # number of demand (read+write) misses
system.l20.demand_misses::total                 50792                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        50778                       # number of overall misses
system.l20.overall_misses::total                50792                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3011626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10548094107                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10551105733                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3011626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10548094107                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10551105733                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3011626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10548094107                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10551105733                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51275                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51289                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4470                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4470                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51275                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51289                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51275                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51289                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.990307                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.990310                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.990307                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.990310                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.990307                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.990310                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215116.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207729.609417                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207731.645397                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215116.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207729.609417                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207731.645397                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215116.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207729.609417                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207731.645397                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4023                       # number of writebacks
system.l20.writebacks::total                     4023                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        50778                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           50792                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        50778                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            50792                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        50778                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           50792                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2171946                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7503138859                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7505310805                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2171946                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7503138859                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7505310805                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2171946                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7503138859                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7505310805                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.990307                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.990310                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.990307                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.990310                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.990307                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.990310                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       155139                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147763.575938                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147765.608856                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       155139                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147763.575938                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147765.608856                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       155139                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147763.575938                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147765.608856                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         91297                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             582                       # Total number of references to valid blocks.
system.l21.sampled_refs                         91425                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.006366                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.111826                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.021326                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   112.769050                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.097798                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.118061                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.881008                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000764                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          580                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    580                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8364                       # number of Writeback hits
system.l21.Writeback_hits::total                 8364                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          580                       # number of demand (read+write) hits
system.l21.demand_hits::total                     580                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          580                       # number of overall hits
system.l21.overall_hits::total                    580                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        82920                       # number of ReadReq misses
system.l21.ReadReq_misses::total                82933                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        82920                       # number of demand (read+write) misses
system.l21.demand_misses::total                 82933                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        82920                       # number of overall misses
system.l21.overall_misses::total                82933                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2653655                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  17921316971                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    17923970626                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2653655                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  17921316971                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     17923970626                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2653655                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  17921316971                       # number of overall miss cycles
system.l21.overall_miss_latency::total    17923970626                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        83500                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              83513                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8364                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8364                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        83500                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               83513                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        83500                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              83513                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.993054                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.993055                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.993054                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.993055                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.993054                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.993055                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204127.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216127.797528                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216125.916414                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204127.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216127.797528                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216125.916414                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204127.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216127.797528                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216125.916414                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7786                       # number of writebacks
system.l21.writebacks::total                     7786                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        82920                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           82933                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        82920                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            82933                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        82920                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           82933                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1872702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12934963052                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12936835754                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1872702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12934963052                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12936835754                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1872702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12934963052                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12936835754                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.993054                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.993055                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.993054                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.993055                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.993054                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.993055                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       144054                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155993.283309                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155991.411790                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       144054                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155993.283309                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155991.411790                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       144054                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155993.283309                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155991.411790                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.965351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014006613                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874319.062847                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.965351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022380                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866932                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13974497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13974497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13974497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13974497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13974497                       # number of overall hits
system.cpu0.icache.overall_hits::total       13974497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3398718                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3398718                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3398718                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3398718                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3398718                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3398718                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13974512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13974512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13974512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13974512                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13974512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13974512                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226581.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226581.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226581.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226581.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226581.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226581.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3127826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3127826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3127826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3127826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3127826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3127826                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223416.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223416.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223416.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223416.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223416.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223416.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51275                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247003065                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51531                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4793.290738                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.409136                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.590864                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810192                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189808                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20093744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20093744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9267                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9267                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24104178                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24104178                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24104178                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24104178                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209832                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209832                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209832                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209832                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209832                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41626828543                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41626828543                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41626828543                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41626828543                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41626828543                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41626828543                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20303576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20303576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24314010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24314010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24314010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24314010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010335                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008630                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008630                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008630                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008630                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 198381.698421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 198381.698421                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 198381.698421                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 198381.698421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 198381.698421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 198381.698421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4470                       # number of writebacks
system.cpu0.dcache.writebacks::total             4470                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158557                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51275                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51275                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51275                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11003102134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11003102134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11003102134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11003102134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11003102134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11003102134                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214589.997738                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214589.997738                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214589.997738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214589.997738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214589.997738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214589.997738                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997542                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096844879                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2233899.957230                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997542                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13189378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13189378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13189378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13189378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13189378                       # number of overall hits
system.cpu1.icache.overall_hits::total       13189378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3233910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3233910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3233910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3233910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3233910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3233910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13189393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13189393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13189393                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13189393                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13189393                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13189393                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       215594                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       215594                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       215594                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       215594                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       215594                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       215594                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2761555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2761555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2761555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2761555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2761555                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2761555                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212427.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212427.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212427.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212427.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212427.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212427.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 83500                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194466832                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 83756                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2321.825684                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.299437                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.700563                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907420                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092580                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10709623                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10709623                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7948823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7948823                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21525                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18658446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18658446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18658446                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18658446                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       204010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       204010                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       204010                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        204010                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       204010                       # number of overall misses
system.cpu1.dcache.overall_misses::total       204010                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47317246524                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47317246524                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47317246524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47317246524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47317246524                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47317246524                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10913633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10913633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7948823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7948823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18862456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18862456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18862456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18862456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018693                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010816                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 231935.917475                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 231935.917475                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231935.917475                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231935.917475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231935.917475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231935.917475                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8364                       # number of writebacks
system.cpu1.dcache.writebacks::total             8364                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120510                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120510                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120510                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120510                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120510                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120510                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        83500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        83500                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        83500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        83500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        83500                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        83500                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18666752045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18666752045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18666752045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18666752045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18666752045                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18666752045                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223553.916707                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223553.916707                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223553.916707                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223553.916707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223553.916707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223553.916707                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
