INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/0b64/D_FlipFlop_Set_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FlipFlop_Set_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_D_FlipFlop_Set_Reset_0_1/sim/sy9_D_FlipFlop_Set_Reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_D_FlipFlop_Set_Reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_D_FlipFlop_Set_Reset_1_0/sim/sy9_D_FlipFlop_Set_Reset_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_D_FlipFlop_Set_Reset_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/f5b3/xup_nand3.srcs/sources_1/new/xup_nand3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_0_0/sim/sy9_xup_nand3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_0_1/sim/sy9_xup_nand3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_0_2/sim/sy9_xup_nand3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_0_3/sim/sy9_xup_nand3_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_inv_0_0/sim/sy9_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/35c5/xup_nand4.srcs/sources_1/new/xup_nand4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_0/sim/sy9_xup_nand4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_1/sim/sy9_xup_nand4_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_2/sim/sy9_xup_nand4_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_3/sim/sy9_xup_nand4_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_4/sim/sy9_xup_nand4_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_5/sim/sy9_xup_nand4_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_6/sim/sy9_xup_nand4_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_7/sim/sy9_xup_nand4_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_8/sim/sy9_xup_nand4_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_0_9/sim/sy9_xup_nand4_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_0_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/b7c9/xup_and6.srcs/sources_1/new/xup_and6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_and6_0_0/sim/sy9_xup_and6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_and6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_3_0/sim/sy9_xup_nand3_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_9_0/sim/sy9_xup_nand4_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_9_1/sim/sy9_xup_nand4_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_4_0/sim/sy9_xup_nand3_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_4_1/sim/sy9_xup_nand3_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand3_4_2/sim/sy9_xup_nand3_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand3_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand2_0_1/sim/sy9_xup_nand2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_and6_0_1/sim/sy9_xup_and6_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_and6_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand2_0_2/sim/sy9_xup_nand2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/ip/sy9_xup_nand4_12_0/sim/sy9_xup_nand4_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9_xup_nand4_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.ip_user_files/bd/sy9/hdl/sy9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sy9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/实验九（5）/实验九（5）.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
