|BouncingBall
seg0_dec <= MOUSE:inst4.right_button
clk => pll:inst3.inclk0
mouse_data <> MOUSE:inst4.mouse_data
mouse_clk <> MOUSE:inst4.mouse_clk
horiz_sync_out <= VGA_SYNC:inst9.horiz_sync_out
vert_sync_out <= VGA_SYNC:inst9.vert_sync_out
SW[0] => ball:inst1.buttons[0]
SW[1] => ball:inst1.buttons[1]
SW[2] => ball:inst1.buttons[2]
SW[3] => ball:inst1.buttons[3]
SW[4] => ball:inst1.buttons[4]
SW[5] => ball:inst1.buttons[5]
SW[6] => ball:inst1.buttons[6]
SW[7] => ball:inst1.buttons[7]
SW[8] => ball:inst1.buttons[8]
SW[9] => fsm:inst18.reset
bt0 => inst27.IN0
bt2 => inst28.IN0
bt1 => inst29.IN0
seg1_dec <= MOUSE:inst4.left_button
LEDG[0] <= enable_game.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= enable_menu.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= enable_training.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= game_over.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDS_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDS_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDS_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDS_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDS_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] <= <GND>
seg0[0] <= sevensegdecoder:inst7.LED_out[0]
seg0[1] <= sevensegdecoder:inst7.LED_out[1]
seg0[2] <= sevensegdecoder:inst7.LED_out[2]
seg0[3] <= sevensegdecoder:inst7.LED_out[3]
seg0[4] <= sevensegdecoder:inst7.LED_out[4]
seg0[5] <= sevensegdecoder:inst7.LED_out[5]
seg0[6] <= sevensegdecoder:inst7.LED_out[6]
seg1[0] <= sevensegdecoder:inst6.LED_out[0]
seg1[1] <= sevensegdecoder:inst6.LED_out[1]
seg1[2] <= sevensegdecoder:inst6.LED_out[2]
seg1[3] <= sevensegdecoder:inst6.LED_out[3]
seg1[4] <= sevensegdecoder:inst6.LED_out[4]
seg1[5] <= sevensegdecoder:inst6.LED_out[5]
seg1[6] <= sevensegdecoder:inst6.LED_out[6]
VGA_B[0] <= VGA_SYNC:inst9.blue_out[0]
VGA_B[1] <= VGA_SYNC:inst9.blue_out[1]
VGA_B[2] <= VGA_SYNC:inst9.blue_out[2]
VGA_B[3] <= VGA_SYNC:inst9.blue_out[3]
VGA_G[0] <= VGA_SYNC:inst9.green_out[0]
VGA_G[1] <= VGA_SYNC:inst9.green_out[1]
VGA_G[2] <= VGA_SYNC:inst9.green_out[2]
VGA_G[3] <= VGA_SYNC:inst9.green_out[3]
VGA_R[0] <= VGA_SYNC:inst9.red_out[0]
VGA_R[1] <= VGA_SYNC:inst9.red_out[1]
VGA_R[2] <= VGA_SYNC:inst9.red_out[2]
VGA_R[3] <= VGA_SYNC:inst9.red_out[3]


|BouncingBall|MOUSE:inst4
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|pll:inst3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|BouncingBall|pll:inst3|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|BouncingBall|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|BouncingBall|VGA_SYNC:inst9
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.IN1
red[1] => red_out.IN1
red[2] => red_out.IN1
red[3] => red_out.IN1
green[0] => green_out.IN1
green[1] => green_out.IN1
green[2] => green_out.IN1
green[3] => green_out.IN1
blue[0] => blue_out.IN1
blue[1] => blue_out.IN1
blue[2] => blue_out.IN1
blue[3] => blue_out.IN1
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|colorMux:inst15
bird_n => tmpRed.OUTPUTSELECT
bird_n => tmpRed.OUTPUTSELECT
bird_n => tmpRed.OUTPUTSELECT
bird_n => tmpRed.OUTPUTSELECT
bird_n => green.OUTPUTSELECT
bird_n => green.OUTPUTSELECT
bird_n => green.OUTPUTSELECT
bird_n => green.OUTPUTSELECT
bird_n => blue.OUTPUTSELECT
bird_n => blue.OUTPUTSELECT
bird_n => blue.OUTPUTSELECT
bird_n => blue.OUTPUTSELECT
char_n => tmpRed[3].OUTPUTSELECT
char_n => tmpRed[2].OUTPUTSELECT
char_n => tmpRed[1].OUTPUTSELECT
char_n => tmpRed.OUTPUTSELECT
char_n => green.OUTPUTSELECT
char_n => green.OUTPUTSELECT
char_n => green.OUTPUTSELECT
char_n => green.OUTPUTSELECT
char_n => blue.OUTPUTSELECT
char_n => blue.OUTPUTSELECT
char_n => blue.OUTPUTSELECT
char_n => blue.OUTPUTSELECT
pipe1_n => tmpRed.OUTPUTSELECT
pipe1_n => tmpRed.OUTPUTSELECT
pipe1_n => tmpRed.OUTPUTSELECT
pipe1_n => tmpRed.OUTPUTSELECT
pipe1_n => green.OUTPUTSELECT
pipe1_n => green.OUTPUTSELECT
pipe1_n => green.OUTPUTSELECT
pipe1_n => green.OUTPUTSELECT
pipe1_n => blue.OUTPUTSELECT
pipe1_n => blue.OUTPUTSELECT
pipe1_n => blue.OUTPUTSELECT
pipe1_n => blue.OUTPUTSELECT
bird[0] => tmpRed.DATAB
bird[1] => tmpRed.DATAB
bird[2] => tmpRed.DATAB
bird[3] => tmpRed.DATAB
bird[4] => green.DATAB
bird[5] => green.DATAB
bird[6] => green.DATAB
bird[7] => green.DATAB
bird[8] => blue.DATAB
bird[9] => blue.DATAB
bird[10] => blue.DATAB
bird[11] => blue.DATAB
char[0] => tmpRed.DATAB
char[1] => tmpRed[1].DATAB
char[2] => tmpRed[2].DATAB
char[3] => tmpRed[3].DATAB
char[4] => green.DATAB
char[5] => green.DATAB
char[6] => green.DATAB
char[7] => green.DATAB
char[8] => blue.DATAB
char[9] => blue.DATAB
char[10] => blue.DATAB
char[11] => blue.DATAB
pipe1[0] => tmpRed.DATAB
pipe1[1] => tmpRed.DATAB
pipe1[2] => tmpRed.DATAB
pipe1[3] => tmpRed.DATAB
pipe1[4] => green.DATAB
pipe1[5] => green.DATAB
pipe1[6] => green.DATAB
pipe1[7] => green.DATAB
pipe1[8] => blue.DATAB
pipe1[9] => blue.DATAB
pipe1[10] => blue.DATAB
pipe1[11] => blue.DATAB
clk => bgrom:bgrom1.clock
clk => imgPixelAdr[0].CLK
clk => imgPixelAdr[1].CLK
clk => imgPixelAdr[2].CLK
clk => imgPixelAdr[3].CLK
clk => imgPixelAdr[4].CLK
clk => imgPixelAdr[5].CLK
clk => imgPixelAdr[6].CLK
clk => imgPixelAdr[7].CLK
clk => imgPixelAdr[8].CLK
clk => imgPixelAdr[9].CLK
clk => imgPixelAdr[10].CLK
clk => imgPixelAdr[11].CLK
clk => imgPixelAdr[12].CLK
clk => imgPixelAdr[13].CLK
clk => imgPixelAdr[14].CLK
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => Add0.IN16
pixel_row[2] => Add1.IN19
pixel_row[3] => Add0.IN15
pixel_row[3] => Add1.IN18
pixel_row[4] => Add0.IN13
pixel_row[4] => Add0.IN14
pixel_row[5] => Add0.IN11
pixel_row[5] => Add0.IN12
pixel_row[6] => Add0.IN9
pixel_row[6] => Add0.IN10
pixel_row[7] => Add0.IN7
pixel_row[7] => Add0.IN8
pixel_row[8] => Add0.IN5
pixel_row[8] => Add0.IN6
pixel_row[9] => Add0.IN3
pixel_row[9] => Add0.IN4
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => imgPixelAdr[0].DATAIN
pixel_column[3] => imgPixelAdr[1].DATAIN
pixel_column[4] => imgPixelAdr[2].DATAIN
pixel_column[5] => imgPixelAdr[3].DATAIN
pixel_column[6] => imgPixelAdr[4].DATAIN
pixel_column[7] => Add1.IN22
pixel_column[8] => Add1.IN21
pixel_column[9] => Add1.IN20
red[0] <= tmpRed.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
pipe2_n => tmpRed.OUTPUTSELECT
pipe2_n => tmpRed.OUTPUTSELECT
pipe2_n => tmpRed.OUTPUTSELECT
pipe2_n => tmpRed.OUTPUTSELECT
pipe2_n => green.OUTPUTSELECT
pipe2_n => green.OUTPUTSELECT
pipe2_n => green.OUTPUTSELECT
pipe2_n => green.OUTPUTSELECT
pipe2_n => blue.OUTPUTSELECT
pipe2_n => blue.OUTPUTSELECT
pipe2_n => blue.OUTPUTSELECT
pipe2_n => blue.OUTPUTSELECT
pipe3_n => tmpRed.OUTPUTSELECT
pipe3_n => tmpRed.OUTPUTSELECT
pipe3_n => tmpRed.OUTPUTSELECT
pipe3_n => tmpRed.OUTPUTSELECT
pipe3_n => green.OUTPUTSELECT
pipe3_n => green.OUTPUTSELECT
pipe3_n => green.OUTPUTSELECT
pipe3_n => green.OUTPUTSELECT
pipe3_n => blue.OUTPUTSELECT
pipe3_n => blue.OUTPUTSELECT
pipe3_n => blue.OUTPUTSELECT
pipe3_n => blue.OUTPUTSELECT
pipe2[0] => tmpRed.DATAB
pipe2[1] => tmpRed.DATAB
pipe2[2] => tmpRed.DATAB
pipe2[3] => tmpRed.DATAB
pipe2[4] => green.DATAB
pipe2[5] => green.DATAB
pipe2[6] => green.DATAB
pipe2[7] => green.DATAB
pipe2[8] => blue.DATAB
pipe2[9] => blue.DATAB
pipe2[10] => blue.DATAB
pipe2[11] => blue.DATAB
pipe3[0] => tmpRed.DATAB
pipe3[1] => tmpRed.DATAB
pipe3[2] => tmpRed.DATAB
pipe3[3] => tmpRed.DATAB
pipe3[4] => green.DATAB
pipe3[5] => green.DATAB
pipe3[6] => green.DATAB
pipe3[7] => green.DATAB
pipe3[8] => blue.DATAB
pipe3[9] => blue.DATAB
pipe3[10] => blue.DATAB
pipe3[11] => blue.DATAB
collision => red.IN1
collision => red.IN1
collision => red.IN1
gift1[0] => tmpRed.DATAB
gift1[1] => tmpRed.DATAB
gift1[2] => tmpRed.DATAB
gift1[3] => tmpRed.DATAB
gift1[4] => green.DATAB
gift1[5] => green.DATAB
gift1[6] => green.DATAB
gift1[7] => green.DATAB
gift1[8] => blue.DATAB
gift1[9] => blue.DATAB
gift1[10] => blue.DATAB
gift1[11] => blue.DATAB
gift2[0] => tmpRed.DATAB
gift2[1] => tmpRed.DATAB
gift2[2] => tmpRed.DATAB
gift2[3] => tmpRed.DATAB
gift2[4] => green.DATAB
gift2[5] => green.DATAB
gift2[6] => green.DATAB
gift2[7] => green.DATAB
gift2[8] => blue.DATAB
gift2[9] => blue.DATAB
gift2[10] => blue.DATAB
gift2[11] => blue.DATAB
gift1_n => tmpRed.OUTPUTSELECT
gift1_n => tmpRed.OUTPUTSELECT
gift1_n => tmpRed.OUTPUTSELECT
gift1_n => tmpRed.OUTPUTSELECT
gift1_n => green.OUTPUTSELECT
gift1_n => green.OUTPUTSELECT
gift1_n => green.OUTPUTSELECT
gift1_n => green.OUTPUTSELECT
gift1_n => blue.OUTPUTSELECT
gift1_n => blue.OUTPUTSELECT
gift1_n => blue.OUTPUTSELECT
gift1_n => blue.OUTPUTSELECT
gift2_n => tmpRed.OUTPUTSELECT
gift2_n => tmpRed.OUTPUTSELECT
gift2_n => tmpRed.OUTPUTSELECT
gift2_n => tmpRed.OUTPUTSELECT
gift2_n => green.OUTPUTSELECT
gift2_n => green.OUTPUTSELECT
gift2_n => green.OUTPUTSELECT
gift2_n => green.OUTPUTSELECT
gift2_n => blue.OUTPUTSELECT
gift2_n => blue.OUTPUTSELECT
gift2_n => blue.OUTPUTSELECT
gift2_n => blue.OUTPUTSELECT


|BouncingBall|colorMux:inst15|bgrom:bgrom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i9d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i9d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i9d1:auto_generated.address_a[2]
address_a[3] => altsyncram_i9d1:auto_generated.address_a[3]
address_a[4] => altsyncram_i9d1:auto_generated.address_a[4]
address_a[5] => altsyncram_i9d1:auto_generated.address_a[5]
address_a[6] => altsyncram_i9d1:auto_generated.address_a[6]
address_a[7] => altsyncram_i9d1:auto_generated.address_a[7]
address_a[8] => altsyncram_i9d1:auto_generated.address_a[8]
address_a[9] => altsyncram_i9d1:auto_generated.address_a[9]
address_a[10] => altsyncram_i9d1:auto_generated.address_a[10]
address_a[11] => altsyncram_i9d1:auto_generated.address_a[11]
address_a[12] => altsyncram_i9d1:auto_generated.address_a[12]
address_a[13] => altsyncram_i9d1:auto_generated.address_a[13]
address_a[14] => altsyncram_i9d1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i9d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i9d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i9d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i9d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i9d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i9d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i9d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i9d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i9d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_i9d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_i9d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_i9d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_i9d1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_57a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_57a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_7nb:mux2.result[0]
q_a[1] <= mux_7nb:mux2.result[1]
q_a[2] <= mux_7nb:mux2.result[2]
q_a[3] <= mux_7nb:mux2.result[3]
q_a[4] <= mux_7nb:mux2.result[4]
q_a[5] <= mux_7nb:mux2.result[5]
q_a[6] <= mux_7nb:mux2.result[6]
q_a[7] <= mux_7nb:mux2.result[7]
q_a[8] <= mux_7nb:mux2.result[8]
q_a[9] <= mux_7nb:mux2.result[9]
q_a[10] <= mux_7nb:mux2.result[10]
q_a[11] <= mux_7nb:mux2.result[11]


|BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|decode_57a:rden_decode
data[0] => w_anode157w[1].IN0
data[0] => w_anode171w[1].IN1
data[0] => w_anode180w[1].IN0
data[0] => w_anode189w[1].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode171w[2].IN0
data[1] => w_anode180w[2].IN1
data[1] => w_anode189w[2].IN1
eq[0] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode171w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode180w[2].DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|mux_7nb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data1_wire[0].IN0
data[13] => data1_wire[1].IN0
data[14] => data1_wire[2].IN0
data[15] => data1_wire[3].IN0
data[16] => data1_wire[4].IN0
data[17] => data1_wire[5].IN0
data[18] => data1_wire[6].IN0
data[19] => data1_wire[7].IN0
data[20] => data1_wire[8].IN0
data[21] => data1_wire[9].IN0
data[22] => data1_wire[10].IN0
data[23] => data1_wire[11].IN0
data[24] => data2_wire[0].IN0
data[25] => data2_wire[1].IN0
data[26] => data2_wire[2].IN0
data[27] => data2_wire[3].IN0
data[28] => data2_wire[4].IN0
data[29] => data2_wire[5].IN0
data[30] => data2_wire[6].IN0
data[31] => data2_wire[7].IN0
data[32] => data2_wire[8].IN0
data[33] => data2_wire[9].IN0
data[34] => data2_wire[10].IN0
data[35] => data2_wire[11].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[11].IN0
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|BouncingBall|birdSkin:inst21
bird_n => enable.IN1
ball_x_pos[0] => Add2.IN10
ball_x_pos[1] => Add2.IN9
ball_x_pos[2] => Add2.IN8
ball_x_pos[3] => Add2.IN7
ball_x_pos[4] => Add2.IN6
ball_x_pos[5] => Add2.IN5
ball_x_pos[6] => Add2.IN4
ball_x_pos[7] => Add2.IN3
ball_x_pos[8] => Add2.IN2
ball_x_pos[9] => Add2.IN1
ball_y_pos[0] => Add0.IN10
ball_y_pos[1] => Add0.IN9
ball_y_pos[2] => Add0.IN8
ball_y_pos[3] => Add0.IN7
ball_y_pos[4] => Add0.IN6
ball_y_pos[5] => Add0.IN5
ball_y_pos[6] => Add0.IN4
ball_y_pos[7] => Add0.IN3
ball_y_pos[8] => Add0.IN2
ball_y_pos[9] => Add0.IN1
clk => birdRom:birdRom1.clock
clk => imgPixelAdr[0].CLK
clk => imgPixelAdr[1].CLK
clk => imgPixelAdr[2].CLK
clk => imgPixelAdr[3].CLK
clk => imgPixelAdr[4].CLK
clk => imgPixelAdr[5].CLK
clk => imgPixelAdr[6].CLK
clk => imgPixelAdr[7].CLK
clk => imgPixelAdr[8].CLK
clk => imgPixelAdr[9].CLK
clk => imgPixelAdr[10].CLK
clk => imgPixelAdr[11].CLK
pixel_row[0] => Add0.IN20
pixel_row[1] => Add0.IN19
pixel_row[2] => Add0.IN18
pixel_row[3] => Add0.IN17
pixel_row[4] => Add0.IN16
pixel_row[5] => Add0.IN15
pixel_row[6] => Add0.IN14
pixel_row[7] => Add0.IN13
pixel_row[8] => Add0.IN12
pixel_row[9] => Add0.IN11
pixel_column[0] => Add2.IN20
pixel_column[1] => Add2.IN19
pixel_column[2] => Add2.IN18
pixel_column[3] => Add2.IN17
pixel_column[4] => Add2.IN16
pixel_column[5] => Add2.IN15
pixel_column[6] => Add2.IN14
pixel_column[7] => Add2.IN13
pixel_column[8] => Add2.IN12
pixel_column[9] => Add2.IN11
rgb[0] <= birdRom:birdRom1.q[8]
rgb[1] <= birdRom:birdRom1.q[9]
rgb[2] <= birdRom:birdRom1.q[10]
rgb[3] <= birdRom:birdRom1.q[11]
rgb[4] <= birdRom:birdRom1.q[4]
rgb[5] <= birdRom:birdRom1.q[5]
rgb[6] <= birdRom:birdRom1.q[6]
rgb[7] <= birdRom:birdRom1.q[7]
rgb[8] <= birdRom:birdRom1.q[0]
rgb[9] <= birdRom:birdRom1.q[1]
rgb[10] <= birdRom:birdRom1.q[2]
rgb[11] <= birdRom:birdRom1.q[3]
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|birdSkin:inst21|birdRom:birdRom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|BouncingBall|birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_09d1:auto_generated.address_a[0]
address_a[1] => altsyncram_09d1:auto_generated.address_a[1]
address_a[2] => altsyncram_09d1:auto_generated.address_a[2]
address_a[3] => altsyncram_09d1:auto_generated.address_a[3]
address_a[4] => altsyncram_09d1:auto_generated.address_a[4]
address_a[5] => altsyncram_09d1:auto_generated.address_a[5]
address_a[6] => altsyncram_09d1:auto_generated.address_a[6]
address_a[7] => altsyncram_09d1:auto_generated.address_a[7]
address_a[8] => altsyncram_09d1:auto_generated.address_a[8]
address_a[9] => altsyncram_09d1:auto_generated.address_a[9]
address_a[10] => altsyncram_09d1:auto_generated.address_a[10]
address_a[11] => altsyncram_09d1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_09d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_09d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_09d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_09d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_09d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_09d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_09d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_09d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_09d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_09d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_09d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_09d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_09d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_09d1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BouncingBall|birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ~NO_FANOUT~
address_a[10] => ~NO_FANOUT~
address_a[11] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|BouncingBall|ball:inst1
PB1 => ~NO_FANOUT~
PB2 => ~NO_FANOUT~
Clock => ~NO_FANOUT~
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => Ball_Y_motion.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => Ball_Y_motion.DATAB
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => counter.OUTPUTSELECT
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
left_button => Ball_Y_motion.DATAB
buttons[0] => Red_Data.IN1
buttons[1] => Red_Data.IN1
buttons[2] => Red_Data.IN1
buttons[3] => Green_Data.IN1
buttons[4] => Green_Data.IN1
buttons[5] => Green_Data.IN1
buttons[6] => Blue_Data.IN1
buttons[7] => Blue_Data.IN1
buttons[8] => Blue_Data.IN1
pixel_row_in[0] => LessThan2.IN22
pixel_row_in[0] => LessThan3.IN22
pixel_row_in[1] => LessThan2.IN21
pixel_row_in[1] => LessThan3.IN21
pixel_row_in[2] => LessThan2.IN20
pixel_row_in[2] => LessThan3.IN20
pixel_row_in[3] => LessThan2.IN19
pixel_row_in[3] => LessThan3.IN19
pixel_row_in[4] => LessThan2.IN18
pixel_row_in[4] => LessThan3.IN18
pixel_row_in[5] => LessThan2.IN17
pixel_row_in[5] => LessThan3.IN17
pixel_row_in[6] => LessThan2.IN16
pixel_row_in[6] => LessThan3.IN16
pixel_row_in[7] => LessThan2.IN15
pixel_row_in[7] => LessThan3.IN15
pixel_row_in[8] => LessThan2.IN14
pixel_row_in[8] => LessThan3.IN14
pixel_row_in[9] => LessThan2.IN12
pixel_row_in[9] => LessThan2.IN13
pixel_row_in[9] => LessThan3.IN13
pixel_column_in[0] => LessThan0.IN22
pixel_column_in[0] => LessThan1.IN22
pixel_column_in[1] => LessThan0.IN21
pixel_column_in[1] => LessThan1.IN21
pixel_column_in[2] => LessThan0.IN20
pixel_column_in[2] => LessThan1.IN20
pixel_column_in[3] => LessThan0.IN19
pixel_column_in[3] => LessThan1.IN19
pixel_column_in[4] => LessThan0.IN18
pixel_column_in[4] => LessThan1.IN18
pixel_column_in[5] => LessThan0.IN17
pixel_column_in[5] => LessThan1.IN17
pixel_column_in[6] => LessThan0.IN16
pixel_column_in[6] => LessThan1.IN16
pixel_column_in[7] => LessThan0.IN15
pixel_column_in[7] => LessThan1.IN15
pixel_column_in[8] => LessThan0.IN14
pixel_column_in[8] => LessThan1.IN14
pixel_column_in[9] => LessThan0.IN12
pixel_column_in[9] => LessThan0.IN13
pixel_column_in[9] => LessThan1.IN13
vert_sync => Ball_Y_pos[0].CLK
vert_sync => Ball_Y_pos[1].CLK
vert_sync => Ball_Y_pos[2].CLK
vert_sync => Ball_Y_pos[3].CLK
vert_sync => Ball_Y_pos[4].CLK
vert_sync => Ball_Y_pos[5].CLK
vert_sync => Ball_Y_pos[6].CLK
vert_sync => Ball_Y_pos[7].CLK
vert_sync => Ball_Y_pos[8].CLK
vert_sync => Ball_Y_pos[9].CLK
vert_sync => \Move_Ball:counter[0].CLK
vert_sync => \Move_Ball:counter[1].CLK
vert_sync => \Move_Ball:counter[2].CLK
vert_sync => \Move_Ball:counter[3].CLK
vert_sync => \Move_Ball:counter[4].CLK
vert_sync => \Move_Ball:counter[5].CLK
vert_sync => \Move_Ball:counter[6].CLK
vert_sync => \Move_Ball:counter[7].CLK
vert_sync => \Move_Ball:counter[8].CLK
vert_sync => \Move_Ball:counter[9].CLK
vert_sync => Ball_Y_motion[0].CLK
vert_sync => Ball_Y_motion[1].CLK
vert_sync => Ball_Y_motion[2].CLK
vert_sync => Ball_Y_motion[3].CLK
vert_sync => Ball_Y_motion[4].CLK
vert_sync => Ball_Y_motion[5].CLK
vert_sync => Ball_Y_motion[6].CLK
vert_sync => Ball_Y_motion[7].CLK
vert_sync => Ball_Y_motion[8].CLK
vert_sync => Ball_Y_motion[9].CLK
speed[0] => Add3.IN22
speed[1] => Add3.IN21
speed[2] => Add3.IN20
speed[3] => Add3.IN19
speed[4] => Add3.IN18
speed[5] => Add3.IN17
speed[6] => Add3.IN16
speed[7] => Add3.IN15
speed[8] => Add3.IN14
speed[9] => Add3.IN12
speed[9] => Add3.IN13
rgb[0] <= Ball_on.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= Green_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= Green_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= Green_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= Ball_on.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= Blue_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= Blue_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= Blue_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= Ball_on.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= Red_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= Red_Data.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= Red_Data.DB_MAX_OUTPUT_PORT_TYPE
enable <= Ball_on.DB_MAX_OUTPUT_PORT_TYPE
ball_x[0] <= <GND>
ball_x[1] <= <GND>
ball_x[2] <= <GND>
ball_x[3] <= <GND>
ball_x[4] <= <GND>
ball_x[5] <= <GND>
ball_x[6] <= <VCC>
ball_x[7] <= <GND>
ball_x[8] <= <VCC>
ball_x[9] <= <GND>
ball_size[0] <= <GND>
ball_size[1] <= <GND>
ball_size[2] <= <GND>
ball_size[3] <= <GND>
ball_size[4] <= <VCC>
ball_size[5] <= <GND>
ball_size[6] <= <GND>
ball_size[7] <= <GND>
ball_size[8] <= <GND>
ball_size[9] <= <GND>
ball_y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
ball_y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
ball_y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
ball_y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
ball_y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
ball_y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
ball_y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
ball_y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
ball_y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
ball_y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
game_enable => Ball_on.DATAB
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => Ball_Y_motion.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
game_enable => counter.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => Ball_Y_pos.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => Ball_Y_motion.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT


|BouncingBall|mouseController:inst12
clk => tmp_speed[0].CLK
clk => tmp_speed[1].CLK
clk => tmp_speed[2].CLK
clk => tmp_speed[3].CLK
clk => tmp_speed[4].CLK
clk => tmp_clicked.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => prev_click.CLK
left_click => prev_click.DATAIN
left_click => process_0.IN1
speed[0] <= tmp_speed[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= tmp_speed[1].DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= tmp_speed[2].DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= tmp_speed[3].DB_MAX_OUTPUT_PORT_TYPE
speed[4] <= tmp_speed[4].DB_MAX_OUTPUT_PORT_TYPE
speed[5] <= <GND>
speed[6] <= <GND>
speed[7] <= <GND>
speed[8] <= <GND>
speed[9] <= <GND>
click <= tmp_clicked.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|fsm:inst18
clk => state~1.DATAIN
reset => state~3.DATAIN
start_game => next_state.OUTPUTSELECT
start_game => next_state.OUTPUTSELECT
start_game => Selector1.IN2
start_training => next_state.DATAA
start_training => next_state.DATAA
pause => ~NO_FANOUT~
collision => collision_counter_enable.DATAA
game_over => next_state.s_menu.DATAA
game_over => Selector0.IN2
game_over => Selector1.IN1
passsed_tube => score_counter_enable.DATAA
score[0] => LessThan0.IN20
score[0] => LessThan1.IN20
score[0] => LessThan2.IN20
score[1] => LessThan0.IN19
score[1] => LessThan1.IN19
score[1] => LessThan2.IN19
score[2] => LessThan0.IN18
score[2] => LessThan1.IN18
score[2] => LessThan2.IN18
score[3] => LessThan0.IN17
score[3] => LessThan1.IN17
score[3] => LessThan2.IN17
score[4] => LessThan0.IN16
score[4] => LessThan1.IN16
score[4] => LessThan2.IN16
score[5] => LessThan0.IN15
score[5] => LessThan1.IN15
score[5] => LessThan2.IN15
score[6] => LessThan0.IN14
score[6] => LessThan1.IN14
score[6] => LessThan2.IN14
score[7] => LessThan0.IN13
score[7] => LessThan1.IN13
score[7] => LessThan2.IN13
score[8] => LessThan0.IN12
score[8] => LessThan1.IN12
score[8] => LessThan2.IN12
score[9] => LessThan0.IN11
score[9] => LessThan1.IN11
score[9] => LessThan2.IN11
mouse_in => ~NO_FANOUT~
enable_game <= enable_game.DB_MAX_OUTPUT_PORT_TYPE
enable_menu <= enable_menu.DB_MAX_OUTPUT_PORT_TYPE
train_mode_enabled <= train_mode_enabled.DB_MAX_OUTPUT_PORT_TYPE
level[0] <= level.DB_MAX_OUTPUT_PORT_TYPE
level[1] <= level.DB_MAX_OUTPUT_PORT_TYPE
reset_game <= reset_game.DB_MAX_OUTPUT_PORT_TYPE
pausetxt_enable <= comb.DB_MAX_OUTPUT_PORT_TYPE
collision_counter_enable <= collision_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
score_counter_enable <= score_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
debug_machine[0] <= <GND>
debug_machine[1] <= <GND>
debug_machine[2] <= game_d.DB_MAX_OUTPUT_PORT_TYPE
debug_machine[3] <= train_d.DB_MAX_OUTPUT_PORT_TYPE
debug_machine[4] <= menu_d.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|collision_detector:inst25
collision1 => collision_out.IN0
collision2 => collision_out.IN1
collision3 => collision_out.IN1
collision_out <= collision_out.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|pipe:inst16
vert_sync_out => toggleRand.CLK
vert_sync_out => x_pos_left[0].CLK
vert_sync_out => x_pos_left[1].CLK
vert_sync_out => x_pos_left[2].CLK
vert_sync_out => x_pos_left[3].CLK
vert_sync_out => x_pos_left[4].CLK
vert_sync_out => x_pos_left[5].CLK
vert_sync_out => x_pos_left[6].CLK
vert_sync_out => x_pos_left[7].CLK
vert_sync_out => x_pos_left[8].CLK
vert_sync_out => x_pos_left[9].CLK
vert_sync_out => x_pos_left[10].CLK
rand_num[0] => randomizer[0].DATAIN
rand_num[1] => randomizer[1].DATAIN
rand_num[2] => randomizer[2].DATAIN
rand_num[3] => randomizer[3].DATAIN
rand_num[4] => randomizer[4].DATAIN
rand_num[5] => randomizer[5].DATAIN
rand_num[6] => randomizer[6].DATAIN
rand_num[7] => randomizer[7].DATAIN
rand_num[8] => randomizer[8].DATAIN
rand_num[9] => randomizer[9].DATAIN
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Equal1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Equal1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Equal1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Equal1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Equal1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Equal1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Equal1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Equal1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Equal1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Equal1.IN10
pixel_column[0] => LessThan0.IN11
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Equal0.IN19
pixel_column[1] => LessThan0.IN10
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Equal0.IN18
pixel_column[2] => LessThan0.IN9
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Equal0.IN17
pixel_column[3] => LessThan0.IN8
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Equal0.IN16
pixel_column[4] => LessThan0.IN7
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Equal0.IN15
pixel_column[5] => LessThan0.IN6
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Equal0.IN14
pixel_column[6] => LessThan0.IN5
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Equal0.IN13
pixel_column[7] => LessThan0.IN4
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Equal0.IN12
pixel_column[8] => LessThan0.IN3
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Equal0.IN11
pixel_column[9] => LessThan0.IN2
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Equal0.IN10
ball_x_pos[0] => ~NO_FANOUT~
ball_x_pos[1] => ~NO_FANOUT~
ball_x_pos[2] => ~NO_FANOUT~
ball_x_pos[3] => ~NO_FANOUT~
ball_x_pos[4] => ~NO_FANOUT~
ball_x_pos[5] => ~NO_FANOUT~
ball_x_pos[6] => ~NO_FANOUT~
ball_x_pos[7] => ~NO_FANOUT~
ball_x_pos[8] => ~NO_FANOUT~
ball_x_pos[9] => ~NO_FANOUT~
ball_y_posin[0] => ~NO_FANOUT~
ball_y_posin[1] => ~NO_FANOUT~
ball_y_posin[2] => ~NO_FANOUT~
ball_y_posin[3] => ~NO_FANOUT~
ball_y_posin[4] => ~NO_FANOUT~
ball_y_posin[5] => ~NO_FANOUT~
ball_y_posin[6] => ~NO_FANOUT~
ball_y_posin[7] => ~NO_FANOUT~
ball_y_posin[8] => ~NO_FANOUT~
ball_y_posin[9] => ~NO_FANOUT~
ball_size[0] => ~NO_FANOUT~
ball_size[1] => ~NO_FANOUT~
ball_size[2] => ~NO_FANOUT~
ball_size[3] => ~NO_FANOUT~
ball_size[4] => ~NO_FANOUT~
ball_size[5] => ~NO_FANOUT~
ball_size[6] => ~NO_FANOUT~
ball_size[7] => ~NO_FANOUT~
ball_size[8] => ~NO_FANOUT~
ball_size[9] => ~NO_FANOUT~
test_ball_enable => drawing.IN1
clk => score_up.CLK
clk => flag.CLK
clk => last_collision.CLK
rgb[0] <= <GND>
rgb[1] <= <GND>
rgb[2] <= <GND>
rgb[3] <= <GND>
rgb[4] <= <VCC>
rgb[5] <= <VCC>
rgb[6] <= <VCC>
rgb[7] <= <VCC>
rgb[8] <= <GND>
rgb[9] <= <GND>
rgb[10] <= <GND>
rgb[11] <= <GND>
enable <= tmpEnable.DB_MAX_OUTPUT_PORT_TYPE
collision <= last_collision.DB_MAX_OUTPUT_PORT_TYPE
score_out <= score_up.DB_MAX_OUTPUT_PORT_TYPE
game_enable => tmpEnable.DATAB
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
level[0] => Add3.IN4
level[1] => Add3.IN3


|BouncingBall|lfsr:inst2
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => tmp[8].CLK
clk => tmp[9].CLK
clk => tmp[10].CLK
enable => tmp[10].ENA
enable => tmp[1].ENA
enable => tmp[2].ENA
enable => tmp[3].ENA
enable => tmp[4].ENA
enable => tmp[5].ENA
enable => tmp[6].ENA
enable => tmp[7].ENA
enable => tmp[8].ENA
enable => tmp[9].ENA
reset => tmp[1].ACLR
reset => tmp[2].PRESET
reset => tmp[3].PRESET
reset => tmp[4].ACLR
reset => tmp[5].PRESET
reset => tmp[6].ACLR
reset => tmp[7].PRESET
reset => tmp[8].ACLR
reset => tmp[9].PRESET
reset => tmp[10].ACLR
num[0] <= tmp[1].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= tmp[2].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= tmp[3].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= tmp[4].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= tmp[5].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= tmp[6].DB_MAX_OUTPUT_PORT_TYPE
num[6] <= tmp[7].DB_MAX_OUTPUT_PORT_TYPE
num[7] <= tmp[8].DB_MAX_OUTPUT_PORT_TYPE
num[8] <= tmp[9].DB_MAX_OUTPUT_PORT_TYPE
num[9] <= tmp[10].DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|pipe:inst17
vert_sync_out => toggleRand.CLK
vert_sync_out => x_pos_left[0].CLK
vert_sync_out => x_pos_left[1].CLK
vert_sync_out => x_pos_left[2].CLK
vert_sync_out => x_pos_left[3].CLK
vert_sync_out => x_pos_left[4].CLK
vert_sync_out => x_pos_left[5].CLK
vert_sync_out => x_pos_left[6].CLK
vert_sync_out => x_pos_left[7].CLK
vert_sync_out => x_pos_left[8].CLK
vert_sync_out => x_pos_left[9].CLK
vert_sync_out => x_pos_left[10].CLK
rand_num[0] => randomizer[0].DATAIN
rand_num[1] => randomizer[1].DATAIN
rand_num[2] => randomizer[2].DATAIN
rand_num[3] => randomizer[3].DATAIN
rand_num[4] => randomizer[4].DATAIN
rand_num[5] => randomizer[5].DATAIN
rand_num[6] => randomizer[6].DATAIN
rand_num[7] => randomizer[7].DATAIN
rand_num[8] => randomizer[8].DATAIN
rand_num[9] => randomizer[9].DATAIN
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Equal1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Equal1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Equal1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Equal1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Equal1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Equal1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Equal1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Equal1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Equal1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Equal1.IN10
pixel_column[0] => LessThan0.IN11
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Equal0.IN19
pixel_column[1] => LessThan0.IN10
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Equal0.IN18
pixel_column[2] => LessThan0.IN9
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Equal0.IN17
pixel_column[3] => LessThan0.IN8
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Equal0.IN16
pixel_column[4] => LessThan0.IN7
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Equal0.IN15
pixel_column[5] => LessThan0.IN6
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Equal0.IN14
pixel_column[6] => LessThan0.IN5
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Equal0.IN13
pixel_column[7] => LessThan0.IN4
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Equal0.IN12
pixel_column[8] => LessThan0.IN3
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Equal0.IN11
pixel_column[9] => LessThan0.IN2
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Equal0.IN10
ball_x_pos[0] => ~NO_FANOUT~
ball_x_pos[1] => ~NO_FANOUT~
ball_x_pos[2] => ~NO_FANOUT~
ball_x_pos[3] => ~NO_FANOUT~
ball_x_pos[4] => ~NO_FANOUT~
ball_x_pos[5] => ~NO_FANOUT~
ball_x_pos[6] => ~NO_FANOUT~
ball_x_pos[7] => ~NO_FANOUT~
ball_x_pos[8] => ~NO_FANOUT~
ball_x_pos[9] => ~NO_FANOUT~
ball_y_posin[0] => ~NO_FANOUT~
ball_y_posin[1] => ~NO_FANOUT~
ball_y_posin[2] => ~NO_FANOUT~
ball_y_posin[3] => ~NO_FANOUT~
ball_y_posin[4] => ~NO_FANOUT~
ball_y_posin[5] => ~NO_FANOUT~
ball_y_posin[6] => ~NO_FANOUT~
ball_y_posin[7] => ~NO_FANOUT~
ball_y_posin[8] => ~NO_FANOUT~
ball_y_posin[9] => ~NO_FANOUT~
ball_size[0] => ~NO_FANOUT~
ball_size[1] => ~NO_FANOUT~
ball_size[2] => ~NO_FANOUT~
ball_size[3] => ~NO_FANOUT~
ball_size[4] => ~NO_FANOUT~
ball_size[5] => ~NO_FANOUT~
ball_size[6] => ~NO_FANOUT~
ball_size[7] => ~NO_FANOUT~
ball_size[8] => ~NO_FANOUT~
ball_size[9] => ~NO_FANOUT~
test_ball_enable => drawing.IN1
clk => score_up.CLK
clk => flag.CLK
clk => last_collision.CLK
rgb[0] <= <GND>
rgb[1] <= <GND>
rgb[2] <= <GND>
rgb[3] <= <GND>
rgb[4] <= <GND>
rgb[5] <= <GND>
rgb[6] <= <GND>
rgb[7] <= <GND>
rgb[8] <= <VCC>
rgb[9] <= <VCC>
rgb[10] <= <VCC>
rgb[11] <= <VCC>
enable <= tmpEnable.DB_MAX_OUTPUT_PORT_TYPE
collision <= last_collision.DB_MAX_OUTPUT_PORT_TYPE
score_out <= score_up.DB_MAX_OUTPUT_PORT_TYPE
game_enable => tmpEnable.DATAB
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
level[0] => Add3.IN4
level[1] => Add3.IN3


|BouncingBall|pipe:inst10
vert_sync_out => toggleRand.CLK
vert_sync_out => x_pos_left[0].CLK
vert_sync_out => x_pos_left[1].CLK
vert_sync_out => x_pos_left[2].CLK
vert_sync_out => x_pos_left[3].CLK
vert_sync_out => x_pos_left[4].CLK
vert_sync_out => x_pos_left[5].CLK
vert_sync_out => x_pos_left[6].CLK
vert_sync_out => x_pos_left[7].CLK
vert_sync_out => x_pos_left[8].CLK
vert_sync_out => x_pos_left[9].CLK
vert_sync_out => x_pos_left[10].CLK
rand_num[0] => randomizer[0].DATAIN
rand_num[1] => randomizer[1].DATAIN
rand_num[2] => randomizer[2].DATAIN
rand_num[3] => randomizer[3].DATAIN
rand_num[4] => randomizer[4].DATAIN
rand_num[5] => randomizer[5].DATAIN
rand_num[6] => randomizer[6].DATAIN
rand_num[7] => randomizer[7].DATAIN
rand_num[8] => randomizer[8].DATAIN
rand_num[9] => randomizer[9].DATAIN
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Equal1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Equal1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Equal1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Equal1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Equal1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Equal1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Equal1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Equal1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Equal1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Equal1.IN10
pixel_column[0] => LessThan0.IN11
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Equal0.IN19
pixel_column[1] => LessThan0.IN10
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Equal0.IN18
pixel_column[2] => LessThan0.IN9
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Equal0.IN17
pixel_column[3] => LessThan0.IN8
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Equal0.IN16
pixel_column[4] => LessThan0.IN7
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Equal0.IN15
pixel_column[5] => LessThan0.IN6
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Equal0.IN14
pixel_column[6] => LessThan0.IN5
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Equal0.IN13
pixel_column[7] => LessThan0.IN4
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Equal0.IN12
pixel_column[8] => LessThan0.IN3
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Equal0.IN11
pixel_column[9] => LessThan0.IN2
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Equal0.IN10
ball_x_pos[0] => ~NO_FANOUT~
ball_x_pos[1] => ~NO_FANOUT~
ball_x_pos[2] => ~NO_FANOUT~
ball_x_pos[3] => ~NO_FANOUT~
ball_x_pos[4] => ~NO_FANOUT~
ball_x_pos[5] => ~NO_FANOUT~
ball_x_pos[6] => ~NO_FANOUT~
ball_x_pos[7] => ~NO_FANOUT~
ball_x_pos[8] => ~NO_FANOUT~
ball_x_pos[9] => ~NO_FANOUT~
ball_y_posin[0] => ~NO_FANOUT~
ball_y_posin[1] => ~NO_FANOUT~
ball_y_posin[2] => ~NO_FANOUT~
ball_y_posin[3] => ~NO_FANOUT~
ball_y_posin[4] => ~NO_FANOUT~
ball_y_posin[5] => ~NO_FANOUT~
ball_y_posin[6] => ~NO_FANOUT~
ball_y_posin[7] => ~NO_FANOUT~
ball_y_posin[8] => ~NO_FANOUT~
ball_y_posin[9] => ~NO_FANOUT~
ball_size[0] => ~NO_FANOUT~
ball_size[1] => ~NO_FANOUT~
ball_size[2] => ~NO_FANOUT~
ball_size[3] => ~NO_FANOUT~
ball_size[4] => ~NO_FANOUT~
ball_size[5] => ~NO_FANOUT~
ball_size[6] => ~NO_FANOUT~
ball_size[7] => ~NO_FANOUT~
ball_size[8] => ~NO_FANOUT~
ball_size[9] => ~NO_FANOUT~
test_ball_enable => drawing.IN1
clk => score_up.CLK
clk => flag.CLK
clk => last_collision.CLK
rgb[0] <= <VCC>
rgb[1] <= <VCC>
rgb[2] <= <VCC>
rgb[3] <= <VCC>
rgb[4] <= <GND>
rgb[5] <= <GND>
rgb[6] <= <GND>
rgb[7] <= <GND>
rgb[8] <= <GND>
rgb[9] <= <GND>
rgb[10] <= <GND>
rgb[11] <= <GND>
enable <= tmpEnable.DB_MAX_OUTPUT_PORT_TYPE
collision <= last_collision.DB_MAX_OUTPUT_PORT_TYPE
score_out <= score_up.DB_MAX_OUTPUT_PORT_TYPE
game_enable => tmpEnable.DATAB
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
reset => x_pos_left.OUTPUTSELECT
level[0] => Add3.IN4
level[1] => Add3.IN3


|BouncingBall|gameover_detector:inst33
game_over1 => gameover.IN0
game_over2 => gameover.IN1
vert_sync_out => ~NO_FANOUT~
bird_ypos[0] => LessThan0.IN18
bird_ypos[1] => LessThan0.IN17
bird_ypos[2] => LessThan0.IN16
bird_ypos[3] => LessThan0.IN15
bird_ypos[4] => LessThan0.IN14
bird_ypos[5] => LessThan0.IN13
bird_ypos[6] => LessThan0.IN12
bird_ypos[7] => LessThan0.IN11
bird_ypos[8] => LessThan0.IN10
bird_ypos[9] => ~NO_FANOUT~
reset => bird_grounded.OUTPUTSELECT
gameover <= gameover.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|energy_counter:inst32
clk => game_over~reg0.CLK
clk => current.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
mouse_click => process_0.IN1
mouse_click => game_over.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => count.OUTPUTSELECT
mouse_click => current.DATAIN
reset => process_0.IN0
energy[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
energy[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
energy[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
energy[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
energy[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
energy[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
pickup_collision => process_0.IN1


|BouncingBall|gift:inst14
vert_sync_out => gift_y[0]~reg0.CLK
vert_sync_out => gift_y[1]~reg0.CLK
vert_sync_out => gift_y[2]~reg0.CLK
vert_sync_out => gift_y[3]~reg0.CLK
vert_sync_out => gift_y[4]~reg0.CLK
vert_sync_out => gift_y[5]~reg0.CLK
vert_sync_out => gift_y[6]~reg0.CLK
vert_sync_out => gift_y[7]~reg0.CLK
vert_sync_out => gift_y[8]~reg0.CLK
vert_sync_out => gift_y[9]~reg0.CLK
vert_sync_out => gift_x[0]~reg0.CLK
vert_sync_out => gift_x[1]~reg0.CLK
vert_sync_out => gift_x[2]~reg0.CLK
vert_sync_out => gift_x[3]~reg0.CLK
vert_sync_out => gift_x[4]~reg0.CLK
vert_sync_out => gift_x[5]~reg0.CLK
vert_sync_out => gift_x[6]~reg0.CLK
vert_sync_out => gift_x[7]~reg0.CLK
vert_sync_out => gift_x[8]~reg0.CLK
vert_sync_out => gift_x[9]~reg0.CLK
vert_sync_out => toggleRand.CLK
vert_sync_out => tmpEnable2.CLK
vert_sync_out => int_xpos[0].CLK
vert_sync_out => int_xpos[1].CLK
vert_sync_out => int_xpos[2].CLK
vert_sync_out => int_xpos[3].CLK
vert_sync_out => int_xpos[4].CLK
vert_sync_out => int_xpos[5].CLK
vert_sync_out => int_xpos[6].CLK
vert_sync_out => int_xpos[7].CLK
vert_sync_out => int_xpos[8].CLK
vert_sync_out => int_xpos[9].CLK
vert_sync_out => int_xpos[10].CLK
rand_num[0] => randomizer[0].DATAIN
rand_num[1] => randomizer[1].DATAIN
rand_num[2] => randomizer[2].DATAIN
rand_num[3] => randomizer[3].DATAIN
rand_num[4] => randomizer[4].DATAIN
rand_num[5] => randomizer[5].DATAIN
rand_num[6] => randomizer[6].DATAIN
rand_num[7] => randomizer[7].DATAIN
rand_num[8] => randomizer[8].DATAIN
rand_num[9] => randomizer[9].DATAIN
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => Equal1.IN19
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => Equal1.IN18
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => Equal1.IN17
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => Equal1.IN16
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => Equal1.IN15
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => Equal1.IN14
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => Equal1.IN13
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => Equal1.IN12
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => Equal1.IN11
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => Equal1.IN10
pixel_column[0] => LessThan2.IN11
pixel_column[0] => LessThan3.IN18
pixel_column[0] => Equal0.IN19
pixel_column[1] => LessThan2.IN10
pixel_column[1] => LessThan3.IN17
pixel_column[1] => Equal0.IN18
pixel_column[2] => LessThan2.IN9
pixel_column[2] => LessThan3.IN16
pixel_column[2] => Equal0.IN17
pixel_column[3] => LessThan2.IN8
pixel_column[3] => LessThan3.IN15
pixel_column[3] => Equal0.IN16
pixel_column[4] => LessThan2.IN7
pixel_column[4] => LessThan3.IN14
pixel_column[4] => Equal0.IN15
pixel_column[5] => LessThan2.IN6
pixel_column[5] => LessThan3.IN13
pixel_column[5] => Equal0.IN14
pixel_column[6] => LessThan2.IN5
pixel_column[6] => LessThan3.IN12
pixel_column[6] => Equal0.IN13
pixel_column[7] => LessThan2.IN4
pixel_column[7] => LessThan3.IN11
pixel_column[7] => Equal0.IN12
pixel_column[8] => LessThan2.IN3
pixel_column[8] => LessThan3.IN10
pixel_column[8] => Equal0.IN11
pixel_column[9] => LessThan2.IN2
pixel_column[9] => LessThan3.IN9
pixel_column[9] => Equal0.IN10
test_ball_enable => process_1.IN1
clk => flag.CLK
clk => last_collision.CLK
rgb[0] <= <GND>
rgb[1] <= <GND>
rgb[2] <= <VCC>
rgb[3] <= <VCC>
rgb[4] <= <GND>
rgb[5] <= <GND>
rgb[6] <= <VCC>
rgb[7] <= <VCC>
rgb[8] <= <GND>
rgb[9] <= <GND>
rgb[10] <= <VCC>
rgb[11] <= <VCC>
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
collision <= last_collision.DB_MAX_OUTPUT_PORT_TYPE
gift_x[0] <= gift_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[1] <= gift_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[2] <= gift_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[3] <= gift_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[4] <= gift_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[5] <= gift_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[6] <= gift_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[7] <= gift_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[8] <= gift_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[9] <= gift_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[0] <= gift_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[1] <= gift_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[2] <= gift_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[3] <= gift_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[4] <= gift_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[5] <= gift_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[6] <= gift_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[7] <= gift_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[8] <= gift_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[9] <= gift_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_enable => tmpEnable1.DATAB
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => gift_y[1]~reg0.DATAIN
reset => gift_y[0]~reg0.DATAIN
level[0] => Add3.IN4
level[1] => Add3.IN3


|BouncingBall|life_counter:inst31
collision => process_0.IN1
collision => game_over.OUTPUTSELECT
collision => count.OUTPUTSELECT
collision => count.OUTPUTSELECT
collision => count.OUTPUTSELECT
collision => current.DATAIN
clk => game_over~reg0.CLK
clk => current.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
score_up => ~NO_FANOUT~
reset => process_0.IN0
life[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
life[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
life[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
pickup_collision => process_0.IN1


|BouncingBall|gift:inst23
vert_sync_out => gift_y[0]~reg0.CLK
vert_sync_out => gift_y[1]~reg0.CLK
vert_sync_out => gift_y[2]~reg0.CLK
vert_sync_out => gift_y[3]~reg0.CLK
vert_sync_out => gift_y[4]~reg0.CLK
vert_sync_out => gift_y[5]~reg0.CLK
vert_sync_out => gift_y[6]~reg0.CLK
vert_sync_out => gift_y[7]~reg0.CLK
vert_sync_out => gift_y[8]~reg0.CLK
vert_sync_out => gift_y[9]~reg0.CLK
vert_sync_out => gift_x[0]~reg0.CLK
vert_sync_out => gift_x[1]~reg0.CLK
vert_sync_out => gift_x[2]~reg0.CLK
vert_sync_out => gift_x[3]~reg0.CLK
vert_sync_out => gift_x[4]~reg0.CLK
vert_sync_out => gift_x[5]~reg0.CLK
vert_sync_out => gift_x[6]~reg0.CLK
vert_sync_out => gift_x[7]~reg0.CLK
vert_sync_out => gift_x[8]~reg0.CLK
vert_sync_out => gift_x[9]~reg0.CLK
vert_sync_out => toggleRand.CLK
vert_sync_out => tmpEnable2.CLK
vert_sync_out => int_xpos[0].CLK
vert_sync_out => int_xpos[1].CLK
vert_sync_out => int_xpos[2].CLK
vert_sync_out => int_xpos[3].CLK
vert_sync_out => int_xpos[4].CLK
vert_sync_out => int_xpos[5].CLK
vert_sync_out => int_xpos[6].CLK
vert_sync_out => int_xpos[7].CLK
vert_sync_out => int_xpos[8].CLK
vert_sync_out => int_xpos[9].CLK
vert_sync_out => int_xpos[10].CLK
rand_num[0] => randomizer[0].DATAIN
rand_num[1] => randomizer[1].DATAIN
rand_num[2] => randomizer[2].DATAIN
rand_num[3] => randomizer[3].DATAIN
rand_num[4] => randomizer[4].DATAIN
rand_num[5] => randomizer[5].DATAIN
rand_num[6] => randomizer[6].DATAIN
rand_num[7] => randomizer[7].DATAIN
rand_num[8] => randomizer[8].DATAIN
rand_num[9] => randomizer[9].DATAIN
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => Equal1.IN19
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => Equal1.IN18
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => Equal1.IN17
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => Equal1.IN16
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => Equal1.IN15
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => Equal1.IN14
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => Equal1.IN13
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => Equal1.IN12
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => Equal1.IN11
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => Equal1.IN10
pixel_column[0] => LessThan2.IN11
pixel_column[0] => LessThan3.IN18
pixel_column[0] => Equal0.IN19
pixel_column[1] => LessThan2.IN10
pixel_column[1] => LessThan3.IN17
pixel_column[1] => Equal0.IN18
pixel_column[2] => LessThan2.IN9
pixel_column[2] => LessThan3.IN16
pixel_column[2] => Equal0.IN17
pixel_column[3] => LessThan2.IN8
pixel_column[3] => LessThan3.IN15
pixel_column[3] => Equal0.IN16
pixel_column[4] => LessThan2.IN7
pixel_column[4] => LessThan3.IN14
pixel_column[4] => Equal0.IN15
pixel_column[5] => LessThan2.IN6
pixel_column[5] => LessThan3.IN13
pixel_column[5] => Equal0.IN14
pixel_column[6] => LessThan2.IN5
pixel_column[6] => LessThan3.IN12
pixel_column[6] => Equal0.IN13
pixel_column[7] => LessThan2.IN4
pixel_column[7] => LessThan3.IN11
pixel_column[7] => Equal0.IN12
pixel_column[8] => LessThan2.IN3
pixel_column[8] => LessThan3.IN10
pixel_column[8] => Equal0.IN11
pixel_column[9] => LessThan2.IN2
pixel_column[9] => LessThan3.IN9
pixel_column[9] => Equal0.IN10
test_ball_enable => process_1.IN1
clk => flag.CLK
clk => last_collision.CLK
rgb[0] <= <GND>
rgb[1] <= <GND>
rgb[2] <= <GND>
rgb[3] <= <GND>
rgb[4] <= <GND>
rgb[5] <= <GND>
rgb[6] <= <GND>
rgb[7] <= <GND>
rgb[8] <= <GND>
rgb[9] <= <GND>
rgb[10] <= <GND>
rgb[11] <= <GND>
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
collision <= last_collision.DB_MAX_OUTPUT_PORT_TYPE
gift_x[0] <= gift_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[1] <= gift_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[2] <= gift_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[3] <= gift_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[4] <= gift_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[5] <= gift_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[6] <= gift_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[7] <= gift_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[8] <= gift_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_x[9] <= gift_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[0] <= gift_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[1] <= gift_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[2] <= gift_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[3] <= gift_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[4] <= gift_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[5] <= gift_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[6] <= gift_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[7] <= gift_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[8] <= gift_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gift_y[9] <= gift_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_enable => tmpEnable1.DATAB
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_xpos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => int_ypos.OUTPUTSELECT
reset => gift_y[1]~reg0.DATAIN
reset => gift_y[0]~reg0.DATAIN
level[0] => Add3.IN4
level[1] => Add3.IN3


|BouncingBall|score_counter:inst20
score_up => process_0.IN1
score_up => current.DATAB
collision => process_0.IN1
clk => current.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => current.ENA
score[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
game_enable => process_0.IN0
training_enable => process_0.IN1


|BouncingBall|char_rom:inst11
clock => altsyncram:altsyncram_component.clock0
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => ~NO_FANOUT~
pixel_row[4] => ~NO_FANOUT~
pixel_row[5] => ~NO_FANOUT~
pixel_row[6] => ~NO_FANOUT~
pixel_row[7] => ~NO_FANOUT~
pixel_row[8] => ~NO_FANOUT~
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => Mux0.IN2
pixel_column[2] => Mux0.IN1
pixel_column[3] => Mux0.IN0
pixel_column[4] => ~NO_FANOUT~
pixel_column[5] => ~NO_FANOUT~
pixel_column[6] => ~NO_FANOUT~
pixel_column[7] => ~NO_FANOUT~
pixel_column[8] => ~NO_FANOUT~
pixel_column[9] => ~NO_FANOUT~
controller_address[0] => altsyncram:altsyncram_component.address_a[0]
controller_address[1] => altsyncram:altsyncram_component.address_a[1]
controller_address[2] => altsyncram:altsyncram_component.address_a[2]
controller_address[3] => altsyncram:altsyncram_component.address_a[3]
controller_address[4] => altsyncram:altsyncram_component.address_a[4]
controller_address[5] => altsyncram:altsyncram_component.address_a[5]
controller_address[6] => altsyncram:altsyncram_component.address_a[6]
controller_address[7] => altsyncram:altsyncram_component.address_a[7]
controller_address[8] => altsyncram:altsyncram_component.address_a[8]
enable <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rgb_out[0] <= <GND>
rgb_out[1] <= <GND>
rgb_out[2] <= <GND>
rgb_out[3] <= <GND>
rgb_out[4] <= <GND>
rgb_out[5] <= <GND>
rgb_out[6] <= <GND>
rgb_out[7] <= <GND>
rgb_out[8] <= <GND>
rgb_out[9] <= <GND>
rgb_out[10] <= <GND>
rgb_out[11] <= <GND>


|BouncingBall|char_rom:inst11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BouncingBall|char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|BouncingBall|text_controller:inst19
Clk => ~NO_FANOUT~
pixel_row[0] => LessThan26.IN18
pixel_row[0] => LessThan27.IN18
pixel_row[0] => LessThan30.IN18
pixel_row[0] => LessThan31.IN18
pixel_row[0] => LessThan51.IN18
pixel_row[0] => LessThan52.IN18
pixel_row[0] => LessThan54.IN18
pixel_row[0] => LessThan55.IN18
pixel_row[0] => LessThan58.IN18
pixel_row[0] => LessThan59.IN18
pixel_row[0] => LessThan61.IN18
pixel_row[0] => LessThan62.IN18
pixel_row[1] => LessThan26.IN17
pixel_row[1] => LessThan27.IN17
pixel_row[1] => LessThan30.IN17
pixel_row[1] => LessThan31.IN17
pixel_row[1] => LessThan51.IN17
pixel_row[1] => LessThan52.IN17
pixel_row[1] => LessThan54.IN17
pixel_row[1] => LessThan55.IN17
pixel_row[1] => LessThan58.IN17
pixel_row[1] => LessThan59.IN17
pixel_row[1] => LessThan61.IN17
pixel_row[1] => LessThan62.IN17
pixel_row[1] => address[0].DATAIN
pixel_row[2] => Add0.IN4
pixel_row[2] => LessThan26.IN16
pixel_row[2] => LessThan27.IN16
pixel_row[2] => LessThan30.IN16
pixel_row[2] => LessThan31.IN16
pixel_row[2] => LessThan51.IN16
pixel_row[2] => LessThan52.IN16
pixel_row[2] => LessThan54.IN16
pixel_row[2] => LessThan55.IN16
pixel_row[2] => LessThan58.IN16
pixel_row[2] => LessThan59.IN16
pixel_row[2] => LessThan61.IN16
pixel_row[2] => LessThan62.IN16
pixel_row[3] => Add0.IN3
pixel_row[3] => LessThan26.IN15
pixel_row[3] => LessThan27.IN15
pixel_row[3] => LessThan30.IN15
pixel_row[3] => LessThan31.IN15
pixel_row[3] => LessThan51.IN15
pixel_row[3] => LessThan52.IN15
pixel_row[3] => LessThan54.IN15
pixel_row[3] => LessThan55.IN15
pixel_row[3] => LessThan58.IN15
pixel_row[3] => LessThan59.IN15
pixel_row[3] => LessThan61.IN15
pixel_row[3] => LessThan62.IN15
pixel_row[4] => LessThan26.IN14
pixel_row[4] => LessThan27.IN14
pixel_row[4] => LessThan30.IN14
pixel_row[4] => LessThan31.IN14
pixel_row[4] => LessThan51.IN14
pixel_row[4] => LessThan52.IN14
pixel_row[4] => LessThan54.IN14
pixel_row[4] => LessThan55.IN14
pixel_row[4] => LessThan58.IN14
pixel_row[4] => LessThan59.IN14
pixel_row[4] => LessThan61.IN14
pixel_row[4] => LessThan62.IN14
pixel_row[5] => LessThan26.IN13
pixel_row[5] => LessThan27.IN13
pixel_row[5] => LessThan30.IN13
pixel_row[5] => LessThan31.IN13
pixel_row[5] => LessThan51.IN13
pixel_row[5] => LessThan52.IN13
pixel_row[5] => LessThan54.IN13
pixel_row[5] => LessThan55.IN13
pixel_row[5] => LessThan58.IN13
pixel_row[5] => LessThan59.IN13
pixel_row[5] => LessThan61.IN13
pixel_row[5] => LessThan62.IN13
pixel_row[6] => LessThan26.IN12
pixel_row[6] => LessThan27.IN12
pixel_row[6] => LessThan30.IN12
pixel_row[6] => LessThan31.IN12
pixel_row[6] => LessThan51.IN12
pixel_row[6] => LessThan52.IN12
pixel_row[6] => LessThan54.IN12
pixel_row[6] => LessThan55.IN12
pixel_row[6] => LessThan58.IN12
pixel_row[6] => LessThan59.IN12
pixel_row[6] => LessThan61.IN12
pixel_row[6] => LessThan62.IN12
pixel_row[7] => LessThan26.IN11
pixel_row[7] => LessThan27.IN11
pixel_row[7] => LessThan30.IN11
pixel_row[7] => LessThan31.IN11
pixel_row[7] => LessThan51.IN11
pixel_row[7] => LessThan52.IN11
pixel_row[7] => LessThan54.IN11
pixel_row[7] => LessThan55.IN11
pixel_row[7] => LessThan58.IN11
pixel_row[7] => LessThan59.IN11
pixel_row[7] => LessThan61.IN11
pixel_row[7] => LessThan62.IN11
pixel_row[8] => LessThan26.IN10
pixel_row[8] => LessThan27.IN10
pixel_row[8] => LessThan30.IN10
pixel_row[8] => LessThan31.IN10
pixel_row[8] => LessThan51.IN10
pixel_row[8] => LessThan52.IN10
pixel_row[8] => LessThan54.IN10
pixel_row[8] => LessThan55.IN10
pixel_row[8] => LessThan58.IN10
pixel_row[8] => LessThan59.IN10
pixel_row[8] => LessThan61.IN10
pixel_row[8] => LessThan62.IN10
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => LessThan66.IN20
pixel_column[0] => LessThan67.IN20
pixel_column[0] => LessThan68.IN20
pixel_column[0] => LessThan69.IN20
pixel_column[0] => LessThan70.IN20
pixel_column[0] => LessThan71.IN20
pixel_column[0] => LessThan72.IN20
pixel_column[0] => LessThan73.IN20
pixel_column[0] => LessThan74.IN20
pixel_column[0] => LessThan75.IN20
pixel_column[0] => LessThan76.IN20
pixel_column[0] => LessThan77.IN20
pixel_column[0] => LessThan78.IN20
pixel_column[0] => LessThan79.IN20
pixel_column[0] => LessThan80.IN20
pixel_column[0] => LessThan81.IN20
pixel_column[0] => LessThan82.IN20
pixel_column[0] => LessThan83.IN20
pixel_column[0] => LessThan84.IN20
pixel_column[0] => LessThan85.IN20
pixel_column[0] => LessThan86.IN20
pixel_column[0] => LessThan87.IN20
pixel_column[0] => LessThan88.IN20
pixel_column[0] => LessThan89.IN20
pixel_column[0] => LessThan90.IN20
pixel_column[0] => LessThan91.IN20
pixel_column[0] => LessThan92.IN20
pixel_column[0] => LessThan93.IN20
pixel_column[0] => LessThan94.IN20
pixel_column[0] => LessThan95.IN20
pixel_column[0] => LessThan96.IN20
pixel_column[0] => LessThan97.IN20
pixel_column[0] => LessThan98.IN20
pixel_column[0] => LessThan99.IN20
pixel_column[0] => LessThan100.IN20
pixel_column[0] => LessThan101.IN20
pixel_column[0] => LessThan102.IN20
pixel_column[0] => LessThan103.IN20
pixel_column[0] => LessThan104.IN20
pixel_column[0] => LessThan105.IN20
pixel_column[0] => LessThan106.IN20
pixel_column[0] => LessThan107.IN20
pixel_column[0] => LessThan108.IN20
pixel_column[0] => LessThan109.IN20
pixel_column[0] => LessThan110.IN20
pixel_column[0] => LessThan111.IN20
pixel_column[0] => LessThan112.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => LessThan66.IN19
pixel_column[1] => LessThan67.IN19
pixel_column[1] => LessThan68.IN19
pixel_column[1] => LessThan69.IN19
pixel_column[1] => LessThan70.IN19
pixel_column[1] => LessThan71.IN19
pixel_column[1] => LessThan72.IN19
pixel_column[1] => LessThan73.IN19
pixel_column[1] => LessThan74.IN19
pixel_column[1] => LessThan75.IN19
pixel_column[1] => LessThan76.IN19
pixel_column[1] => LessThan77.IN19
pixel_column[1] => LessThan78.IN19
pixel_column[1] => LessThan79.IN19
pixel_column[1] => LessThan80.IN19
pixel_column[1] => LessThan81.IN19
pixel_column[1] => LessThan82.IN19
pixel_column[1] => LessThan83.IN19
pixel_column[1] => LessThan84.IN19
pixel_column[1] => LessThan85.IN19
pixel_column[1] => LessThan86.IN19
pixel_column[1] => LessThan87.IN19
pixel_column[1] => LessThan88.IN19
pixel_column[1] => LessThan89.IN19
pixel_column[1] => LessThan90.IN19
pixel_column[1] => LessThan91.IN19
pixel_column[1] => LessThan92.IN19
pixel_column[1] => LessThan93.IN19
pixel_column[1] => LessThan94.IN19
pixel_column[1] => LessThan95.IN19
pixel_column[1] => LessThan96.IN19
pixel_column[1] => LessThan97.IN19
pixel_column[1] => LessThan98.IN19
pixel_column[1] => LessThan99.IN19
pixel_column[1] => LessThan100.IN19
pixel_column[1] => LessThan101.IN19
pixel_column[1] => LessThan102.IN19
pixel_column[1] => LessThan103.IN19
pixel_column[1] => LessThan104.IN19
pixel_column[1] => LessThan105.IN19
pixel_column[1] => LessThan106.IN19
pixel_column[1] => LessThan107.IN19
pixel_column[1] => LessThan108.IN19
pixel_column[1] => LessThan109.IN19
pixel_column[1] => LessThan110.IN19
pixel_column[1] => LessThan111.IN19
pixel_column[1] => LessThan112.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => LessThan66.IN18
pixel_column[2] => LessThan67.IN18
pixel_column[2] => LessThan68.IN18
pixel_column[2] => LessThan69.IN18
pixel_column[2] => LessThan70.IN18
pixel_column[2] => LessThan71.IN18
pixel_column[2] => LessThan72.IN18
pixel_column[2] => LessThan73.IN18
pixel_column[2] => LessThan74.IN18
pixel_column[2] => LessThan75.IN18
pixel_column[2] => LessThan76.IN18
pixel_column[2] => LessThan77.IN18
pixel_column[2] => LessThan78.IN18
pixel_column[2] => LessThan79.IN18
pixel_column[2] => LessThan80.IN18
pixel_column[2] => LessThan81.IN18
pixel_column[2] => LessThan82.IN18
pixel_column[2] => LessThan83.IN18
pixel_column[2] => LessThan84.IN18
pixel_column[2] => LessThan85.IN18
pixel_column[2] => LessThan86.IN18
pixel_column[2] => LessThan87.IN18
pixel_column[2] => LessThan88.IN18
pixel_column[2] => LessThan89.IN18
pixel_column[2] => LessThan90.IN18
pixel_column[2] => LessThan91.IN18
pixel_column[2] => LessThan92.IN18
pixel_column[2] => LessThan93.IN18
pixel_column[2] => LessThan94.IN18
pixel_column[2] => LessThan95.IN18
pixel_column[2] => LessThan96.IN18
pixel_column[2] => LessThan97.IN18
pixel_column[2] => LessThan98.IN18
pixel_column[2] => LessThan99.IN18
pixel_column[2] => LessThan100.IN18
pixel_column[2] => LessThan101.IN18
pixel_column[2] => LessThan102.IN18
pixel_column[2] => LessThan103.IN18
pixel_column[2] => LessThan104.IN18
pixel_column[2] => LessThan105.IN18
pixel_column[2] => LessThan106.IN18
pixel_column[2] => LessThan107.IN18
pixel_column[2] => LessThan108.IN18
pixel_column[2] => LessThan109.IN18
pixel_column[2] => LessThan110.IN18
pixel_column[2] => LessThan111.IN18
pixel_column[2] => LessThan112.IN18
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => LessThan66.IN17
pixel_column[3] => LessThan67.IN17
pixel_column[3] => LessThan68.IN17
pixel_column[3] => LessThan69.IN17
pixel_column[3] => LessThan70.IN17
pixel_column[3] => LessThan71.IN17
pixel_column[3] => LessThan72.IN17
pixel_column[3] => LessThan73.IN17
pixel_column[3] => LessThan74.IN17
pixel_column[3] => LessThan75.IN17
pixel_column[3] => LessThan76.IN17
pixel_column[3] => LessThan77.IN17
pixel_column[3] => LessThan78.IN17
pixel_column[3] => LessThan79.IN17
pixel_column[3] => LessThan80.IN17
pixel_column[3] => LessThan81.IN17
pixel_column[3] => LessThan82.IN17
pixel_column[3] => LessThan83.IN17
pixel_column[3] => LessThan84.IN17
pixel_column[3] => LessThan85.IN17
pixel_column[3] => LessThan86.IN17
pixel_column[3] => LessThan87.IN17
pixel_column[3] => LessThan88.IN17
pixel_column[3] => LessThan89.IN17
pixel_column[3] => LessThan90.IN17
pixel_column[3] => LessThan91.IN17
pixel_column[3] => LessThan92.IN17
pixel_column[3] => LessThan93.IN17
pixel_column[3] => LessThan94.IN17
pixel_column[3] => LessThan95.IN17
pixel_column[3] => LessThan96.IN17
pixel_column[3] => LessThan97.IN17
pixel_column[3] => LessThan98.IN17
pixel_column[3] => LessThan99.IN17
pixel_column[3] => LessThan100.IN17
pixel_column[3] => LessThan101.IN17
pixel_column[3] => LessThan102.IN17
pixel_column[3] => LessThan103.IN17
pixel_column[3] => LessThan104.IN17
pixel_column[3] => LessThan105.IN17
pixel_column[3] => LessThan106.IN17
pixel_column[3] => LessThan107.IN17
pixel_column[3] => LessThan108.IN17
pixel_column[3] => LessThan109.IN17
pixel_column[3] => LessThan110.IN17
pixel_column[3] => LessThan111.IN17
pixel_column[3] => LessThan112.IN17
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => LessThan66.IN16
pixel_column[4] => LessThan67.IN16
pixel_column[4] => LessThan68.IN16
pixel_column[4] => LessThan69.IN16
pixel_column[4] => LessThan70.IN16
pixel_column[4] => LessThan71.IN16
pixel_column[4] => LessThan72.IN16
pixel_column[4] => LessThan73.IN16
pixel_column[4] => LessThan74.IN16
pixel_column[4] => LessThan75.IN16
pixel_column[4] => LessThan76.IN16
pixel_column[4] => LessThan77.IN16
pixel_column[4] => LessThan78.IN16
pixel_column[4] => LessThan79.IN16
pixel_column[4] => LessThan80.IN16
pixel_column[4] => LessThan81.IN16
pixel_column[4] => LessThan82.IN16
pixel_column[4] => LessThan83.IN16
pixel_column[4] => LessThan84.IN16
pixel_column[4] => LessThan85.IN16
pixel_column[4] => LessThan86.IN16
pixel_column[4] => LessThan87.IN16
pixel_column[4] => LessThan88.IN16
pixel_column[4] => LessThan89.IN16
pixel_column[4] => LessThan90.IN16
pixel_column[4] => LessThan91.IN16
pixel_column[4] => LessThan92.IN16
pixel_column[4] => LessThan93.IN16
pixel_column[4] => LessThan94.IN16
pixel_column[4] => LessThan95.IN16
pixel_column[4] => LessThan96.IN16
pixel_column[4] => LessThan97.IN16
pixel_column[4] => LessThan98.IN16
pixel_column[4] => LessThan99.IN16
pixel_column[4] => LessThan100.IN16
pixel_column[4] => LessThan101.IN16
pixel_column[4] => LessThan102.IN16
pixel_column[4] => LessThan103.IN16
pixel_column[4] => LessThan104.IN16
pixel_column[4] => LessThan105.IN16
pixel_column[4] => LessThan106.IN16
pixel_column[4] => LessThan107.IN16
pixel_column[4] => LessThan108.IN16
pixel_column[4] => LessThan109.IN16
pixel_column[4] => LessThan110.IN16
pixel_column[4] => LessThan111.IN16
pixel_column[4] => LessThan112.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => LessThan66.IN15
pixel_column[5] => LessThan67.IN15
pixel_column[5] => LessThan68.IN15
pixel_column[5] => LessThan69.IN15
pixel_column[5] => LessThan70.IN15
pixel_column[5] => LessThan71.IN15
pixel_column[5] => LessThan72.IN15
pixel_column[5] => LessThan73.IN15
pixel_column[5] => LessThan74.IN15
pixel_column[5] => LessThan75.IN15
pixel_column[5] => LessThan76.IN15
pixel_column[5] => LessThan77.IN15
pixel_column[5] => LessThan78.IN15
pixel_column[5] => LessThan79.IN15
pixel_column[5] => LessThan80.IN15
pixel_column[5] => LessThan81.IN15
pixel_column[5] => LessThan82.IN15
pixel_column[5] => LessThan83.IN15
pixel_column[5] => LessThan84.IN15
pixel_column[5] => LessThan85.IN15
pixel_column[5] => LessThan86.IN15
pixel_column[5] => LessThan87.IN15
pixel_column[5] => LessThan88.IN15
pixel_column[5] => LessThan89.IN15
pixel_column[5] => LessThan90.IN15
pixel_column[5] => LessThan91.IN15
pixel_column[5] => LessThan92.IN15
pixel_column[5] => LessThan93.IN15
pixel_column[5] => LessThan94.IN15
pixel_column[5] => LessThan95.IN15
pixel_column[5] => LessThan96.IN15
pixel_column[5] => LessThan97.IN15
pixel_column[5] => LessThan98.IN15
pixel_column[5] => LessThan99.IN15
pixel_column[5] => LessThan100.IN15
pixel_column[5] => LessThan101.IN15
pixel_column[5] => LessThan102.IN15
pixel_column[5] => LessThan103.IN15
pixel_column[5] => LessThan104.IN15
pixel_column[5] => LessThan105.IN15
pixel_column[5] => LessThan106.IN15
pixel_column[5] => LessThan107.IN15
pixel_column[5] => LessThan108.IN15
pixel_column[5] => LessThan109.IN15
pixel_column[5] => LessThan110.IN15
pixel_column[5] => LessThan111.IN15
pixel_column[5] => LessThan112.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => LessThan66.IN14
pixel_column[6] => LessThan67.IN14
pixel_column[6] => LessThan68.IN14
pixel_column[6] => LessThan69.IN14
pixel_column[6] => LessThan70.IN14
pixel_column[6] => LessThan71.IN14
pixel_column[6] => LessThan72.IN14
pixel_column[6] => LessThan73.IN14
pixel_column[6] => LessThan74.IN14
pixel_column[6] => LessThan75.IN14
pixel_column[6] => LessThan76.IN14
pixel_column[6] => LessThan77.IN14
pixel_column[6] => LessThan78.IN14
pixel_column[6] => LessThan79.IN14
pixel_column[6] => LessThan80.IN14
pixel_column[6] => LessThan81.IN14
pixel_column[6] => LessThan82.IN14
pixel_column[6] => LessThan83.IN14
pixel_column[6] => LessThan84.IN14
pixel_column[6] => LessThan85.IN14
pixel_column[6] => LessThan86.IN14
pixel_column[6] => LessThan87.IN14
pixel_column[6] => LessThan88.IN14
pixel_column[6] => LessThan89.IN14
pixel_column[6] => LessThan90.IN14
pixel_column[6] => LessThan91.IN14
pixel_column[6] => LessThan92.IN14
pixel_column[6] => LessThan93.IN14
pixel_column[6] => LessThan94.IN14
pixel_column[6] => LessThan95.IN14
pixel_column[6] => LessThan96.IN14
pixel_column[6] => LessThan97.IN14
pixel_column[6] => LessThan98.IN14
pixel_column[6] => LessThan99.IN14
pixel_column[6] => LessThan100.IN14
pixel_column[6] => LessThan101.IN14
pixel_column[6] => LessThan102.IN14
pixel_column[6] => LessThan103.IN14
pixel_column[6] => LessThan104.IN14
pixel_column[6] => LessThan105.IN14
pixel_column[6] => LessThan106.IN14
pixel_column[6] => LessThan107.IN14
pixel_column[6] => LessThan108.IN14
pixel_column[6] => LessThan109.IN14
pixel_column[6] => LessThan110.IN14
pixel_column[6] => LessThan111.IN14
pixel_column[6] => LessThan112.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => LessThan66.IN13
pixel_column[7] => LessThan67.IN13
pixel_column[7] => LessThan68.IN13
pixel_column[7] => LessThan69.IN13
pixel_column[7] => LessThan70.IN13
pixel_column[7] => LessThan71.IN13
pixel_column[7] => LessThan72.IN13
pixel_column[7] => LessThan73.IN13
pixel_column[7] => LessThan74.IN13
pixel_column[7] => LessThan75.IN13
pixel_column[7] => LessThan76.IN13
pixel_column[7] => LessThan77.IN13
pixel_column[7] => LessThan78.IN13
pixel_column[7] => LessThan79.IN13
pixel_column[7] => LessThan80.IN13
pixel_column[7] => LessThan81.IN13
pixel_column[7] => LessThan82.IN13
pixel_column[7] => LessThan83.IN13
pixel_column[7] => LessThan84.IN13
pixel_column[7] => LessThan85.IN13
pixel_column[7] => LessThan86.IN13
pixel_column[7] => LessThan87.IN13
pixel_column[7] => LessThan88.IN13
pixel_column[7] => LessThan89.IN13
pixel_column[7] => LessThan90.IN13
pixel_column[7] => LessThan91.IN13
pixel_column[7] => LessThan92.IN13
pixel_column[7] => LessThan93.IN13
pixel_column[7] => LessThan94.IN13
pixel_column[7] => LessThan95.IN13
pixel_column[7] => LessThan96.IN13
pixel_column[7] => LessThan97.IN13
pixel_column[7] => LessThan98.IN13
pixel_column[7] => LessThan99.IN13
pixel_column[7] => LessThan100.IN13
pixel_column[7] => LessThan101.IN13
pixel_column[7] => LessThan102.IN13
pixel_column[7] => LessThan103.IN13
pixel_column[7] => LessThan104.IN13
pixel_column[7] => LessThan105.IN13
pixel_column[7] => LessThan106.IN13
pixel_column[7] => LessThan107.IN13
pixel_column[7] => LessThan108.IN13
pixel_column[7] => LessThan109.IN13
pixel_column[7] => LessThan110.IN13
pixel_column[7] => LessThan111.IN13
pixel_column[7] => LessThan112.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => LessThan66.IN12
pixel_column[8] => LessThan67.IN12
pixel_column[8] => LessThan68.IN12
pixel_column[8] => LessThan69.IN12
pixel_column[8] => LessThan70.IN12
pixel_column[8] => LessThan71.IN12
pixel_column[8] => LessThan72.IN12
pixel_column[8] => LessThan73.IN12
pixel_column[8] => LessThan74.IN12
pixel_column[8] => LessThan75.IN12
pixel_column[8] => LessThan76.IN12
pixel_column[8] => LessThan77.IN12
pixel_column[8] => LessThan78.IN12
pixel_column[8] => LessThan79.IN12
pixel_column[8] => LessThan80.IN12
pixel_column[8] => LessThan81.IN12
pixel_column[8] => LessThan82.IN12
pixel_column[8] => LessThan83.IN12
pixel_column[8] => LessThan84.IN12
pixel_column[8] => LessThan85.IN12
pixel_column[8] => LessThan86.IN12
pixel_column[8] => LessThan87.IN12
pixel_column[8] => LessThan88.IN12
pixel_column[8] => LessThan89.IN12
pixel_column[8] => LessThan90.IN12
pixel_column[8] => LessThan91.IN12
pixel_column[8] => LessThan92.IN12
pixel_column[8] => LessThan93.IN12
pixel_column[8] => LessThan94.IN12
pixel_column[8] => LessThan95.IN12
pixel_column[8] => LessThan96.IN12
pixel_column[8] => LessThan97.IN12
pixel_column[8] => LessThan98.IN12
pixel_column[8] => LessThan99.IN12
pixel_column[8] => LessThan100.IN12
pixel_column[8] => LessThan101.IN12
pixel_column[8] => LessThan102.IN12
pixel_column[8] => LessThan103.IN12
pixel_column[8] => LessThan104.IN12
pixel_column[8] => LessThan105.IN12
pixel_column[8] => LessThan106.IN12
pixel_column[8] => LessThan107.IN12
pixel_column[8] => LessThan108.IN12
pixel_column[8] => LessThan109.IN12
pixel_column[8] => LessThan110.IN12
pixel_column[8] => LessThan111.IN12
pixel_column[8] => LessThan112.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => LessThan66.IN11
pixel_column[9] => LessThan67.IN11
pixel_column[9] => LessThan68.IN11
pixel_column[9] => LessThan69.IN11
pixel_column[9] => LessThan70.IN11
pixel_column[9] => LessThan71.IN11
pixel_column[9] => LessThan72.IN11
pixel_column[9] => LessThan73.IN11
pixel_column[9] => LessThan74.IN11
pixel_column[9] => LessThan75.IN11
pixel_column[9] => LessThan76.IN11
pixel_column[9] => LessThan77.IN11
pixel_column[9] => LessThan78.IN11
pixel_column[9] => LessThan79.IN11
pixel_column[9] => LessThan80.IN11
pixel_column[9] => LessThan81.IN11
pixel_column[9] => LessThan82.IN11
pixel_column[9] => LessThan83.IN11
pixel_column[9] => LessThan84.IN11
pixel_column[9] => LessThan85.IN11
pixel_column[9] => LessThan86.IN11
pixel_column[9] => LessThan87.IN11
pixel_column[9] => LessThan88.IN11
pixel_column[9] => LessThan89.IN11
pixel_column[9] => LessThan90.IN11
pixel_column[9] => LessThan91.IN11
pixel_column[9] => LessThan92.IN11
pixel_column[9] => LessThan93.IN11
pixel_column[9] => LessThan94.IN11
pixel_column[9] => LessThan95.IN11
pixel_column[9] => LessThan96.IN11
pixel_column[9] => LessThan97.IN11
pixel_column[9] => LessThan98.IN11
pixel_column[9] => LessThan99.IN11
pixel_column[9] => LessThan100.IN11
pixel_column[9] => LessThan101.IN11
pixel_column[9] => LessThan102.IN11
pixel_column[9] => LessThan103.IN11
pixel_column[9] => LessThan104.IN11
pixel_column[9] => LessThan105.IN11
pixel_column[9] => LessThan106.IN11
pixel_column[9] => LessThan107.IN11
pixel_column[9] => LessThan108.IN11
pixel_column[9] => LessThan109.IN11
pixel_column[9] => LessThan110.IN11
pixel_column[9] => LessThan111.IN11
pixel_column[9] => LessThan112.IN11
score[0] => Div0.IN16
score[0] => Mod0.IN19
score[0] => Mod1.IN19
score[1] => Div0.IN15
score[1] => Mod0.IN18
score[1] => Mod1.IN18
score[2] => Div0.IN14
score[2] => Mod0.IN17
score[2] => Mod1.IN17
score[3] => Div0.IN13
score[3] => Mod0.IN16
score[3] => Mod1.IN16
score[4] => Div0.IN12
score[4] => Mod0.IN15
score[4] => Mod1.IN15
score[5] => Div0.IN11
score[5] => Mod0.IN14
score[5] => Mod1.IN14
score[6] => Div0.IN10
score[6] => Mod0.IN13
score[6] => Mod1.IN13
score[7] => Div0.IN9
score[7] => Mod0.IN12
score[7] => Mod1.IN12
score[8] => Div0.IN8
score[8] => Mod0.IN11
score[8] => Mod1.IN11
score[9] => Div0.IN7
score[9] => Mod0.IN10
score[9] => Mod1.IN10
address[0] <= pixel_row[1].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= rom_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= rom_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= rom_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= rom_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= rom_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= rom_address[5].DB_MAX_OUTPUT_PORT_TYPE
text_enable <= text_enable$latch.DB_MAX_OUTPUT_PORT_TYPE
pause_enable => rom_address[5].IN1
pause_enable => text_enable.IN0
game_enable => process_0.IN0
game_enable => process_0.IN0
game_enable => process_0.IN0
training_enable => process_0.IN1
training_enable => process_0.IN1
training_enable => process_0.IN1
menu_enable => rom_address[0].OUTPUTSELECT
menu_enable => rom_address[1].OUTPUTSELECT
menu_enable => rom_address[2].OUTPUTSELECT
menu_enable => rom_address[3].OUTPUTSELECT
menu_enable => rom_address[4].OUTPUTSELECT
menu_enable => rom_address[5].OUTPUTSELECT
menu_enable => rom_address[5].IN1
menu_enable => text_enable.OUTPUTSELECT
menu_enable => text_enable.IN1
energy[0] => Div2.IN9
energy[0] => Mod2.IN11
energy[1] => Div2.IN8
energy[1] => Mod2.IN10
energy[2] => Div2.IN7
energy[2] => Mod2.IN9
energy[3] => Div2.IN6
energy[3] => Mod2.IN8
energy[4] => Div2.IN5
energy[4] => Mod2.IN7
energy[5] => Div2.IN4
energy[5] => Mod2.IN6
life[0] => rom_address.DATAB
life[1] => rom_address.DATAB
life[2] => rom_address.DATAB
level[0] => rom_address[0].DATAA
level[1] => rom_address[1].DATAA


|BouncingBall|pizzaSkin:inst30
enable_in => enable.IN1
ball_x_pos[0] => Add1.IN10
ball_x_pos[1] => Add1.IN9
ball_x_pos[2] => Add1.IN8
ball_x_pos[3] => Add1.IN7
ball_x_pos[4] => Add1.IN6
ball_x_pos[5] => Add1.IN5
ball_x_pos[6] => Add1.IN4
ball_x_pos[7] => Add1.IN3
ball_x_pos[8] => Add1.IN2
ball_x_pos[9] => Add1.IN1
ball_y_pos[0] => Add0.IN10
ball_y_pos[1] => Add0.IN9
ball_y_pos[2] => Add0.IN8
ball_y_pos[3] => Add0.IN7
ball_y_pos[4] => Add0.IN6
ball_y_pos[5] => Add0.IN5
ball_y_pos[6] => Add0.IN4
ball_y_pos[7] => Add0.IN3
ball_y_pos[8] => Add0.IN2
ball_y_pos[9] => Add0.IN1
clk => pizzarom:pizzarom1.clock
clk => imgPixelAdr[0].CLK
clk => imgPixelAdr[1].CLK
clk => imgPixelAdr[2].CLK
clk => imgPixelAdr[3].CLK
clk => imgPixelAdr[4].CLK
clk => imgPixelAdr[5].CLK
clk => imgPixelAdr[6].CLK
clk => imgPixelAdr[7].CLK
pixel_row[0] => Add0.IN20
pixel_row[1] => Add0.IN19
pixel_row[2] => Add0.IN18
pixel_row[3] => Add0.IN17
pixel_row[4] => Add0.IN16
pixel_row[5] => Add0.IN15
pixel_row[6] => Add0.IN14
pixel_row[7] => Add0.IN13
pixel_row[8] => Add0.IN12
pixel_row[9] => Add0.IN11
pixel_column[0] => Add1.IN20
pixel_column[1] => Add1.IN19
pixel_column[2] => Add1.IN18
pixel_column[3] => Add1.IN17
pixel_column[4] => Add1.IN16
pixel_column[5] => Add1.IN15
pixel_column[6] => Add1.IN14
pixel_column[7] => Add1.IN13
pixel_column[8] => Add1.IN12
pixel_column[9] => Add1.IN11
rgb[0] <= pizzarom:pizzarom1.q[8]
rgb[1] <= pizzarom:pizzarom1.q[9]
rgb[2] <= pizzarom:pizzarom1.q[10]
rgb[3] <= pizzarom:pizzarom1.q[11]
rgb[4] <= pizzarom:pizzarom1.q[4]
rgb[5] <= pizzarom:pizzarom1.q[5]
rgb[6] <= pizzarom:pizzarom1.q[6]
rgb[7] <= pizzarom:pizzarom1.q[7]
rgb[8] <= pizzarom:pizzarom1.q[0]
rgb[9] <= pizzarom:pizzarom1.q[1]
rgb[10] <= pizzarom:pizzarom1.q[2]
rgb[11] <= pizzarom:pizzarom1.q[3]
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c4b1:auto_generated.address_a[0]
address_a[1] => altsyncram_c4b1:auto_generated.address_a[1]
address_a[2] => altsyncram_c4b1:auto_generated.address_a[2]
address_a[3] => altsyncram_c4b1:auto_generated.address_a[3]
address_a[4] => altsyncram_c4b1:auto_generated.address_a[4]
address_a[5] => altsyncram_c4b1:auto_generated.address_a[5]
address_a[6] => altsyncram_c4b1:auto_generated.address_a[6]
address_a[7] => altsyncram_c4b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c4b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c4b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_c4b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_c4b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_c4b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_c4b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_c4b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_c4b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_c4b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_c4b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_c4b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_c4b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_c4b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_c4b1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|BouncingBall|heartSkin:inst26
enable_in => enable.IN1
ball_x_pos[0] => Add1.IN10
ball_x_pos[1] => Add1.IN9
ball_x_pos[2] => Add1.IN8
ball_x_pos[3] => Add1.IN7
ball_x_pos[4] => Add1.IN6
ball_x_pos[5] => Add1.IN5
ball_x_pos[6] => Add1.IN4
ball_x_pos[7] => Add1.IN3
ball_x_pos[8] => Add1.IN2
ball_x_pos[9] => Add1.IN1
ball_y_pos[0] => Add0.IN10
ball_y_pos[1] => Add0.IN9
ball_y_pos[2] => Add0.IN8
ball_y_pos[3] => Add0.IN7
ball_y_pos[4] => Add0.IN6
ball_y_pos[5] => Add0.IN5
ball_y_pos[6] => Add0.IN4
ball_y_pos[7] => Add0.IN3
ball_y_pos[8] => Add0.IN2
ball_y_pos[9] => Add0.IN1
clk => heartrom:heartrom1.clock
clk => imgPixelAdr[0].CLK
clk => imgPixelAdr[1].CLK
clk => imgPixelAdr[2].CLK
clk => imgPixelAdr[3].CLK
clk => imgPixelAdr[4].CLK
clk => imgPixelAdr[5].CLK
clk => imgPixelAdr[6].CLK
clk => imgPixelAdr[7].CLK
pixel_row[0] => Add0.IN20
pixel_row[1] => Add0.IN19
pixel_row[2] => Add0.IN18
pixel_row[3] => Add0.IN17
pixel_row[4] => Add0.IN16
pixel_row[5] => Add0.IN15
pixel_row[6] => Add0.IN14
pixel_row[7] => Add0.IN13
pixel_row[8] => Add0.IN12
pixel_row[9] => Add0.IN11
pixel_column[0] => Add1.IN20
pixel_column[1] => Add1.IN19
pixel_column[2] => Add1.IN18
pixel_column[3] => Add1.IN17
pixel_column[4] => Add1.IN16
pixel_column[5] => Add1.IN15
pixel_column[6] => Add1.IN14
pixel_column[7] => Add1.IN13
pixel_column[8] => Add1.IN12
pixel_column[9] => Add1.IN11
rgb[0] <= heartrom:heartrom1.q[8]
rgb[1] <= heartrom:heartrom1.q[9]
rgb[2] <= heartrom:heartrom1.q[10]
rgb[3] <= heartrom:heartrom1.q[11]
rgb[4] <= heartrom:heartrom1.q[4]
rgb[5] <= heartrom:heartrom1.q[5]
rgb[6] <= heartrom:heartrom1.q[6]
rgb[7] <= heartrom:heartrom1.q[7]
rgb[8] <= heartrom:heartrom1.q[0]
rgb[9] <= heartrom:heartrom1.q[1]
rgb[10] <= heartrom:heartrom1.q[2]
rgb[11] <= heartrom:heartrom1.q[3]
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|heartSkin:inst26|heartrom:heartrom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|BouncingBall|heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k0b1:auto_generated.address_a[0]
address_a[1] => altsyncram_k0b1:auto_generated.address_a[1]
address_a[2] => altsyncram_k0b1:auto_generated.address_a[2]
address_a[3] => altsyncram_k0b1:auto_generated.address_a[3]
address_a[4] => altsyncram_k0b1:auto_generated.address_a[4]
address_a[5] => altsyncram_k0b1:auto_generated.address_a[5]
address_a[6] => altsyncram_k0b1:auto_generated.address_a[6]
address_a[7] => altsyncram_k0b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k0b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k0b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k0b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k0b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k0b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k0b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k0b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k0b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k0b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k0b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k0b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k0b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k0b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k0b1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BouncingBall|heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|BouncingBall|sevensegdecoder:inst7
digit[0] => Equal0.IN3
digit[0] => Equal1.IN0
digit[0] => Equal2.IN3
digit[0] => Equal3.IN1
digit[0] => Equal4.IN3
digit[0] => Equal5.IN1
digit[0] => Equal6.IN3
digit[0] => Equal7.IN2
digit[0] => Equal8.IN3
digit[0] => Equal9.IN1
digit[0] => Equal10.IN3
digit[0] => Equal11.IN2
digit[0] => Equal12.IN3
digit[0] => Equal13.IN2
digit[0] => Equal14.IN3
digit[0] => Equal15.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN3
digit[1] => Equal2.IN0
digit[1] => Equal3.IN0
digit[1] => Equal4.IN2
digit[1] => Equal5.IN3
digit[1] => Equal6.IN1
digit[1] => Equal7.IN1
digit[1] => Equal8.IN2
digit[1] => Equal9.IN3
digit[1] => Equal10.IN1
digit[1] => Equal11.IN1
digit[1] => Equal12.IN2
digit[1] => Equal13.IN3
digit[1] => Equal14.IN2
digit[1] => Equal15.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN2
digit[2] => Equal3.IN3
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN0
digit[2] => Equal8.IN1
digit[2] => Equal9.IN2
digit[2] => Equal10.IN2
digit[2] => Equal11.IN3
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[2] => Equal14.IN1
digit[2] => Equal15.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN1
digit[3] => Equal3.IN2
digit[3] => Equal4.IN1
digit[3] => Equal5.IN2
digit[3] => Equal6.IN2
digit[3] => Equal7.IN3
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
digit[3] => Equal14.IN0
digit[3] => Equal15.IN0
LED_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[7] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|BouncingBall|sevensegdecoder:inst6
digit[0] => Equal0.IN3
digit[0] => Equal1.IN0
digit[0] => Equal2.IN3
digit[0] => Equal3.IN1
digit[0] => Equal4.IN3
digit[0] => Equal5.IN1
digit[0] => Equal6.IN3
digit[0] => Equal7.IN2
digit[0] => Equal8.IN3
digit[0] => Equal9.IN1
digit[0] => Equal10.IN3
digit[0] => Equal11.IN2
digit[0] => Equal12.IN3
digit[0] => Equal13.IN2
digit[0] => Equal14.IN3
digit[0] => Equal15.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN3
digit[1] => Equal2.IN0
digit[1] => Equal3.IN0
digit[1] => Equal4.IN2
digit[1] => Equal5.IN3
digit[1] => Equal6.IN1
digit[1] => Equal7.IN1
digit[1] => Equal8.IN2
digit[1] => Equal9.IN3
digit[1] => Equal10.IN1
digit[1] => Equal11.IN1
digit[1] => Equal12.IN2
digit[1] => Equal13.IN3
digit[1] => Equal14.IN2
digit[1] => Equal15.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN2
digit[2] => Equal3.IN3
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN0
digit[2] => Equal8.IN1
digit[2] => Equal9.IN2
digit[2] => Equal10.IN2
digit[2] => Equal11.IN3
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[2] => Equal14.IN1
digit[2] => Equal15.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN1
digit[3] => Equal3.IN2
digit[3] => Equal4.IN1
digit[3] => Equal5.IN2
digit[3] => Equal6.IN2
digit[3] => Equal7.IN3
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
digit[3] => Equal14.IN0
digit[3] => Equal15.IN0
LED_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
LED_out[7] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


