<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="C5G_LPDDR2_Nios_Test">
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_bvn1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_4bf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_epcs:epcs|altsyncram:the_boot_copier_rom" CBX_FILE_NAME="altsyncram_jka1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_i6j1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_jtag_uart:jtag_uart|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" CBX_FILE_NAME="scfifo_3291.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_mri1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_c9v1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_qin1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_40j1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_e7n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_baj1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" CBX_FILE_NAME="altera_mult_add_ujt2.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_q0n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_46j1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_jtag_uart:jtag_uart|C5G_QSYS_jtag_uart_scfifo_r:the_C5G_QSYS_jtag_uart_scfifo_r|scfifo:rfifo" CBX_FILE_NAME="scfifo_3291.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_m8l1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" CBX_FILE_NAME="dpram_k3s1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" CBX_FILE_NAME="altera_mult_add_0kt2.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" CBX_FILE_NAME="ddio_out_uqe.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_mri1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_spj1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_r0n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_g9j1.tdf"/>
	</PROJECT>
</LOG_ROOT>
