#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun 21 15:56:15 2018
# Process ID: 5520
# Current directory: D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1
# Command line: vivado.exe -log ethernet_4port.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_4port.tcl
# Log file: D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/ethernet_4port.vds
# Journal file: D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ethernet_4port.tcl -notrace
Command: synth_design -top ethernet_4port -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6724 
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.258 ; gain = 116.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ethernet_4port' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:5]
INFO: [Synth 8-638] synthesizing module 'ethernet_test' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-638] synthesizing module 'mac_test' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-638] synthesizing module 'mac_top' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx_top' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx' (1#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-638] synthesizing module 'mac_tx_mode' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx_mode' (2#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'crc' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/rtl/crc.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crc' (3#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/rtl/crc.v:2]
INFO: [Synth 8-638] synthesizing module 'arp_tx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'arp_tx' (4#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_tx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-256] done synthesizing module 'ip_tx' (5#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-350] instance 'ip0' of module 'ip_tx' requires 21 connections, but only 20 given [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:178]
INFO: [Synth 8-638] synthesizing module 'ip_tx_mode' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'ip_tx_mode' (6#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_tx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'udp_tx_data_fifo' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_data_fifo' (7#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'udp_checksum_fifo' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_checksum_fifo' (8#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:156]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:276]
INFO: [Synth 8-256] done synthesizing module 'udp_tx' (9#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_tx_top' (10#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx_top' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:229]
INFO: [Synth 8-256] done synthesizing module 'mac_rx' (11#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_rx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:168]
INFO: [Synth 8-256] done synthesizing module 'ip_rx' (12#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_rx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:34]
INFO: [Synth 8-638] synthesizing module 'udp_rx_ram_8_2048' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_rx_ram_8_2048' (13#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:189]
INFO: [Synth 8-256] done synthesizing module 'udp_rx' (14#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'arp_rx' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'arp_rx' (15#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_rx_top' (16#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'icmp_reply' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-638] synthesizing module 'icmp_rx_ram_8_256' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'icmp_rx_ram_8_256' (17#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-256] done synthesizing module 'icmp_reply' (18#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'arp_cache' (19#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'mac_top' (20#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v:31]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (21#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v:31]
WARNING: [Synth 8-6014] Unused sequential element udp_write_end_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:174]
INFO: [Synth 8-256] done synthesizing module 'mac_test' (22#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
WARNING: [Synth 8-350] instance 'mac_test0' of module 'mac_test' requires 9 connections, but only 8 given [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:29]
WARNING: [Synth 8-3848] Net e_txer in module/entity ethernet_test does not have driver. [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:20]
INFO: [Synth 8-256] done synthesizing module 'ethernet_test' (23#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-256] done synthesizing module 'ethernet_4port' (24#1) [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:5]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_test has unconnected port clk_50m
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_mdio
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port sys_clk_p
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port sys_clk_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 481.543 ; gain = 171.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 481.543 ; gain = 171.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp4/icmp_rx_ram_8_256_in_context.xdc] for cell 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp5/udp_rx_ram_8_2048_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp6/udp_checksum_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-5520-PC-201805041311/dcp7/udp_tx_data_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_4port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_4port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 880.570 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 880.570 ; gain = 570.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 880.570 ; gain = 570.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 880.570 ; gain = 570.344
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "send_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_send_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_tx_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_destination_ip_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-5546] ROM "ip_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rec_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__1'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__1'
INFO: [Synth 8-5546] ROM "icmp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_rx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reply_checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__1'
INFO: [Synth 8-5546] ROM "write_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__2'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__2'
INFO: [Synth 8-5546] ROM "ip_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__2'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__2'
INFO: [Synth 8-5546] ROM "icmp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_rx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reply_checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__2'
INFO: [Synth 8-5546] ROM "write_sel" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__3'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__3'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__3'
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__3'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__3'
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:636]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                          0000001
                   START |                              001 |                          0000010
        WAIT_DATA_LENGTH |                              010 |                          0000100
            GEN_CHECKSUM |                              011 |                          0001000
               SEND_WAIT |                              100 |                          0010000
                WAIT_MAC |                              101 |                          0100000
                 IP_SEND |                              110 |                          1000000
                  iSTATE |                              111 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                     000000000001
                REC_DATA |                             0001 |                     000000000010
            REC_ODD_DATA |                             0100 |                     000000000100
         VERIFY_CHECKSUM |                             0011 |                     000000001000
               REC_ERROR |                             0010 |                     000000010000
            REC_END_WAIT |                             0101 |                     000000100000
                 REC_END |                             0110 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             1000 |                     000100000000
                    SEND |                             1001 |                     001000000000
                SEND_END |                             1010 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                     000000000001
                REC_DATA |                             0001 |                     000000000010
            REC_ODD_DATA |                             0100 |                     000000000100
         VERIFY_CHECKSUM |                             0011 |                     000000001000
               REC_ERROR |                             0010 |                     000000010000
            REC_END_WAIT |                             0101 |                     000000100000
                 REC_END |                             0110 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             1000 |                     000100000000
                    SEND |                             1001 |                     001000000000
                SEND_END |                             1010 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                     000000000001
                REC_DATA |                             0001 |                     000000000010
            REC_ODD_DATA |                             0100 |                     000000000100
         VERIFY_CHECKSUM |                             0011 |                     000000001000
               REC_ERROR |                             0010 |                     000000010000
            REC_END_WAIT |                             0101 |                     000000100000
                 REC_END |                             0110 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             1000 |                     000100000000
                    SEND |                             1001 |                     001000000000
                SEND_END |                             1010 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                     000000000001
                REC_DATA |                             0001 |                     000000000010
            REC_ODD_DATA |                             0100 |                     000000000100
         VERIFY_CHECKSUM |                             0011 |                     000000001000
               REC_ERROR |                             0010 |                     000000010000
            REC_END_WAIT |                             0101 |                     000000100000
                 REC_END |                             0110 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             1000 |                     000100000000
                    SEND |                             1001 |                     001000000000
                SEND_END |                             1010 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 880.570 ; gain = 570.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     32409|
|2     |ethernet_test__xdcDup__2 |           1|     32409|
|3     |ethernet_test__xdcDup__3 |           1|     32409|
|4     |ethernet_test            |           1|     32409|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 100   
	   2 Input     20 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 12    
	   2 Input     18 Bit       Adders := 20    
	   2 Input     17 Bit       Adders := 88    
	   2 Input     16 Bit       Adders := 44    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
	   3 Input      1 Bit         XORs := 48    
	   6 Input      1 Bit         XORs := 56    
	   8 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 32    
	   7 Input      1 Bit         XORs := 56    
	  10 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 24    
	  12 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 8     
+---Registers : 
	               80 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               48 Bit    Registers := 24    
	               32 Bit    Registers := 140   
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 12    
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 52    
	               16 Bit    Registers := 108   
	               11 Bit    Registers := 16    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 120   
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 312   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 60    
	   7 Input     48 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 148   
	   4 Input     32 Bit        Muxes := 20    
	   5 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 20    
	   2 Input     17 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 96    
	   2 Input     11 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 148   
	   3 Input      8 Bit        Muxes := 12    
	  43 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 20    
	   4 Input      7 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 48    
	   3 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 76    
	   3 Input      4 Bit        Muxes := 8     
	  29 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 44    
	   3 Input      3 Bit        Muxes := 8     
	  17 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 264   
	   3 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ax_debounce__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_test__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ax_debounce__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_test__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ax_debounce__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_test__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
WARNING: [Synth 8-6014] Unused sequential element icmp0/icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
WARNING: [Synth 8-6014] Unused sequential element icmp0/icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
WARNING: [Synth 8-6014] Unused sequential element icmp0/icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
WARNING: [Synth 8-6014] Unused sequential element icmp0/icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port e1_txer
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port e2_txer
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port e3_txer
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port e4_txer
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port sys_clk_p
WARNING: [Synth 8-3331] design ethernet_4port has unconnected port sys_clk_n
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /\icmp0/reply_check_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[19]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[18]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[17]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[16]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[17]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[13]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[12]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[11]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[10]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[9]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[8]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[6]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[7]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[6]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[5]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[3]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[2]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[1]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ip0/check_out_reg[19]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ipmode/udp_tx_ack_reg) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ipmode/ip_send_type_reg[0]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[17]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[13]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[12]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[11]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[10]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[9]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[31]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[30]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[29]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[28]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[27]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[26]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[25]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[24]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[23]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[22]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[21]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[20]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[19]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[18]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[17]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[16]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp4_reg[16]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (ipmode/ip_send_type_reg[7]) is unused and will be removed from module mac_tx_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[47]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[46]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[45]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[44]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[43]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[42]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[41]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[40]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[39]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[38]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[37]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[36]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[35]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[34]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[33]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[32]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[31]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[30]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[29]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[28]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[27]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[26]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[25]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[24]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[23]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[22]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[21]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[20]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[19]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[18]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[17]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[16]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[15]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[14]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[13]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[12]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[11]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[10]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[9]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[8]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[7]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[6]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[5]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[4]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[3]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[2]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[1]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[0]) is unused and will be removed from module mac_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[31]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[30]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[29]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[28]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[27]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[26]) is unused and will be removed from module ip_rx__4.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[25]) is unused and will be removed from module ip_rx__4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /\icmp0/reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /\icmp0/reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /\icmp0/reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 880.570 ; gain = 570.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     10113|
|2     |ethernet_test__xdcDup__2 |           1|     10113|
|3     |ethernet_test__xdcDup__3 |           1|     10113|
|4     |ethernet_test            |           1|     10113|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 963.574 ; gain = 653.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1007.527 ; gain = 697.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     10034|
|2     |ethernet_test__xdcDup__2 |           1|     10113|
|3     |ethernet_test__xdcDup__3 |           1|     10113|
|4     |ethernet_test            |           1|     10113|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |icmp_rx_ram_8_256 |         4|
|2     |udp_rx_ram_8_2048 |         4|
|3     |udp_tx_data_fifo  |         4|
|4     |udp_checksum_fifo |         4|
+------+------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |icmp_rx_ram_8_256    |     1|
|2     |icmp_rx_ram_8_256__4 |     1|
|3     |icmp_rx_ram_8_256__5 |     1|
|4     |icmp_rx_ram_8_256__6 |     1|
|5     |udp_checksum_fifo    |     1|
|6     |udp_checksum_fifo__4 |     1|
|7     |udp_checksum_fifo__5 |     1|
|8     |udp_checksum_fifo__6 |     1|
|9     |udp_rx_ram_8_2048    |     1|
|10    |udp_rx_ram_8_2048__4 |     1|
|11    |udp_rx_ram_8_2048__5 |     1|
|12    |udp_rx_ram_8_2048__6 |     1|
|13    |udp_tx_data_fifo     |     1|
|14    |udp_tx_data_fifo__4  |     1|
|15    |udp_tx_data_fifo__5  |     1|
|16    |udp_tx_data_fifo__6  |     1|
|17    |BUFG                 |     4|
|18    |CARRY4               |  1720|
|19    |LUT1                 |   933|
|20    |LUT2                 |  4574|
|21    |LUT3                 |  1247|
|22    |LUT4                 |  1915|
|23    |LUT5                 |  1815|
|24    |LUT6                 |  2569|
|25    |MUXF7                |     8|
|26    |FDCE                 |  9740|
|27    |FDPE                 |   896|
|28    |IBUF                 |    42|
|29    |OBUF                 |    44|
|30    |OBUFT                |     8|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         | 25823|
|2     |  u1              |ethernet_test__xdcDup__1 |  6424|
|3     |    mac_test0     |mac_test__xdcDup__1      |  6424|
|4     |      ax0         |ax_debounce_25           |    94|
|5     |      mac_top0    |mac_top__xdcDup__1       |  6035|
|6     |        cache0    |arp_cache_26             |   228|
|7     |        icmp0     |icmp_reply__xdcDup__1    |   865|
|8     |        mac_rx0   |mac_rx_top__xdcDup__1    |  2335|
|9     |          c0      |crc_34                   |    69|
|10    |          arp0    |arp_rx_33                |   289|
|11    |          ip0     |ip_rx_35                 |   576|
|12    |          mac0    |mac_rx_36                |   569|
|13    |          udp0    |udp_rx__xdcDup__1        |   831|
|14    |        mac_tx0   |mac_tx_top__xdcDup__1    |  2607|
|15    |          c0      |crc_28                   |    69|
|16    |          arp_tx0 |arp_tx_27                |   369|
|17    |          ip0     |ip_tx_29                 |   571|
|18    |          ipmode  |ip_tx_mode_30            |   150|
|19    |          mac0    |mac_tx_31                |   186|
|20    |          mode0   |mac_tx_mode_32           |    87|
|21    |          udp0    |udp_tx__xdcDup__1        |  1175|
|22    |  u2              |ethernet_test__xdcDup__2 |  6432|
|23    |    mac_test0     |mac_test__xdcDup__2      |  6432|
|24    |      ax0         |ax_debounce_13           |    94|
|25    |      mac_top0    |mac_top__xdcDup__2       |  6066|
|26    |        cache0    |arp_cache_14             |   231|
|27    |        icmp0     |icmp_reply__xdcDup__2    |   865|
|28    |        mac_rx0   |mac_rx_top__xdcDup__2    |  2361|
|29    |          c0      |crc_22                   |    69|
|30    |          arp0    |arp_rx_21                |   289|
|31    |          ip0     |ip_rx_23                 |   576|
|32    |          mac0    |mac_rx_24                |   569|
|33    |          udp0    |udp_rx__xdcDup__2        |   857|
|34    |        mac_tx0   |mac_tx_top__xdcDup__2    |  2609|
|35    |          c0      |crc_16                   |    69|
|36    |          arp_tx0 |arp_tx_15                |   368|
|37    |          ip0     |ip_tx_17                 |   571|
|38    |          ipmode  |ip_tx_mode_18            |   150|
|39    |          mac0    |mac_tx_19                |   186|
|40    |          mode0   |mac_tx_mode_20           |    87|
|41    |          udp0    |udp_tx__xdcDup__2        |  1178|
|42    |  u3              |ethernet_test__xdcDup__3 |  6432|
|43    |    mac_test0     |mac_test__xdcDup__3      |  6432|
|44    |      ax0         |ax_debounce_1            |    94|
|45    |      mac_top0    |mac_top__xdcDup__3       |  6066|
|46    |        cache0    |arp_cache_2              |   231|
|47    |        icmp0     |icmp_reply__xdcDup__3    |   865|
|48    |        mac_rx0   |mac_rx_top__xdcDup__3    |  2361|
|49    |          c0      |crc_10                   |    69|
|50    |          arp0    |arp_rx_9                 |   289|
|51    |          ip0     |ip_rx_11                 |   576|
|52    |          mac0    |mac_rx_12                |   569|
|53    |          udp0    |udp_rx__xdcDup__3        |   857|
|54    |        mac_tx0   |mac_tx_top__xdcDup__3    |  2609|
|55    |          c0      |crc_4                    |    69|
|56    |          arp_tx0 |arp_tx_3                 |   368|
|57    |          ip0     |ip_tx_5                  |   571|
|58    |          ipmode  |ip_tx_mode_6             |   150|
|59    |          mac0    |mac_tx_7                 |   186|
|60    |          mode0   |mac_tx_mode_8            |    87|
|61    |          udp0    |udp_tx__xdcDup__3        |  1178|
|62    |  u4              |ethernet_test            |  6433|
|63    |    mac_test0     |mac_test                 |  6433|
|64    |      ax0         |ax_debounce              |    94|
|65    |      mac_top0    |mac_top                  |  6067|
|66    |        cache0    |arp_cache                |   231|
|67    |        icmp0     |icmp_reply               |   865|
|68    |        mac_rx0   |mac_rx_top               |  2362|
|69    |          c0      |crc_0                    |    69|
|70    |          arp0    |arp_rx                   |   289|
|71    |          ip0     |ip_rx                    |   576|
|72    |          mac0    |mac_rx                   |   570|
|73    |          udp0    |udp_rx                   |   857|
|74    |        mac_tx0   |mac_tx_top               |  2609|
|75    |          c0      |crc                      |    69|
|76    |          arp_tx0 |arp_tx                   |   368|
|77    |          ip0     |ip_tx                    |   571|
|78    |          ipmode  |ip_tx_mode               |   150|
|79    |          mac0    |mac_tx                   |   186|
|80    |          mode0   |mac_tx_mode              |    87|
|81    |          udp0    |udp_tx                   |  1178|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1047.684 ; gain = 737.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 833 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1047.684 ; gain = 338.430
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1047.684 ; gain = 737.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
484 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 1047.684 ; gain = 748.930
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/TCP_UDP_ARP_ax7050/rgmii_ethernet/eth_test.runs/synth_1/ethernet_4port.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_4port_utilization_synth.rpt -pb ethernet_4port_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1047.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 15:58:10 2018...
