

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Fri Jul 20 11:59:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        -|        -|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|        -|    -|
|Register         |        -|      -|        -|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|        0|        0|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|        0|        0|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs |   read_data   | return value |
|ap_return_0    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_1    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_2    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_3    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_4    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_5    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_6    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_7    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_8    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_9    | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_10   | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_11   | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_12   | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_13   | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_14   | out |   16| ap_ctrl_hs |   read_data   | return value |
|ap_return_15   | out |   16| ap_ctrl_hs |   read_data   | return value |
|input_0_read   |  in |    8|   ap_none  |  input_0_read |    scalar    |
|input_1_read   |  in |    8|   ap_none  |  input_1_read |    scalar    |
|input_2_read   |  in |    8|   ap_none  |  input_2_read |    scalar    |
|input_3_read   |  in |    8|   ap_none  |  input_3_read |    scalar    |
|input_4_read   |  in |    8|   ap_none  |  input_4_read |    scalar    |
|input_5_read   |  in |    8|   ap_none  |  input_5_read |    scalar    |
|input_6_read   |  in |    8|   ap_none  |  input_6_read |    scalar    |
|input_7_read   |  in |    8|   ap_none  |  input_7_read |    scalar    |
|input_8_read   |  in |    8|   ap_none  |  input_8_read |    scalar    |
|input_9_read   |  in |    8|   ap_none  |  input_9_read |    scalar    |
|input_10_read  |  in |    8|   ap_none  | input_10_read |    scalar    |
|input_11_read  |  in |    8|   ap_none  | input_11_read |    scalar    |
|input_12_read  |  in |    8|   ap_none  | input_12_read |    scalar    |
|input_13_read  |  in |    8|   ap_none  | input_13_read |    scalar    |
|input_14_read  |  in |    8|   ap_none  | input_14_read |    scalar    |
|input_15_read  |  in |    8|   ap_none  | input_15_read |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%input_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_15_read)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_14_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_13_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_12_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_11_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_10_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_9_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_8_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_7_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_6_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_5_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_4_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_3_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_2_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_1_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_0_read)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct_hls/dct.cpp:96]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_0_0_write_assi = zext i8 %input_0_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_0_1_write_assi = zext i8 %input_1_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_0_2_write_assi = zext i8 %input_2_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_0_3_write_assi = zext i8 %input_3_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_1_0_write_assi = zext i8 %input_4_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_1_1_write_assi = zext i8 %input_5_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_2_write_assi = zext i8 %input_6_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_3_write_assi = zext i8 %input_7_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2_0_write_assi = zext i8 %input_8_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2_1_write_assi = zext i8 %input_9_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2_2_write_assi = zext i8 %input_10_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2_3_write_assi = zext i8 %input_11_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_3_0_write_assi = zext i8 %input_12_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_3_1_write_assi = zext i8 %input_13_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_3_2_write_assi = zext i8 %input_14_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_3_3_write_assi = zext i8 %input_15_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %buf_0_0_write_assi, 0" [dct_hls/dct.cpp:104]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %buf_0_1_write_assi, 1" [dct_hls/dct.cpp:104]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %buf_0_2_write_assi, 2" [dct_hls/dct.cpp:104]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %buf_0_3_write_assi, 3" [dct_hls/dct.cpp:104]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %buf_1_0_write_assi, 4" [dct_hls/dct.cpp:104]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %buf_1_1_write_assi, 5" [dct_hls/dct.cpp:104]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %buf_1_2_write_assi, 6" [dct_hls/dct.cpp:104]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %buf_1_3_write_assi, 7" [dct_hls/dct.cpp:104]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %buf_2_0_write_assi, 8" [dct_hls/dct.cpp:104]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %buf_2_1_write_assi, 9" [dct_hls/dct.cpp:104]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %buf_2_2_write_assi, 10" [dct_hls/dct.cpp:104]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %buf_2_3_write_assi, 11" [dct_hls/dct.cpp:104]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %buf_3_0_write_assi, 12" [dct_hls/dct.cpp:104]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %buf_3_1_write_assi, 13" [dct_hls/dct.cpp:104]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %buf_3_2_write_assi, 14" [dct_hls/dct.cpp:104]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %buf_3_3_write_assi, 15" [dct_hls/dct.cpp:104]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s" [dct_hls/dct.cpp:104]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_15_read_1    (read        ) [ 00]
input_14_read_1    (read        ) [ 00]
input_13_read_1    (read        ) [ 00]
input_12_read_1    (read        ) [ 00]
input_11_read_1    (read        ) [ 00]
input_10_read_1    (read        ) [ 00]
input_9_read_1     (read        ) [ 00]
input_8_read_1     (read        ) [ 00]
input_7_read_1     (read        ) [ 00]
input_6_read_1     (read        ) [ 00]
input_5_read_1     (read        ) [ 00]
input_4_read_1     (read        ) [ 00]
input_3_read_1     (read        ) [ 00]
input_2_read_1     (read        ) [ 00]
input_1_read_1     (read        ) [ 00]
input_0_read_1     (read        ) [ 00]
StgValue_18        (specpipeline) [ 00]
buf_0_0_write_assi (zext        ) [ 00]
buf_0_1_write_assi (zext        ) [ 00]
buf_0_2_write_assi (zext        ) [ 00]
buf_0_3_write_assi (zext        ) [ 00]
buf_1_0_write_assi (zext        ) [ 00]
buf_1_1_write_assi (zext        ) [ 00]
buf_1_2_write_assi (zext        ) [ 00]
buf_1_3_write_assi (zext        ) [ 00]
buf_2_0_write_assi (zext        ) [ 00]
buf_2_1_write_assi (zext        ) [ 00]
buf_2_2_write_assi (zext        ) [ 00]
buf_2_3_write_assi (zext        ) [ 00]
buf_3_0_write_assi (zext        ) [ 00]
buf_3_1_write_assi (zext        ) [ 00]
buf_3_2_write_assi (zext        ) [ 00]
buf_3_3_write_assi (zext        ) [ 00]
mrv                (insertvalue ) [ 00]
mrv_1              (insertvalue ) [ 00]
mrv_2              (insertvalue ) [ 00]
mrv_3              (insertvalue ) [ 00]
mrv_4              (insertvalue ) [ 00]
mrv_5              (insertvalue ) [ 00]
mrv_6              (insertvalue ) [ 00]
mrv_7              (insertvalue ) [ 00]
mrv_8              (insertvalue ) [ 00]
mrv_9              (insertvalue ) [ 00]
mrv_10             (insertvalue ) [ 00]
mrv_11             (insertvalue ) [ 00]
mrv_12             (insertvalue ) [ 00]
mrv_13             (insertvalue ) [ 00]
mrv_14             (insertvalue ) [ 00]
mrv_s              (insertvalue ) [ 00]
StgValue_51        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_15_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_14_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_13_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_12_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_11_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_10_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_9_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_8_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_7_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_6_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_5_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_4_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_3_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_2_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_1_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_0_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_0_0_write_assi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_0_write_assi/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_0_1_write_assi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_1_write_assi/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buf_0_2_write_assi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_2_write_assi/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buf_0_3_write_assi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_3_write_assi/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_1_0_write_assi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_0_write_assi/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_1_1_write_assi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_1_write_assi/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buf_1_2_write_assi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_2_write_assi/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_1_3_write_assi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_3_write_assi/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buf_2_0_write_assi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_0_write_assi/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buf_2_1_write_assi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_1_write_assi/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buf_2_2_write_assi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_2_write_assi/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buf_2_3_write_assi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_3_write_assi/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_3_0_write_assi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_0_write_assi/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_3_1_write_assi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_1_write_assi/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buf_3_2_write_assi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_2_write_assi/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_3_3_write_assi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_3_write_assi/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mrv_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="256" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mrv_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="256" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="256" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="256" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="256" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mrv_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="256" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mrv_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="256" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mrv_8_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="256" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mrv_9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="256" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_10_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="256" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mrv_11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="256" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mrv_12_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="256" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mrv_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="256" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mrv_14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="256" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mrv_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="256" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="124" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="118" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="112" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="106" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="94" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="88" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="82" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="76" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="70" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="64" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="58" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="52" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="46" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="142" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="146" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="150" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="154" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="158" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="162" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="166" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="170" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="174" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="178" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="182" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="186" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="190" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="194" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="198" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="202" pin="1"/><net_sink comp="296" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: read_data : input_0_read | {1 }
	Port: read_data : input_1_read | {1 }
	Port: read_data : input_2_read | {1 }
	Port: read_data : input_3_read | {1 }
	Port: read_data : input_4_read | {1 }
	Port: read_data : input_5_read | {1 }
	Port: read_data : input_6_read | {1 }
	Port: read_data : input_7_read | {1 }
	Port: read_data : input_8_read | {1 }
	Port: read_data : input_9_read | {1 }
	Port: read_data : input_10_read | {1 }
	Port: read_data : input_11_read | {1 }
	Port: read_data : input_12_read | {1 }
	Port: read_data : input_13_read | {1 }
	Port: read_data : input_14_read | {1 }
	Port: read_data : input_15_read | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_s : 16
		StgValue_51 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          | input_15_read_1_read_fu_46 |
|          | input_14_read_1_read_fu_52 |
|          | input_13_read_1_read_fu_58 |
|          | input_12_read_1_read_fu_64 |
|          | input_11_read_1_read_fu_70 |
|          | input_10_read_1_read_fu_76 |
|          |  input_9_read_1_read_fu_82 |
|   read   |  input_8_read_1_read_fu_88 |
|          |  input_7_read_1_read_fu_94 |
|          | input_6_read_1_read_fu_100 |
|          | input_5_read_1_read_fu_106 |
|          | input_4_read_1_read_fu_112 |
|          | input_3_read_1_read_fu_118 |
|          | input_2_read_1_read_fu_124 |
|          | input_1_read_1_read_fu_130 |
|          | input_0_read_1_read_fu_136 |
|----------|----------------------------|
|          |  buf_0_0_write_assi_fu_142 |
|          |  buf_0_1_write_assi_fu_146 |
|          |  buf_0_2_write_assi_fu_150 |
|          |  buf_0_3_write_assi_fu_154 |
|          |  buf_1_0_write_assi_fu_158 |
|          |  buf_1_1_write_assi_fu_162 |
|          |  buf_1_2_write_assi_fu_166 |
|   zext   |  buf_1_3_write_assi_fu_170 |
|          |  buf_2_0_write_assi_fu_174 |
|          |  buf_2_1_write_assi_fu_178 |
|          |  buf_2_2_write_assi_fu_182 |
|          |  buf_2_3_write_assi_fu_186 |
|          |  buf_3_0_write_assi_fu_190 |
|          |  buf_3_1_write_assi_fu_194 |
|          |  buf_3_2_write_assi_fu_198 |
|          |  buf_3_3_write_assi_fu_202 |
|----------|----------------------------|
|          |         mrv_fu_206         |
|          |        mrv_1_fu_212        |
|          |        mrv_2_fu_218        |
|          |        mrv_3_fu_224        |
|          |        mrv_4_fu_230        |
|          |        mrv_5_fu_236        |
|          |        mrv_6_fu_242        |
|insertvalue|        mrv_7_fu_248        |
|          |        mrv_8_fu_254        |
|          |        mrv_9_fu_260        |
|          |        mrv_10_fu_266       |
|          |        mrv_11_fu_272       |
|          |        mrv_12_fu_278       |
|          |        mrv_13_fu_284       |
|          |        mrv_14_fu_290       |
|          |        mrv_s_fu_296        |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
