# RTL Bootcamp

Hands-on RTL/SystemVerilog practice using WSL + VS Code + Verilator.

## Project layout
- `hw/rtl/` – RTL sources
- `hw/tb/`  – testbenches
- `Makefile` – build targets (Verilator/Icarus)

## Build & run
Run from the project root:
- `make sim_fsm` — build & run the basic FSM testbench.

## Status
- Week 0: environment ready, Verilator build and run are clean.
