// Seed: 333724197
module module_0 (
    input wire id_0,
    output tri id_1
    , id_24,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_25 = 1,
    input tri0 id_6,
    input wire id_7,
    output wand id_8,
    input supply1 id_9
    , id_26,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output wand id_13,
    input supply1 id_14,
    output wor id_15,
    input wire id_16,
    output tri0 id_17,
    input wire id_18,
    output wire id_19,
    input tri1 id_20,
    input wor id_21,
    input wand id_22
);
  logic id_27;
endmodule
module module_1 #(
    parameter id_4 = 32'd98,
    parameter id_5 = 32'd88
) (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input wand _id_4,
    output supply0 _id_5[1  -  id_4 : ""],
    input tri0 id_6,
    output tri1 id_7,
    inout uwire id_8,
    output tri1 id_9#(
        .id_16(-1),
        .id_17((-1)),
        .id_18(1),
        .id_19(1),
        .id_20(1 !== -1),
        .sum  (1)
    ),
    input supply0 id_10,
    output tri id_11
    , id_21,
    input tri id_12[1 'b0 : id_5],
    output wand id_13,
    output tri id_14
);
  assign id_18 = 1;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_7,
      id_3,
      id_1,
      id_6,
      id_10,
      id_10,
      id_2,
      id_8,
      id_8,
      id_8,
      id_10,
      id_7,
      id_3,
      id_9,
      id_3,
      id_7,
      id_10,
      id_8,
      id_8,
      id_12,
      id_10
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = 1;
endmodule
