

================================================================
== Vitis HLS Report for 'calc_0'
================================================================
* Date:           Sun Nov 28 21:42:23 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        calc_0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|  1177 ~ 1769|          -|          -|     ?|        no|
        | + Loop 1.1  |      521|      521|           11|          1|          1|   512|       yes|
        | + Loop 1.2  |      521|      521|           11|          1|          1|   512|       yes|
        | + Loop 1.3  |      513|      513|            3|          1|          1|   512|       yes|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     499|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       30|    88|    10391|    8361|    -|
|Memory               |        8|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|    1370|    -|
|Register             |        -|     -|     3998|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       38|    88|    14389|   10358|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|     2|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|   392|   680|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U1  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U2  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U3  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U4  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U5  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U6  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U7  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U8  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U9   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U10  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U11  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U12  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U13  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U14  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U15  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U16  |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|   388|   127|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |       30|   0|  1415|  1585|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                              |                                |       30|  88| 10391|  8361|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |buffer1_U  |buffer1  |        8|  0|   0|    0|   512|  512|     1|       262144|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |         |        8|  0|   0|    0|   512|  512|     1|       262144|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_983_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln41_fu_422_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln50_1_fu_645_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln50_2_fu_649_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln50_3_fu_474_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln50_fu_449_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln75_1_fu_673_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln75_fu_700_p2                  |         +|   0|  0|  20|          13|           4|
    |i_1_fu_1004_p2                      |         +|   0|  0|  39|          32|          13|
    |operation_type_off_fu_401_p2        |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state157_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state170_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state75_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_fu_417_p2                      |      icmp|   0|  0|  19|          31|           1|
    |icmp_ln102_fu_989_p2                |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln41_fu_428_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln50_fu_480_p2                 |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln75_fu_679_p2                 |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 499|         440|         298|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+------+-----------+-----+-----------+
    |           Name           |  LUT | Input Size| Bits| Total Bits|
    +--------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                 |  1152|        217|    1|        217|
    |ap_done                   |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter10  |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1   |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2   |     9|          2|    1|          2|
    |buffer1_address0          |    14|          3|    9|         27|
    |buffer1_address1          |    14|          3|    9|         27|
    |buffer1_d0                |    14|          3|  512|       1536|
    |gmem_ARADDR               |    14|          3|   64|        192|
    |gmem_blk_n_AR             |     9|          2|    1|          2|
    |gmem_blk_n_AW             |     9|          2|    1|          2|
    |gmem_blk_n_B              |     9|          2|    1|          2|
    |gmem_blk_n_R              |     9|          2|    1|          2|
    |gmem_blk_n_W              |     9|          2|    1|          2|
    |i_reg_281                 |     9|          2|   32|         64|
    |indvar62_reg_293          |     9|          2|   10|         20|
    |indvar66_reg_304          |     9|          2|   10|         20|
    |indvar69_reg_326          |     9|          2|   10|         20|
    |indvar_reg_270            |     9|          2|   32|         64|
    |k_reg_315                 |     9|          2|   13|         26|
    +--------------------------+------+-----------+-----+-----------+
    |Total                     |  1370|        265|  714|       2237|
    +--------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add36_1_reg_1411                   |   64|   0|   64|          0|
    |add36_2_reg_1416                   |   64|   0|   64|          0|
    |add36_3_reg_1421                   |   64|   0|   64|          0|
    |add36_4_reg_1426                   |   64|   0|   64|          0|
    |add36_5_reg_1431                   |   64|   0|   64|          0|
    |add36_6_reg_1436                   |   64|   0|   64|          0|
    |add36_7_reg_1441                   |   64|   0|   64|          0|
    |add_ln41_reg_1051                  |   32|   0|   32|          0|
    |add_ln50_1_reg_1210                |   64|   0|   64|          0|
    |add_reg_1406                       |   64|   0|   64|          0|
    |ap_CS_fsm                          |  216|   0|  216|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |    1|   0|    1|          0|
    |ap_rst_n_inv                       |    1|   0|    1|          0|
    |ap_rst_reg_1                       |    1|   0|    1|          0|
    |ap_rst_reg_2                       |    1|   0|    1|          0|
    |buffer1_addr_1_reg_1235            |    9|   0|    9|          0|
    |buffer1_load_1_reg_1466            |  512|   0|  512|          0|
    |i_1_reg_1471                       |   32|   0|   32|          0|
    |i_reg_281                          |   32|   0|   32|          0|
    |icmp_ln102_reg_1457                |    1|   0|    1|          0|
    |icmp_ln102_reg_1457_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln50_reg_1081                 |    1|   0|    1|          0|
    |icmp_ln75_reg_1231                 |    1|   0|    1|          0|
    |icmp_reg_1047                      |    1|   0|    1|          0|
    |indvar62_reg_293                   |   10|   0|   10|          0|
    |indvar66_reg_304                   |   10|   0|   10|          0|
    |indvar69_reg_326                   |   10|   0|   10|          0|
    |indvar_reg_270                     |   32|   0|   32|          0|
    |k_reg_315                          |   13|   0|   13|          0|
    |mul_1_reg_1175                     |   64|   0|   64|          0|
    |mul_2_reg_1180                     |   64|   0|   64|          0|
    |mul_3_reg_1185                     |   64|   0|   64|          0|
    |mul_4_reg_1190                     |   64|   0|   64|          0|
    |mul_5_reg_1195                     |   64|   0|   64|          0|
    |mul_6_reg_1200                     |   64|   0|   64|          0|
    |mul_7_reg_1205                     |   64|   0|   64|          0|
    |mul_reg_1170                       |   64|   0|   64|          0|
    |tmp_reg_1010                       |   31|   0|   31|          0|
    |trunc_ln3_reg_1215                 |   58|   0|   58|          0|
    |trunc_ln59_1_reg_1095              |   64|   0|   64|          0|
    |trunc_ln59_2_reg_1100              |   64|   0|   64|          0|
    |trunc_ln59_3_reg_1105              |   64|   0|   64|          0|
    |trunc_ln59_4_reg_1110              |   64|   0|   64|          0|
    |trunc_ln59_5_reg_1115              |   64|   0|   64|          0|
    |trunc_ln59_6_reg_1120              |   64|   0|   64|          0|
    |trunc_ln59_7_reg_1125              |   64|   0|   64|          0|
    |trunc_ln59_reg_1090                |   64|   0|   64|          0|
    |trunc_ln65_reg_1085                |    9|   0|    9|          0|
    |trunc_ln84_1_reg_1251              |   64|   0|   64|          0|
    |trunc_ln84_2_reg_1256              |   64|   0|   64|          0|
    |trunc_ln84_3_reg_1261              |   64|   0|   64|          0|
    |trunc_ln84_4_reg_1266              |   64|   0|   64|          0|
    |trunc_ln84_5_reg_1271              |   64|   0|   64|          0|
    |trunc_ln84_6_reg_1276              |   64|   0|   64|          0|
    |trunc_ln84_7_reg_1281              |   64|   0|   64|          0|
    |trunc_ln84_reg_1246                |   64|   0|   64|          0|
    |trunc_ln91_1_reg_1291              |   64|   0|   64|          0|
    |trunc_ln91_2_reg_1296              |   64|   0|   64|          0|
    |trunc_ln91_3_reg_1301              |   64|   0|   64|          0|
    |trunc_ln91_4_reg_1306              |   64|   0|   64|          0|
    |trunc_ln91_5_reg_1311              |   64|   0|   64|          0|
    |trunc_ln91_6_reg_1316              |   64|   0|   64|          0|
    |trunc_ln91_7_reg_1321              |   64|   0|   64|          0|
    |trunc_ln91_reg_1286                |   64|   0|   64|          0|
    |trunc_ln_reg_1065                  |   58|   0|   58|          0|
    |zext_ln50_reg_1059                 |   20|   0|   64|         44|
    |buffer1_addr_1_reg_1235            |   64|  32|    9|          0|
    |icmp_ln50_reg_1081                 |   64|  32|    1|          0|
    |icmp_ln75_reg_1231                 |   64|  32|    1|          0|
    |trunc_ln65_reg_1085                |   64|  32|    9|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 3998| 128| 3806|         44|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|        calc_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|        calc_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|        calc_0|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

