Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:15:30
gem5 executing on mnemosyne.ecn.purdue.edu, pid 11804
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231f0eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231f4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23200f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23209f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23212f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2319bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231a5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231bff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231c9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec231d1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2315bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23163ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2316cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23176ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2317fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23188ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23191ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2311bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23123ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2312def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23135ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23140ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23148ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23151ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230daef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230e2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230ecef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230f5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23100ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23108ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23112ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2309aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230a3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230acef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230b4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230beef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230c6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230d0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec230d8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23062ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2306bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23075ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2307eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23087ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23090ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23098ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23024ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2302cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23036ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2303eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23047ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23050ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22fdaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22fe3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22fecef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22ff6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22ffeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23007ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec2300fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec23018ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22fa1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fec22faaef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fb3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fbc668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fc60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fc6b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fce5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fd8048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22fd8a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f61518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f61f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f6a9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f72470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f72eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f7a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f843c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f84e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f8d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f95320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f95d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f1f7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f28278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f28cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f32748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f3b1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f3bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f436a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f4d128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f4db70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f555f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ede080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22edeac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ee8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ee8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ef0a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22efa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22efaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f03978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f0a400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f0ae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22f148d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e9c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e9cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ea7828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22eb12b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22eb1cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22eb8780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ec2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ec2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22eca6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ed3160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22ed3ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e5c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e640b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e64b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e6d588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e6dfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e77a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e7f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e7ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e899b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e92438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e92e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e1b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e24390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fec22e24dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e2c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e2c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e2cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e2cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e384a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e386d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e38f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e42f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4f198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4f3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4f5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4f828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4fa58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4fc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22e4feb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22dda128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22dda358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22dda588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22dda7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22dda9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fec22ddac18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fec22dbf5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fec22dbfc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_freqmine
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Real time: 195.35s
Total real time: 195.35s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772096000.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772745296.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642799772745296 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799772745296  simulated seconds
Real time: 1.05s
Total real time: 196.40s
Dumping and resetting stats...
Switched CPUS @ tick 642799772745296
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772746085.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642799778828486 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799778828486  simulated seconds
Real time: 11.84s
Total real time: 214.75s
Dumping and resetting stats...
Done with simulation! Completely exiting...
