<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>HDLBits答案(6)_硬件模块设计的思考方式 | 大卫的博客园</title><meta name="keywords" content="HDLBits"><meta name="author" content="DavidGu"><meta name="copyright" content="DavidGu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="HDLBits答案(6)">
<meta property="og:type" content="article">
<meta property="og:title" content="HDLBits答案(6)_硬件模块设计的思考方式">
<meta property="og:url" content="http://david-luge.cn/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(6)_%E7%A1%AC%E4%BB%B6%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F/index.html">
<meta property="og:site_name" content="大卫的博客园">
<meta property="og:description" content="HDLBits答案(6)">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png">
<meta property="article:published_time" content="2022-09-12T00:55:39.000Z">
<meta property="article:modified_time" content="2022-09-12T00:55:39.000Z">
<meta property="article:author" content="DavidGu">
<meta property="article:tag" content="HDLBits">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png"><link rel="shortcut icon" href="//common.cnblogs.com/favicon.svg"><link rel="canonical" href="http://david-luge.cn/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(6)_%E7%A1%AC%E4%BB%B6%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: DavidGu","link":"链接: ","source":"来源: 大卫的博客园","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'HDLBits答案(6)_硬件模块设计的思考方式',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-09-12 08:55:39'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/icon.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"><link rel="alternate" href="/atom.xml" title="大卫的博客园" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/HomePage/avatar.jpg" onerror="onerror=null;src='/img/HomePage/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">58</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">11</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">16</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/Page_Cover/HDLBits.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">大卫的博客园</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">HDLBits答案(6)_硬件模块设计的思考方式</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-09-12T00:55:39.000Z" title="发表于 2022-09-12 08:55:39">2022-09-12</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-09-12T00:55:39.000Z" title="更新于 2022-09-12 08:55:39">2022-09-12</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/">IC</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/HDLBits/">HDLBits</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="HDLBits答案(6)_硬件模块设计的思考方式"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="硬件模块设计的思考方式"><a href="#硬件模块设计的思考方式" class="headerlink" title="硬件模块设计的思考方式"></a>硬件模块设计的思考方式</h1><p><a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits链接</a></p>
<hr>
<h2 id="基本的逻辑门操作"><a href="#基本的逻辑门操作" class="headerlink" title="基本的逻辑门操作"></a>基本的逻辑门操作</h2><p><strong>题目描述1</strong>：将输入端口in和输出端口out连接。</p>
<p><strong>Solution1</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> in,</span><br><span class="line">    <span class="keyword">output</span> out);</span><br><span class="line">	<span class="keyword">assign</span> out = in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2</strong>：将输出out接地。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148143.png" alt="1"></p>
<p><strong>Solution2</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">output</span> out);</span><br><span class="line">	<span class="keyword">assign</span> out = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述3</strong>：实现或非门操作。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148889.png" alt="2"></p>
<p><strong>Solution3</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> in1,</span><br><span class="line">    <span class="keyword">input</span> in2,</span><br><span class="line">    <span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">assign</span> out =~(in1 | in2);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述4</strong>：实现下图所示的逻辑操作。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148719.png" alt="3"></p>
<p><strong>Solution4</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> in1,</span><br><span class="line">    <span class="keyword">input</span> in2,</span><br><span class="line">    <span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">assign</span> out = in1 &amp; (~in2);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述5</strong>：实现下图所示的逻辑操作。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148746.png" alt="4"></p>
<p><strong>Solution5</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> in1,</span><br><span class="line">    <span class="keyword">input</span> in2,</span><br><span class="line">    <span class="keyword">input</span> in3,</span><br><span class="line">    <span class="keyword">output</span> out);</span><br><span class="line">	<span class="keyword">wire</span> temp;</span><br><span class="line">    <span class="keyword">assign</span> temp = ~(in1^in2);</span><br><span class="line">    <span class="keyword">assign</span> out = temp ^ in3;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述6</strong>：尝试同时建立几个逻辑门，建立一个两输入的组合电路。</p>
<p>共7个输出如下：</p>
<ul>
<li>out_and: a and b</li>
<li>out_or: a or b</li>
<li>out_xor: a xor b</li>
<li>out_nand: a nand b</li>
<li>out_nor: a nor b</li>
<li>out_xnor: a xnor b</li>
<li>out_anotb: a and-not b</li>
</ul>
<p><strong>Solution6</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, b,</span><br><span class="line">    <span class="keyword">output</span> out_and,</span><br><span class="line">    <span class="keyword">output</span> out_or,</span><br><span class="line">    <span class="keyword">output</span> out_xor,</span><br><span class="line">    <span class="keyword">output</span> out_nand,</span><br><span class="line">    <span class="keyword">output</span> out_nor,</span><br><span class="line">    <span class="keyword">output</span> out_xnor,</span><br><span class="line">    <span class="keyword">output</span> out_anotb</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">assign</span> out_and = a&amp;b;</span><br><span class="line">    <span class="keyword">assign</span> out_or = a|b;</span><br><span class="line">    <span class="keyword">assign</span> out_xor = a^b;</span><br><span class="line">    <span class="keyword">assign</span> out_nand = ~(a&amp;b);</span><br><span class="line">    <span class="keyword">assign</span> out_nor = ~(a|b);</span><br><span class="line">    <span class="keyword">assign</span> out_xnor = ~(a^b);</span><br><span class="line">    <span class="keyword">assign</span> out_anotb = a&amp;(~b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述7</strong>：</p>
<p>7400系列集成电路是一个数字芯片系列，每个都由几个基本的逻辑门构成。7420是一个带有两个4输入与非门的芯片。</p>
<p>实现一个具有与7420芯片相同功能的模块，共8个输入和2个输出。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148054.png" alt="5"></p>
<p><strong>Solution7</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> p1a, p1b, p1c, p1d,</span><br><span class="line">    <span class="keyword">output</span> p1y,</span><br><span class="line">    <span class="keyword">input</span> p2a, p2b, p2c, p2d,</span><br><span class="line">    <span class="keyword">output</span> p2y );</span><br><span class="line">    <span class="keyword">assign</span> p1y=~(p1a&amp;p1b&amp;p1c&amp;p1d);</span><br><span class="line">    <span class="keyword">assign</span> p2y=~(p2a&amp;p2b&amp;p2c&amp;p2d);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="真值表"><a href="#真值表" class="headerlink" title="真值表"></a>真值表</h2><p>在前面的练习中，我们使用简单的逻辑门和几个逻辑门的组合，这些电路是组合电路的例子。</p>
<p><strong>组合电路的意思是电路的输出仅取决于输入</strong>，这意味着对于任何给定的输入值，只有一个可能的输出值。因此，描述组合函数行为的一种方法是明确地列出所有可能的输入所对应的输出值，即真值表。</p>
<p>对一个有N个输入的布尔函数而言，有2^N种可能的输入组合。真值表的每一行都列出了一个输入组合，因此总有2^N行。output列显示了每个输入值对应的输出。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232149665.png" alt="6"></p>
<p>那么我们如何只用标准逻辑门来实现查找表的功能呢？</p>
<p>一种简单的方法是将真值表中所有的真值写为乘积求和项的形式。<strong>求和即为或操作，乘积即为与操作</strong>。先使用一个N-输入的与门来决定是否输入的向量与真值表匹配，然后再用一个或门来选择满足匹配条件的结果进行输出。</p>
<p><strong>题目描述</strong>：构建一个模块实现上述真值表的功能。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232150748.png" alt="7"></p>
<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> x3,</span><br><span class="line">    <span class="keyword">input</span> x2,</span><br><span class="line">    <span class="keyword">input</span> x1,  <span class="comment">// three inputs</span></span><br><span class="line">    <span class="keyword">output</span> f   <span class="comment">// one output</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> f = (x1&amp;x3)|(x2&amp;~x3);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="部分考题"><a href="#部分考题" class="headerlink" title="部分考题"></a>部分考题</h2><p><strong>题目描述1</strong>：</p>
<p>创建一个有两个2位输入A[1:0]和B[1:0]的电路，产生一个输出z。若A&#x3D;B，则z&#x3D;1，否则z&#x3D;0。</p>
<p><strong>Solution1</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] A, <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] B, <span class="keyword">output</span> z ); </span><br><span class="line">    <span class="keyword">assign</span> z=(A==B)?<span class="number">1&#x27;b1</span>:<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2</strong>：</p>
<p>构建模块实现函数<code>z = (x^y) &amp; x</code></p>
<p><strong>Solution2</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> x, <span class="keyword">input</span> y, <span class="keyword">output</span> z);</span><br><span class="line">    <span class="keyword">assign</span> z=(x^y)&amp;x;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述3</strong>：</p>
<p>构建模块实现如下波形图的输入输出关系</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232150470.png" alt="8"></p>
<p><strong>Solution3</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">input</span> x, <span class="keyword">input</span> y, <span class="keyword">output</span> z );</span><br><span class="line">    <span class="keyword">assign</span> z=~(x^y);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述4</strong>：</p>
<p>A模块实现的功能如上述题二所示，B模块实现的功能如题三所示。搭建模块实现下图所示功能：</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232150779.png" alt="9"></p>
<p><strong>Solution4</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> x, <span class="keyword">input</span> y, <span class="keyword">output</span> z);</span><br><span class="line">	</span><br><span class="line">    <span class="keyword">wire</span> za;</span><br><span class="line">    <span class="keyword">wire</span> zb;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> za = (x ^ y) &amp; x;</span><br><span class="line">    <span class="keyword">assign</span> zb = ~(x ^ y);</span><br><span class="line">    <span class="keyword">assign</span> z = (za | zb) ^ (za &amp; zb);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="硬件工程师的思考方式"><a href="#硬件工程师的思考方式" class="headerlink" title="硬件工程师的思考方式"></a>硬件工程师的思考方式</h2><p>tips：当进行模块设计时，我们最好反向思考问题，如何从输出到输入。这与我们平时顺序式地思考编程问题不同，在编程时我们一般首先看输入如何决定输出，即输入为XX时输出为XX；<strong>对硬件工程师而言，通常的思路为输出为XX时输入是XX</strong>？</p>
<p>在硬件设计中，在两种思路间思考与切换是很重要的技能。</p>
<p><strong>题目描述1</strong>：设计一种电路来控制手机的铃声和振动马达。当有来电输入信号时(input <strong>ring</strong>)，电路必须打开铃声(output <strong>ringer</strong>&#x3D; 1)或电机(output <strong>motor</strong>&#x3D; 1)，但不能同时打开。如果手机处于振动模式(input <strong>vibrate_mode</strong> &#x3D; 1)，打开电机。否则打开铃声。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232149798.png" alt="10"></p>
<p><strong>Solution1</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> ring,</span><br><span class="line">    <span class="keyword">input</span> vibrate_mode,</span><br><span class="line">    <span class="keyword">output</span> ringer,       <span class="comment">// Make sound</span></span><br><span class="line">    <span class="keyword">output</span> motor         <span class="comment">// Vibrate</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> ringer = ring &amp; (~vibrate_mode);</span><br><span class="line">    <span class="keyword">assign</span> motor = ring &amp; vibrate_mode;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2</strong>：加热&#x2F;冷却恒温器同时控制加热器(冬季)和空调(夏季)。设计一个电路，根据需要打开或关闭加热器、空调和鼓风机。</p>
<p>恒温器有两种模式:加热模式(mode&#x3D; 1)和冷却模式(mode&#x3D; 0)。在加热模式下，当温度过低时打开加热器(too_cold &#x3D; 1)但是不要使用空调。在冷却模式下，当温度太高(too_hot&#x3D; 1)时打开空调，但不要打开加热器。</p>
<p>当暖气或空调打开时。同时打开风扇让空气流通。此外。用户也可以仅要求风扇打开(fan_on &#x3D; 1)，即使加热器和空调关闭。</p>
<p><strong>Solution2</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> too_cold,</span><br><span class="line">    <span class="keyword">input</span> too_hot,</span><br><span class="line">    <span class="keyword">input</span> mode,</span><br><span class="line">    <span class="keyword">input</span> fan_on,</span><br><span class="line">    <span class="keyword">output</span> heater,</span><br><span class="line">    <span class="keyword">output</span> aircon,</span><br><span class="line">    <span class="keyword">output</span> fan</span><br><span class="line">); </span><br><span class="line">	<span class="keyword">assign</span> heater = mode &amp; too_cold;</span><br><span class="line">    <span class="keyword">assign</span> aircon = (~mode) &amp; too_hot;</span><br><span class="line">    <span class="keyword">assign</span> fan = (mode &amp; too_cold) | ((~mode) &amp; too_hot) | fan_on;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="对单向量的各bit进行操作"><a href="#对单向量的各bit进行操作" class="headerlink" title="对单向量的各bit进行操作"></a>对单向量的各bit进行操作</h2><p><strong>题目描述1</strong>：为3位输入向量构造一个数1的计数电路。</p>
<p><strong>Solution1</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] out );</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        out = <span class="number">2&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">3</span>;i++) <span class="keyword">begin</span></span><br><span class="line">            out = out + in[i];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2</strong>：输入一个4位的输入向量in[3:0]，输出每个比特和它相邻比特之间的一些关系:</p>
<ul>
<li>out_both:这个输出向量的每一位应该表示对应的输入位和它左边的比特位(左边比特具有更高的索引)<strong>是否均为“1”</strong>。举例说明，out_both[2]应该指示出in[2]和in[3]是否均为1。</li>
<li>out_any:这个输出向量的每一位都应该表示相应的输入位和它右边的比特位<strong>是否存在“1”</strong>。</li>
<li>out_different:这个输出向量的每一位都应该表明相应的输入位是否与其左边的比特位<strong>不同</strong>。</li>
</ul>
<p><strong>Solution2</strong>：</p>
<p>思路一：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_both,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">1</span>] out_any,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] out_different );</span><br><span class="line">    </span><br><span class="line">	<span class="keyword">integer</span> i;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">3</span>;i++) <span class="keyword">begin</span></span><br><span class="line">            out_both[i] = in[i] &amp; in[i+<span class="number">1</span>];</span><br><span class="line">            out_any[i+<span class="number">1</span>] = in[i+<span class="number">1</span>] | in[i];</span><br><span class="line">            out_different[i] = in[i] ^ in[i+<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        out_different[<span class="number">3</span>] = in[<span class="number">0</span>] ^ in[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>思路二：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_both,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">1</span>] out_any,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] out_different );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out_both = in[<span class="number">2</span>:<span class="number">0</span>] &amp; in[<span class="number">3</span>:<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_any = in[<span class="number">3</span>:<span class="number">1</span>] | in[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_different = in[<span class="number">3</span>:<span class="number">0</span>] ^ &#123;in[<span class="number">0</span>],in[<span class="number">3</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述3</strong>：题目同上，但输入向量变为100位。</p>
<p><strong>Solution3</strong>：</p>
<p>思路一：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">99</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">98</span>:<span class="number">0</span>] out_both,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">1</span>] out_any,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] out_different );</span><br><span class="line"></span><br><span class="line">	<span class="keyword">integer</span> i;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">99</span>;i++) <span class="keyword">begin</span></span><br><span class="line">            out_both[i] = in[i] &amp; in[i+<span class="number">1</span>];</span><br><span class="line">            out_any[i+<span class="number">1</span>] = in[i+<span class="number">1</span>] | in[i];</span><br><span class="line">            out_different[i] = in[i] ^ in[i+<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        out_different[<span class="number">99</span>] = in[<span class="number">0</span>] ^ in[<span class="number">99</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>思路二：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">99</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">98</span>:<span class="number">0</span>] out_both,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">1</span>] out_any,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] out_different );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out_both = in[<span class="number">98</span>:<span class="number">0</span>] &amp; in[<span class="number">99</span>:<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_any = in[<span class="number">99</span>:<span class="number">1</span>] | in[<span class="number">98</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_different = in[<span class="number">99</span>:<span class="number">0</span>] ^ &#123;in[<span class="number">0</span>],in[<span class="number">99</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h2><ul>
<li>熟悉了基本的逻辑门操作。</li>
<li>学习了硬件工程师的设计思维：由输出到输入。</li>
<li>学习了用标准的逻辑门实现查找表的功能。</li>
<li>合理使用assign或for循环对向量的各bit位进行操作。</li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://david-luge.cn">DavidGu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://david-luge.cn/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(6)_%E7%A1%AC%E4%BB%B6%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F/">http://david-luge.cn/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(6)_%E7%A1%AC%E4%BB%B6%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://david-luge.cn" target="_blank">大卫的博客园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/HDLBits/">HDLBits</a></div><div class="post_share"><div class="social-share" data-image="/img/Page_Cover/HDLBits.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/HomePage/wechat_pay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/wechat_pay.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/HomePage/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(5)_Generate%E5%AE%9E%E4%BE%8B%E5%8C%96%E6%A8%A1%E5%9D%97/"><img class="prev-cover" src="/img/Page_Cover/HDLBits.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">HDLBits答案(5)_Generate实例化模块</div></div></a></div><div class="next-post pull-right"><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(7)_Verilog%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8/"><img class="next-cover" src="/img/Page_Cover/HDLBits.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">HDLBits答案(7)_Verilog多路选择器</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/09/02/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(1)_Verilog%E8%AF%AD%E6%B3%95%E5%9F%BA%E7%A1%80/" title="HDLBits答案(1)_Verilog语法基础"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-02</div><div class="title">HDLBits答案(1)_Verilog语法基础</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(10)_D%E8%A7%A6%E5%8F%91%E5%99%A8%E3%80%81%E5%90%8C%E6%AD%A5%E4%B8%8E%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E3%80%81%E8%84%89%E5%86%B2%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/" title="HDLBits答案(10)_卡诺图与最简SOP式"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(10)_卡诺图与最简SOP式</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(11)_Verilog%E8%AE%A1%E6%95%B0%E5%99%A8/" title="HDLBits答案(11)_Verilog计数器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(11)_Verilog计数器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(12)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8/" title="HDLBits答案(12)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(12)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(13)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E9%99%84%E5%8A%A0%E9%A2%98/" title="HDLBits答案(13)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(13)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(14)_Verilog%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA(1)/" title="HDLBits答案(14)_Verilog有限状态机(1)"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(14)_Verilog有限状态机(1)</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">部分Blog的图片可能裂掉,参考Misc-Git目录下的解决方案</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F"><span class="toc-number">1.</span> <span class="toc-text">硬件模块设计的思考方式</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E7%9A%84%E9%80%BB%E8%BE%91%E9%97%A8%E6%93%8D%E4%BD%9C"><span class="toc-number">1.1.</span> <span class="toc-text">基本的逻辑门操作</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%9C%9F%E5%80%BC%E8%A1%A8"><span class="toc-number">1.2.</span> <span class="toc-text">真值表</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%83%A8%E5%88%86%E8%80%83%E9%A2%98"><span class="toc-number">1.3.</span> <span class="toc-text">部分考题</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E5%B7%A5%E7%A8%8B%E5%B8%88%E7%9A%84%E6%80%9D%E8%80%83%E6%96%B9%E5%BC%8F"><span class="toc-number">1.4.</span> <span class="toc-text">硬件工程师的思考方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%B9%E5%8D%95%E5%90%91%E9%87%8F%E7%9A%84%E5%90%84bit%E8%BF%9B%E8%A1%8C%E6%93%8D%E4%BD%9C"><span class="toc-number">1.5.</span> <span class="toc-text">对单向量的各bit进行操作</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">1.6.</span> <span class="toc-text">总结</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/03/12/Com/DPD-%E6%95%B0%E5%AD%97%E9%A2%84%E5%A4%B1%E7%9C%9F/" title="DPD-数字预失真"><img src="/img/Page_Cover/wireless.jpg" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="DPD-数字预失真"/></a><div class="content"><a class="title" href="/2025/03/12/Com/DPD-%E6%95%B0%E5%AD%97%E9%A2%84%E5%A4%B1%E7%9C%9F/" title="DPD-数字预失真">DPD-数字预失真</a><time datetime="2025-03-12T02:54:39.000Z" title="发表于 2025-03-12 10:54:39">2025-03-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/15/IC/AXI/AXI%E5%8D%8F%E8%AE%AE/" title="AXI协议概述"><img src="/img/Page_Cover/AXI.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="AXI协议概述"/></a><div class="content"><a class="title" href="/2024/04/15/IC/AXI/AXI%E5%8D%8F%E8%AE%AE/" title="AXI协议概述">AXI协议概述</a><time datetime="2024-04-15T13:39:39.000Z" title="发表于 2024-04-15 21:39:39">2024-04-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/15/IC/AXI/AXI4%E4%B8%8EAXI3%E7%9A%84%E5%8C%BA%E5%88%AB/" title="AXI4与AXI3的区别"><img src="/img/Page_Cover/AXI.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="AXI4与AXI3的区别"/></a><div class="content"><a class="title" href="/2024/04/15/IC/AXI/AXI4%E4%B8%8EAXI3%E7%9A%84%E5%8C%BA%E5%88%AB/" title="AXI4与AXI3的区别">AXI4与AXI3的区别</a><time datetime="2024-04-15T03:39:39.000Z" title="发表于 2024-04-15 11:39:39">2024-04-15</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2025  DavidGu <a href="/love/"><i id="heartbeat" class="fa fas fa-heartbeat"></i></a> LugeWang</div><div class="footer_custom_text">欢迎来到大卫的博客园!</div></div><head><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"></head></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '4fFz2tMISVCxeHM6f7dDL8hc-gzGzoHsz',
      appKey: '1KNfIKxigPxTCWkGvMnFysl7',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/gh/xiabo2/CDN@latest/fishes.js"></script><script type="text/javascript" src="\js\FunnyTitle.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>