[main]
name = generic
description = "Generic technology independent OpenRISC system
rtl_files = 
 rtl/verilog/arbiter/arbiter_bytebus.v
 rtl/verilog/arbiter/arbiter_dbus.v
 rtl/verilog/arbiter/arbiter_ibus.v
 rtl/verilog/clkgen/clkgen.v
 rtl/verilog/dbg_if/dbg_wb.v
 rtl/verilog/dbg_if/dbg_register.v
 rtl/verilog/dbg_if/dbg_crc32_d1.v
 rtl/verilog/dbg_if/dbg_if.v
 rtl/verilog/dbg_if/dbg_cpu_registers.v
 rtl/verilog/dbg_if/dbg_cpu.v
 rtl/verilog/ram_wb/ram_wb.v
 rtl/verilog/ram_wb/ram_wb_b3.v
 rtl/verilog/include/dbg_cpu_defines.v
 rtl/verilog/include/dbg_wb_defines.v
 rtl/verilog/include/uart_defines.v
 rtl/verilog/include/orpsoc-defines.v
 rtl/verilog/include/dbg_defines.v
 rtl/verilog/include/or1200_defines.v
 rtl/verilog/include/timescale.v
 rtl/verilog/intgen/intgen.v
 rtl/verilog/orpsoc_top/orpsoc_top.v
include_dirs = rtl/verilog/include
include_files =
 rtl/verilog/include/orpsoc-params.v

tb_files = 
 bench/monitor.v
 bench/orpsoc_tb.v

simulators =
 icarus

cores = jtag_tap or1200 uart16550
