ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_host.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:Core/Src/main.c **** static void MX_I2C1_Init(void);
  60:Core/Src/main.c **** static void MX_I2S3_Init(void);
  61:Core/Src/main.c **** static void MX_SPI1_Init(void);
  62:Core/Src/main.c **** static void MX_TIM2_Init(void);
  63:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_I2C1_Init();
 103:Core/Src/main.c ****   MX_I2S3_Init();
 104:Core/Src/main.c ****   MX_SPI1_Init();
 105:Core/Src/main.c ****   MX_TIM2_Init();
 106:Core/Src/main.c ****   MX_USB_HOST_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****     int released = 0;
 114:Core/Src/main.c ****   while (1)
 115:Core/Src/main.c ****   {
 116:Core/Src/main.c ****     /* USER CODE END WHILE */
 117:Core/Src/main.c ****     MX_USB_HOST_Process();
 118:Core/Src/main.c ****       if (~released && ~HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) {
 119:Core/Src/main.c ****           HAL_TIM_Base_Start(&htim2);
 120:Core/Src/main.c ****       } else if (released && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) {
 121:Core/Src/main.c ****           MX_TIM2_Init();
 122:Core/Src/main.c ****       }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 125:Core/Src/main.c ****     
 126:Core/Src/main.c ****       
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   /* USER CODE END 3 */
 129:Core/Src/main.c **** }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /**
 132:Core/Src/main.c ****   * @brief System Clock Configuration
 133:Core/Src/main.c ****   * @retval None
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c **** void SystemClock_Config(void)
 136:Core/Src/main.c **** {
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 139:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 145:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 4


 146:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 174:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 175:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 176:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     Error_Handler();
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 184:Core/Src/main.c ****   * @param None
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** static void MX_I2C1_Init(void)
 188:Core/Src/main.c **** {
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 197:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 198:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 199:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 200:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 201:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 202:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 5


 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 204:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 205:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 206:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     Error_Handler();
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 218:Core/Src/main.c ****   * @param None
 219:Core/Src/main.c ****   * @retval None
 220:Core/Src/main.c ****   */
 221:Core/Src/main.c **** static void MX_I2S3_Init(void)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 231:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 232:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 233:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 234:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 235:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 236:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 237:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 238:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 239:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 240:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** static void MX_SPI1_Init(void)
 256:Core/Src/main.c **** {
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 259:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 265:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 266:Core/Src/main.c ****   hspi1.Instance = SPI1;
 267:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 268:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 269:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 270:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 271:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 272:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 273:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 274:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 275:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 276:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 277:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 278:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** }
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 290:Core/Src/main.c ****   * @param None
 291:Core/Src/main.c ****   * @retval None
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c **** static void MX_TIM2_Init(void)
 294:Core/Src/main.c **** {
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 301:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 306:Core/Src/main.c ****   htim2.Instance = TIM2;
 307:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 308:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 309:Core/Src/main.c ****   htim2.Init.Period = 335999999;
 310:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 311:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 312:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 7


 317:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c ****   if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 322:Core/Src/main.c ****   {
 323:Core/Src/main.c ****     Error_Handler();
 324:Core/Src/main.c ****   }
 325:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 326:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 327:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** }
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****   * @brief GPIO Initialization Function
 339:Core/Src/main.c ****   * @param None
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** static void MX_GPIO_Init(void)
 343:Core/Src/main.c **** {
  28              		.loc 1 343 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 344:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 344 3 view .LVU1
  48              		.loc 1 344 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 8


 347:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 347 3 is_stmt 1 view .LVU3
  56              	.LBB4:
  57              		.loc 1 347 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 347 3 view .LVU5
  60 0014 614B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F01002 		orr	r2, r2, #16
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 347 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F01002 		and	r2, r2, #16
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 347 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE4:
  71              		.loc 1 347 3 view .LVU8
 348:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 348 3 view .LVU9
  73              	.LBB5:
  74              		.loc 1 348 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 348 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00402 		orr	r2, r2, #4
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 348 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00402 		and	r2, r2, #4
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 348 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE5:
  87              		.loc 1 348 3 view .LVU14
 349:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 349 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 349 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 349 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 349 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 349 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE6:
 103              		.loc 1 349 3 view .LVU20
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 350 3 view .LVU21
 105              	.LBB7:
 106              		.loc 1 350 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 9


 108              		.loc 1 350 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 350 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 350 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE7:
 119              		.loc 1 350 3 view .LVU26
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 351 3 view .LVU27
 121              	.LBB8:
 122              		.loc 1 351 3 view .LVU28
 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 351 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 351 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 351 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE8:
 135              		.loc 1 351 3 view .LVU32
 352:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 136              		.loc 1 352 3 view .LVU33
 137              	.LBB9:
 138              		.loc 1 352 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 352 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F00802 		orr	r2, r2, #8
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 352 3 view .LVU36
 145 0082 1B6B     		ldr	r3, [r3, #48]
 146 0084 03F00803 		and	r3, r3, #8
 147 0088 0693     		str	r3, [sp, #24]
 148              		.loc 1 352 3 view .LVU37
 149 008a 069B     		ldr	r3, [sp, #24]
 150              	.LBE9:
 151              		.loc 1 352 3 view .LVU38
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 355:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 152              		.loc 1 355 3 view .LVU39
 153 008c DFF81881 		ldr	r8, .L3+12
 154 0090 2246     		mov	r2, r4
 155 0092 0821     		movs	r1, #8
 156 0094 4046     		mov	r0, r8
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
 356:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 10


 357:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 358:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 159              		.loc 1 358 3 view .LVU40
 160 009a DFF810B1 		ldr	fp, .L3+16
 161 009e 0122     		movs	r2, #1
 162 00a0 1146     		mov	r1, r2
 163 00a2 5846     		mov	r0, fp
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 361:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 166              		.loc 1 361 3 view .LVU41
 167 00a8 3D4F     		ldr	r7, .L3+4
 168 00aa 2246     		mov	r2, r4
 169 00ac 0221     		movs	r1, #2
 170 00ae 3846     		mov	r0, r7
 171 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 364:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 173              		.loc 1 364 3 view .LVU42
 174 00b4 DFF8F890 		ldr	r9, .L3+20
 175 00b8 2246     		mov	r2, r4
 176 00ba 4FF21001 		movw	r1, #61456
 177 00be 4846     		mov	r0, r9
 178 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 365:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 368:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 180              		.loc 1 368 3 view .LVU43
 181              		.loc 1 368 23 is_stmt 0 view .LVU44
 182 00c4 0826     		movs	r6, #8
 183 00c6 0796     		str	r6, [sp, #28]
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 369 3 is_stmt 1 view .LVU45
 185              		.loc 1 369 24 is_stmt 0 view .LVU46
 186 00c8 0125     		movs	r5, #1
 187 00ca 0895     		str	r5, [sp, #32]
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 370 3 is_stmt 1 view .LVU47
 189              		.loc 1 370 24 is_stmt 0 view .LVU48
 190 00cc 0994     		str	r4, [sp, #36]
 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191              		.loc 1 371 3 is_stmt 1 view .LVU49
 192              		.loc 1 371 25 is_stmt 0 view .LVU50
 193 00ce 0A94     		str	r4, [sp, #40]
 372:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 372 3 is_stmt 1 view .LVU51
 195 00d0 07A9     		add	r1, sp, #28
 196 00d2 4046     		mov	r0, r8
 197 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL4:
 373:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 11


 374:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 375:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 199              		.loc 1 375 3 view .LVU52
 200              		.loc 1 375 23 is_stmt 0 view .LVU53
 201 00d8 0795     		str	r5, [sp, #28]
 376:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 376 3 is_stmt 1 view .LVU54
 203              		.loc 1 376 24 is_stmt 0 view .LVU55
 204 00da 0895     		str	r5, [sp, #32]
 377:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 377 3 is_stmt 1 view .LVU56
 206              		.loc 1 377 24 is_stmt 0 view .LVU57
 207 00dc 0994     		str	r4, [sp, #36]
 378:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 378 3 is_stmt 1 view .LVU58
 209              		.loc 1 378 25 is_stmt 0 view .LVU59
 210 00de 0A94     		str	r4, [sp, #40]
 379:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 379 3 is_stmt 1 view .LVU60
 212 00e0 07A9     		add	r1, sp, #28
 213 00e2 5846     		mov	r0, fp
 214 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL5:
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 382:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 216              		.loc 1 382 3 view .LVU61
 217              		.loc 1 382 23 is_stmt 0 view .LVU62
 218 00e8 0796     		str	r6, [sp, #28]
 383:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 383 3 is_stmt 1 view .LVU63
 220              		.loc 1 383 24 is_stmt 0 view .LVU64
 221 00ea 0226     		movs	r6, #2
 222 00ec 0896     		str	r6, [sp, #32]
 384:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 384 3 is_stmt 1 view .LVU65
 224              		.loc 1 384 24 is_stmt 0 view .LVU66
 225 00ee 0994     		str	r4, [sp, #36]
 385:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 226              		.loc 1 385 3 is_stmt 1 view .LVU67
 227              		.loc 1 385 25 is_stmt 0 view .LVU68
 228 00f0 0A94     		str	r4, [sp, #40]
 386:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 229              		.loc 1 386 3 is_stmt 1 view .LVU69
 230              		.loc 1 386 29 is_stmt 0 view .LVU70
 231 00f2 4FF0050A 		mov	r10, #5
 232 00f6 CDF82CA0 		str	r10, [sp, #44]
 387:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 233              		.loc 1 387 3 is_stmt 1 view .LVU71
 234 00fa 07A9     		add	r1, sp, #28
 235 00fc 5846     		mov	r0, fp
 236 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL6:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 390:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 238              		.loc 1 390 3 view .LVU72
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 12


 239              		.loc 1 390 23 is_stmt 0 view .LVU73
 240 0102 0795     		str	r5, [sp, #28]
 391:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 241              		.loc 1 391 3 is_stmt 1 view .LVU74
 242              		.loc 1 391 24 is_stmt 0 view .LVU75
 243 0104 274B     		ldr	r3, .L3+8
 244 0106 0893     		str	r3, [sp, #32]
 392:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 392 3 is_stmt 1 view .LVU76
 246              		.loc 1 392 24 is_stmt 0 view .LVU77
 247 0108 0994     		str	r4, [sp, #36]
 393:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 248              		.loc 1 393 3 is_stmt 1 view .LVU78
 249 010a 07A9     		add	r1, sp, #28
 250 010c 3846     		mov	r0, r7
 251 010e FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL7:
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 396:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 253              		.loc 1 396 3 view .LVU79
 254              		.loc 1 396 23 is_stmt 0 view .LVU80
 255 0112 0796     		str	r6, [sp, #28]
 397:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 256              		.loc 1 397 3 is_stmt 1 view .LVU81
 257              		.loc 1 397 24 is_stmt 0 view .LVU82
 258 0114 0895     		str	r5, [sp, #32]
 398:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 398 3 is_stmt 1 view .LVU83
 260              		.loc 1 398 24 is_stmt 0 view .LVU84
 261 0116 0994     		str	r4, [sp, #36]
 399:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262              		.loc 1 399 3 is_stmt 1 view .LVU85
 263              		.loc 1 399 25 is_stmt 0 view .LVU86
 264 0118 0A94     		str	r4, [sp, #40]
 400:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 400 3 is_stmt 1 view .LVU87
 266 011a 07A9     		add	r1, sp, #28
 267 011c 3846     		mov	r0, r7
 268 011e FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 403:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 270              		.loc 1 403 3 view .LVU88
 271              		.loc 1 403 23 is_stmt 0 view .LVU89
 272 0122 4FF0040B 		mov	fp, #4
 273 0126 CDF81CB0 		str	fp, [sp, #28]
 404:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 274              		.loc 1 404 3 is_stmt 1 view .LVU90
 275              		.loc 1 404 24 is_stmt 0 view .LVU91
 276 012a 0894     		str	r4, [sp, #32]
 405:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 405 3 is_stmt 1 view .LVU92
 278              		.loc 1 405 24 is_stmt 0 view .LVU93
 279 012c 0994     		str	r4, [sp, #36]
 406:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 13


 280              		.loc 1 406 3 is_stmt 1 view .LVU94
 281 012e 07A9     		add	r1, sp, #28
 282 0130 3846     		mov	r0, r7
 283 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL9:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 409:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 285              		.loc 1 409 3 view .LVU95
 286              		.loc 1 409 23 is_stmt 0 view .LVU96
 287 0136 CDF81CB0 		str	fp, [sp, #28]
 410:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 288              		.loc 1 410 3 is_stmt 1 view .LVU97
 289              		.loc 1 410 24 is_stmt 0 view .LVU98
 290 013a 0894     		str	r4, [sp, #32]
 411:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 411 3 is_stmt 1 view .LVU99
 292              		.loc 1 411 24 is_stmt 0 view .LVU100
 293 013c 0994     		str	r4, [sp, #36]
 412:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 294              		.loc 1 412 3 is_stmt 1 view .LVU101
 295 013e 07F58067 		add	r7, r7, #1024
 296 0142 07A9     		add	r1, sp, #28
 297 0144 3846     		mov	r0, r7
 298 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 299              	.LVL10:
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 415:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 300              		.loc 1 415 3 view .LVU102
 301              		.loc 1 415 23 is_stmt 0 view .LVU103
 302 014a 4FF48063 		mov	r3, #1024
 303 014e 0793     		str	r3, [sp, #28]
 416:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 416 3 is_stmt 1 view .LVU104
 305              		.loc 1 416 24 is_stmt 0 view .LVU105
 306 0150 0896     		str	r6, [sp, #32]
 417:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 417 3 is_stmt 1 view .LVU106
 308              		.loc 1 417 24 is_stmt 0 view .LVU107
 309 0152 0994     		str	r4, [sp, #36]
 418:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310              		.loc 1 418 3 is_stmt 1 view .LVU108
 311              		.loc 1 418 25 is_stmt 0 view .LVU109
 312 0154 0A94     		str	r4, [sp, #40]
 419:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 313              		.loc 1 419 3 is_stmt 1 view .LVU110
 314              		.loc 1 419 29 is_stmt 0 view .LVU111
 315 0156 CDF82CA0 		str	r10, [sp, #44]
 420:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 316              		.loc 1 420 3 is_stmt 1 view .LVU112
 317 015a 07A9     		add	r1, sp, #28
 318 015c 3846     		mov	r0, r7
 319 015e FFF7FEFF 		bl	HAL_GPIO_Init
 320              	.LVL11:
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 14


 423:Core/Src/main.c ****                            Audio_RST_Pin */
 424:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 321              		.loc 1 424 3 view .LVU113
 322              		.loc 1 424 23 is_stmt 0 view .LVU114
 323 0162 4FF21003 		movw	r3, #61456
 324 0166 0793     		str	r3, [sp, #28]
 425:Core/Src/main.c ****                           |Audio_RST_Pin;
 426:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 325              		.loc 1 426 3 is_stmt 1 view .LVU115
 326              		.loc 1 426 24 is_stmt 0 view .LVU116
 327 0168 0895     		str	r5, [sp, #32]
 427:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 427 3 is_stmt 1 view .LVU117
 329              		.loc 1 427 24 is_stmt 0 view .LVU118
 330 016a 0994     		str	r4, [sp, #36]
 428:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 428 3 is_stmt 1 view .LVU119
 332              		.loc 1 428 25 is_stmt 0 view .LVU120
 333 016c 0A94     		str	r4, [sp, #40]
 429:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 334              		.loc 1 429 3 is_stmt 1 view .LVU121
 335 016e 07A9     		add	r1, sp, #28
 336 0170 4846     		mov	r0, r9
 337 0172 FFF7FEFF 		bl	HAL_GPIO_Init
 338              	.LVL12:
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 432:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 339              		.loc 1 432 3 view .LVU122
 340              		.loc 1 432 23 is_stmt 0 view .LVU123
 341 0176 2023     		movs	r3, #32
 342 0178 0793     		str	r3, [sp, #28]
 433:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343              		.loc 1 433 3 is_stmt 1 view .LVU124
 344              		.loc 1 433 24 is_stmt 0 view .LVU125
 345 017a 0894     		str	r4, [sp, #32]
 434:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 434 3 is_stmt 1 view .LVU126
 347              		.loc 1 434 24 is_stmt 0 view .LVU127
 348 017c 0994     		str	r4, [sp, #36]
 435:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 349              		.loc 1 435 3 is_stmt 1 view .LVU128
 350 017e 07A9     		add	r1, sp, #28
 351 0180 4846     		mov	r0, r9
 352 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.LVL13:
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /*Configure GPIO pin : MEMS_INT2_Pin */
 438:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 354              		.loc 1 438 3 view .LVU129
 355              		.loc 1 438 23 is_stmt 0 view .LVU130
 356 0186 0796     		str	r6, [sp, #28]
 439:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 357              		.loc 1 439 3 is_stmt 1 view .LVU131
 358              		.loc 1 439 24 is_stmt 0 view .LVU132
 359 0188 064B     		ldr	r3, .L3+8
 360 018a 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 15


 440:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 440 3 is_stmt 1 view .LVU133
 362              		.loc 1 440 24 is_stmt 0 view .LVU134
 363 018c 0994     		str	r4, [sp, #36]
 441:Core/Src/main.c ****   HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 364              		.loc 1 441 3 is_stmt 1 view .LVU135
 365 018e 07A9     		add	r1, sp, #28
 366 0190 4046     		mov	r0, r8
 367 0192 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL14:
 442:Core/Src/main.c **** 
 443:Core/Src/main.c **** }
 369              		.loc 1 443 1 is_stmt 0 view .LVU136
 370 0196 0DB0     		add	sp, sp, #52
 371              	.LCFI2:
 372              		.cfi_def_cfa_offset 36
 373              		@ sp needed
 374 0198 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 375              	.L4:
 376              		.align	2
 377              	.L3:
 378 019c 00380240 		.word	1073887232
 379 01a0 00000240 		.word	1073872896
 380 01a4 00001210 		.word	269615104
 381 01a8 00100240 		.word	1073876992
 382 01ac 00080240 		.word	1073874944
 383 01b0 000C0240 		.word	1073875968
 384              		.cfi_endproc
 385              	.LFE136:
 387              		.section	.text.Error_Handler,"ax",%progbits
 388              		.align	1
 389              		.global	Error_Handler
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	Error_Handler:
 396              	.LFB137:
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /* USER CODE END 4 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c **** /**
 450:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 451:Core/Src/main.c ****   * @retval None
 452:Core/Src/main.c ****   */
 453:Core/Src/main.c **** void Error_Handler(void)
 454:Core/Src/main.c **** {
 397              		.loc 1 454 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ Volatile: function does not return.
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 455:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 456:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 16


 457:Core/Src/main.c ****   __disable_irq();
 403              		.loc 1 457 3 view .LVU138
 404              	.LBB10:
 405              	.LBI10:
 406              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 17


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 18


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 407              		.loc 2 140 27 view .LVU139
 408              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 409              		.loc 2 142 3 view .LVU140
 410              		.syntax unified
 411              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 412 0000 72B6     		cpsid i
 413              	@ 0 "" 2
 414              		.thumb
 415              		.syntax unified
 416              	.L6:
 417              	.LBE11:
 418              	.LBE10:
 458:Core/Src/main.c ****   while (1)
 419              		.loc 1 458 3 discriminator 1 view .LVU141
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****   }
 420              		.loc 1 460 3 discriminator 1 view .LVU142
 458:Core/Src/main.c ****   while (1)
 421              		.loc 1 458 9 discriminator 1 view .LVU143
 422 0002 FEE7     		b	.L6
 423              		.cfi_endproc
 424              	.LFE137:
 426              		.section	.text.MX_I2C1_Init,"ax",%progbits
 427              		.align	1
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 19


 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	MX_I2C1_Init:
 434              	.LFB132:
 188:Core/Src/main.c **** 
 435              		.loc 1 188 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 08B5     		push	{r3, lr}
 440              	.LCFI3:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 197:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 444              		.loc 1 197 3 view .LVU145
 197:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 445              		.loc 1 197 18 is_stmt 0 view .LVU146
 446 0002 0A48     		ldr	r0, .L11
 447 0004 0A4B     		ldr	r3, .L11+4
 448 0006 0360     		str	r3, [r0]
 198:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 449              		.loc 1 198 3 is_stmt 1 view .LVU147
 198:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 450              		.loc 1 198 25 is_stmt 0 view .LVU148
 451 0008 0A4B     		ldr	r3, .L11+8
 452 000a 4360     		str	r3, [r0, #4]
 199:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 453              		.loc 1 199 3 is_stmt 1 view .LVU149
 199:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 454              		.loc 1 199 24 is_stmt 0 view .LVU150
 455 000c 0023     		movs	r3, #0
 456 000e 8360     		str	r3, [r0, #8]
 200:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 457              		.loc 1 200 3 is_stmt 1 view .LVU151
 200:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 458              		.loc 1 200 26 is_stmt 0 view .LVU152
 459 0010 C360     		str	r3, [r0, #12]
 201:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 460              		.loc 1 201 3 is_stmt 1 view .LVU153
 201:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 461              		.loc 1 201 29 is_stmt 0 view .LVU154
 462 0012 4FF48042 		mov	r2, #16384
 463 0016 0261     		str	r2, [r0, #16]
 202:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 464              		.loc 1 202 3 is_stmt 1 view .LVU155
 202:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 465              		.loc 1 202 30 is_stmt 0 view .LVU156
 466 0018 4361     		str	r3, [r0, #20]
 203:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 467              		.loc 1 203 3 is_stmt 1 view .LVU157
 203:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 468              		.loc 1 203 26 is_stmt 0 view .LVU158
 469 001a 8361     		str	r3, [r0, #24]
 204:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 20


 470              		.loc 1 204 3 is_stmt 1 view .LVU159
 204:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 471              		.loc 1 204 30 is_stmt 0 view .LVU160
 472 001c C361     		str	r3, [r0, #28]
 205:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 473              		.loc 1 205 3 is_stmt 1 view .LVU161
 205:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 474              		.loc 1 205 28 is_stmt 0 view .LVU162
 475 001e 0362     		str	r3, [r0, #32]
 206:Core/Src/main.c ****   {
 476              		.loc 1 206 3 is_stmt 1 view .LVU163
 206:Core/Src/main.c ****   {
 477              		.loc 1 206 7 is_stmt 0 view .LVU164
 478 0020 FFF7FEFF 		bl	HAL_I2C_Init
 479              	.LVL15:
 206:Core/Src/main.c ****   {
 480              		.loc 1 206 6 view .LVU165
 481 0024 00B9     		cbnz	r0, .L10
 214:Core/Src/main.c **** 
 482              		.loc 1 214 1 view .LVU166
 483 0026 08BD     		pop	{r3, pc}
 484              	.L10:
 208:Core/Src/main.c ****   }
 485              		.loc 1 208 5 is_stmt 1 view .LVU167
 486 0028 FFF7FEFF 		bl	Error_Handler
 487              	.LVL16:
 488              	.L12:
 489              		.align	2
 490              	.L11:
 491 002c 00000000 		.word	.LANCHOR0
 492 0030 00540040 		.word	1073763328
 493 0034 A0860100 		.word	100000
 494              		.cfi_endproc
 495              	.LFE132:
 497              		.section	.text.MX_I2S3_Init,"ax",%progbits
 498              		.align	1
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu fpv4-sp-d16
 504              	MX_I2S3_Init:
 505              	.LFB133:
 222:Core/Src/main.c **** 
 506              		.loc 1 222 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0000 08B5     		push	{r3, lr}
 511              	.LCFI4:
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 3, -8
 514              		.cfi_offset 14, -4
 231:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 515              		.loc 1 231 3 view .LVU169
 231:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 516              		.loc 1 231 18 is_stmt 0 view .LVU170
 517 0002 0A48     		ldr	r0, .L17
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 21


 518 0004 0A4B     		ldr	r3, .L17+4
 519 0006 0360     		str	r3, [r0]
 232:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 520              		.loc 1 232 3 is_stmt 1 view .LVU171
 232:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 521              		.loc 1 232 19 is_stmt 0 view .LVU172
 522 0008 4FF40072 		mov	r2, #512
 523 000c 4260     		str	r2, [r0, #4]
 233:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 524              		.loc 1 233 3 is_stmt 1 view .LVU173
 233:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 525              		.loc 1 233 23 is_stmt 0 view .LVU174
 526 000e 0023     		movs	r3, #0
 527 0010 8360     		str	r3, [r0, #8]
 234:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 528              		.loc 1 234 3 is_stmt 1 view .LVU175
 234:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 529              		.loc 1 234 25 is_stmt 0 view .LVU176
 530 0012 C360     		str	r3, [r0, #12]
 235:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 531              		.loc 1 235 3 is_stmt 1 view .LVU177
 235:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 532              		.loc 1 235 25 is_stmt 0 view .LVU178
 533 0014 0261     		str	r2, [r0, #16]
 236:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 534              		.loc 1 236 3 is_stmt 1 view .LVU179
 236:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 535              		.loc 1 236 24 is_stmt 0 view .LVU180
 536 0016 074A     		ldr	r2, .L17+8
 537 0018 4261     		str	r2, [r0, #20]
 237:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 538              		.loc 1 237 3 is_stmt 1 view .LVU181
 237:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 539              		.loc 1 237 19 is_stmt 0 view .LVU182
 540 001a 8361     		str	r3, [r0, #24]
 238:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 541              		.loc 1 238 3 is_stmt 1 view .LVU183
 238:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 542              		.loc 1 238 26 is_stmt 0 view .LVU184
 543 001c C361     		str	r3, [r0, #28]
 239:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 544              		.loc 1 239 3 is_stmt 1 view .LVU185
 239:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 545              		.loc 1 239 29 is_stmt 0 view .LVU186
 546 001e 0362     		str	r3, [r0, #32]
 240:Core/Src/main.c ****   {
 547              		.loc 1 240 3 is_stmt 1 view .LVU187
 240:Core/Src/main.c ****   {
 548              		.loc 1 240 7 is_stmt 0 view .LVU188
 549 0020 FFF7FEFF 		bl	HAL_I2S_Init
 550              	.LVL17:
 240:Core/Src/main.c ****   {
 551              		.loc 1 240 6 view .LVU189
 552 0024 00B9     		cbnz	r0, .L16
 248:Core/Src/main.c **** 
 553              		.loc 1 248 1 view .LVU190
 554 0026 08BD     		pop	{r3, pc}
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 22


 555              	.L16:
 242:Core/Src/main.c ****   }
 556              		.loc 1 242 5 is_stmt 1 view .LVU191
 557 0028 FFF7FEFF 		bl	Error_Handler
 558              	.LVL18:
 559              	.L18:
 560              		.align	2
 561              	.L17:
 562 002c 00000000 		.word	.LANCHOR1
 563 0030 003C0040 		.word	1073757184
 564 0034 00770100 		.word	96000
 565              		.cfi_endproc
 566              	.LFE133:
 568              		.section	.text.MX_SPI1_Init,"ax",%progbits
 569              		.align	1
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv4-sp-d16
 575              	MX_SPI1_Init:
 576              	.LFB134:
 256:Core/Src/main.c **** 
 577              		.loc 1 256 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 08B5     		push	{r3, lr}
 582              	.LCFI5:
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 3, -8
 585              		.cfi_offset 14, -4
 266:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 586              		.loc 1 266 3 view .LVU193
 266:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 587              		.loc 1 266 18 is_stmt 0 view .LVU194
 588 0002 0D48     		ldr	r0, .L23
 589 0004 0D4B     		ldr	r3, .L23+4
 590 0006 0360     		str	r3, [r0]
 267:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 591              		.loc 1 267 3 is_stmt 1 view .LVU195
 267:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 592              		.loc 1 267 19 is_stmt 0 view .LVU196
 593 0008 4FF48273 		mov	r3, #260
 594 000c 4360     		str	r3, [r0, #4]
 268:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 595              		.loc 1 268 3 is_stmt 1 view .LVU197
 268:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 596              		.loc 1 268 24 is_stmt 0 view .LVU198
 597 000e 0023     		movs	r3, #0
 598 0010 8360     		str	r3, [r0, #8]
 269:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 599              		.loc 1 269 3 is_stmt 1 view .LVU199
 269:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 600              		.loc 1 269 23 is_stmt 0 view .LVU200
 601 0012 C360     		str	r3, [r0, #12]
 270:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 602              		.loc 1 270 3 is_stmt 1 view .LVU201
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 23


 270:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 603              		.loc 1 270 26 is_stmt 0 view .LVU202
 604 0014 0361     		str	r3, [r0, #16]
 271:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 605              		.loc 1 271 3 is_stmt 1 view .LVU203
 271:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 606              		.loc 1 271 23 is_stmt 0 view .LVU204
 607 0016 4361     		str	r3, [r0, #20]
 272:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 608              		.loc 1 272 3 is_stmt 1 view .LVU205
 272:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 609              		.loc 1 272 18 is_stmt 0 view .LVU206
 610 0018 4FF40072 		mov	r2, #512
 611 001c 8261     		str	r2, [r0, #24]
 273:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 612              		.loc 1 273 3 is_stmt 1 view .LVU207
 273:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 613              		.loc 1 273 32 is_stmt 0 view .LVU208
 614 001e C361     		str	r3, [r0, #28]
 274:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 615              		.loc 1 274 3 is_stmt 1 view .LVU209
 274:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 616              		.loc 1 274 23 is_stmt 0 view .LVU210
 617 0020 0362     		str	r3, [r0, #32]
 275:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 618              		.loc 1 275 3 is_stmt 1 view .LVU211
 275:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 619              		.loc 1 275 21 is_stmt 0 view .LVU212
 620 0022 4362     		str	r3, [r0, #36]
 276:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 621              		.loc 1 276 3 is_stmt 1 view .LVU213
 276:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 622              		.loc 1 276 29 is_stmt 0 view .LVU214
 623 0024 8362     		str	r3, [r0, #40]
 277:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 624              		.loc 1 277 3 is_stmt 1 view .LVU215
 277:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 625              		.loc 1 277 28 is_stmt 0 view .LVU216
 626 0026 0A23     		movs	r3, #10
 627 0028 C362     		str	r3, [r0, #44]
 278:Core/Src/main.c ****   {
 628              		.loc 1 278 3 is_stmt 1 view .LVU217
 278:Core/Src/main.c ****   {
 629              		.loc 1 278 7 is_stmt 0 view .LVU218
 630 002a FFF7FEFF 		bl	HAL_SPI_Init
 631              	.LVL19:
 278:Core/Src/main.c ****   {
 632              		.loc 1 278 6 view .LVU219
 633 002e 00B9     		cbnz	r0, .L22
 286:Core/Src/main.c **** 
 634              		.loc 1 286 1 view .LVU220
 635 0030 08BD     		pop	{r3, pc}
 636              	.L22:
 280:Core/Src/main.c ****   }
 637              		.loc 1 280 5 is_stmt 1 view .LVU221
 638 0032 FFF7FEFF 		bl	Error_Handler
 639              	.LVL20:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 24


 640              	.L24:
 641 0036 00BF     		.align	2
 642              	.L23:
 643 0038 00000000 		.word	.LANCHOR2
 644 003c 00300140 		.word	1073819648
 645              		.cfi_endproc
 646              	.LFE134:
 648              		.section	.text.MX_TIM2_Init,"ax",%progbits
 649              		.align	1
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 653              		.fpu fpv4-sp-d16
 655              	MX_TIM2_Init:
 656              	.LFB135:
 294:Core/Src/main.c **** 
 657              		.loc 1 294 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 24
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661 0000 00B5     		push	{lr}
 662              	.LCFI6:
 663              		.cfi_def_cfa_offset 4
 664              		.cfi_offset 14, -4
 665 0002 87B0     		sub	sp, sp, #28
 666              	.LCFI7:
 667              		.cfi_def_cfa_offset 32
 300:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 668              		.loc 1 300 3 view .LVU223
 300:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 669              		.loc 1 300 26 is_stmt 0 view .LVU224
 670 0004 0023     		movs	r3, #0
 671 0006 0293     		str	r3, [sp, #8]
 672 0008 0393     		str	r3, [sp, #12]
 673 000a 0493     		str	r3, [sp, #16]
 674 000c 0593     		str	r3, [sp, #20]
 301:Core/Src/main.c **** 
 675              		.loc 1 301 3 is_stmt 1 view .LVU225
 301:Core/Src/main.c **** 
 676              		.loc 1 301 27 is_stmt 0 view .LVU226
 677 000e 0093     		str	r3, [sp]
 678 0010 0193     		str	r3, [sp, #4]
 306:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 679              		.loc 1 306 3 is_stmt 1 view .LVU227
 306:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 680              		.loc 1 306 18 is_stmt 0 view .LVU228
 681 0012 1648     		ldr	r0, .L35
 682 0014 4FF08042 		mov	r2, #1073741824
 683 0018 0260     		str	r2, [r0]
 307:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 684              		.loc 1 307 3 is_stmt 1 view .LVU229
 307:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 685              		.loc 1 307 24 is_stmt 0 view .LVU230
 686 001a 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   htim2.Init.Period = 335999999;
 687              		.loc 1 308 3 is_stmt 1 view .LVU231
 308:Core/Src/main.c ****   htim2.Init.Period = 335999999;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 25


 688              		.loc 1 308 26 is_stmt 0 view .LVU232
 689 001c 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 690              		.loc 1 309 3 is_stmt 1 view .LVU233
 309:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 691              		.loc 1 309 21 is_stmt 0 view .LVU234
 692 001e 144A     		ldr	r2, .L35+4
 693 0020 C260     		str	r2, [r0, #12]
 310:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 694              		.loc 1 310 3 is_stmt 1 view .LVU235
 310:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 695              		.loc 1 310 28 is_stmt 0 view .LVU236
 696 0022 0361     		str	r3, [r0, #16]
 311:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 697              		.loc 1 311 3 is_stmt 1 view .LVU237
 311:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 698              		.loc 1 311 32 is_stmt 0 view .LVU238
 699 0024 8361     		str	r3, [r0, #24]
 312:Core/Src/main.c ****   {
 700              		.loc 1 312 3 is_stmt 1 view .LVU239
 312:Core/Src/main.c ****   {
 701              		.loc 1 312 7 is_stmt 0 view .LVU240
 702 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 703              	.LVL21:
 312:Core/Src/main.c ****   {
 704              		.loc 1 312 6 view .LVU241
 705 002a B8B9     		cbnz	r0, .L31
 316:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 706              		.loc 1 316 3 is_stmt 1 view .LVU242
 316:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 707              		.loc 1 316 34 is_stmt 0 view .LVU243
 708 002c 4FF48053 		mov	r3, #4096
 709 0030 0293     		str	r3, [sp, #8]
 317:Core/Src/main.c ****   {
 710              		.loc 1 317 3 is_stmt 1 view .LVU244
 317:Core/Src/main.c ****   {
 711              		.loc 1 317 7 is_stmt 0 view .LVU245
 712 0032 02A9     		add	r1, sp, #8
 713 0034 0D48     		ldr	r0, .L35
 714 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 715              	.LVL22:
 317:Core/Src/main.c ****   {
 716              		.loc 1 317 6 view .LVU246
 717 003a 88B9     		cbnz	r0, .L32
 321:Core/Src/main.c ****   {
 718              		.loc 1 321 3 is_stmt 1 view .LVU247
 321:Core/Src/main.c ****   {
 719              		.loc 1 321 7 is_stmt 0 view .LVU248
 720 003c 0821     		movs	r1, #8
 721 003e 0B48     		ldr	r0, .L35
 722 0040 FFF7FEFF 		bl	HAL_TIM_OnePulse_Init
 723              	.LVL23:
 321:Core/Src/main.c ****   {
 724              		.loc 1 321 6 view .LVU249
 725 0044 70B9     		cbnz	r0, .L33
 325:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 726              		.loc 1 325 3 is_stmt 1 view .LVU250
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 26


 325:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 727              		.loc 1 325 37 is_stmt 0 view .LVU251
 728 0046 0023     		movs	r3, #0
 729 0048 0093     		str	r3, [sp]
 326:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 730              		.loc 1 326 3 is_stmt 1 view .LVU252
 326:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 731              		.loc 1 326 33 is_stmt 0 view .LVU253
 732 004a 0193     		str	r3, [sp, #4]
 327:Core/Src/main.c ****   {
 733              		.loc 1 327 3 is_stmt 1 view .LVU254
 327:Core/Src/main.c ****   {
 734              		.loc 1 327 7 is_stmt 0 view .LVU255
 735 004c 6946     		mov	r1, sp
 736 004e 0748     		ldr	r0, .L35
 737 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 738              	.LVL24:
 327:Core/Src/main.c ****   {
 739              		.loc 1 327 6 view .LVU256
 740 0054 40B9     		cbnz	r0, .L34
 335:Core/Src/main.c **** 
 741              		.loc 1 335 1 view .LVU257
 742 0056 07B0     		add	sp, sp, #28
 743              	.LCFI8:
 744              		.cfi_remember_state
 745              		.cfi_def_cfa_offset 4
 746              		@ sp needed
 747 0058 5DF804FB 		ldr	pc, [sp], #4
 748              	.L31:
 749              	.LCFI9:
 750              		.cfi_restore_state
 314:Core/Src/main.c ****   }
 751              		.loc 1 314 5 is_stmt 1 view .LVU258
 752 005c FFF7FEFF 		bl	Error_Handler
 753              	.LVL25:
 754              	.L32:
 319:Core/Src/main.c ****   }
 755              		.loc 1 319 5 view .LVU259
 756 0060 FFF7FEFF 		bl	Error_Handler
 757              	.LVL26:
 758              	.L33:
 323:Core/Src/main.c ****   }
 759              		.loc 1 323 5 view .LVU260
 760 0064 FFF7FEFF 		bl	Error_Handler
 761              	.LVL27:
 762              	.L34:
 329:Core/Src/main.c ****   }
 763              		.loc 1 329 5 view .LVU261
 764 0068 FFF7FEFF 		bl	Error_Handler
 765              	.LVL28:
 766              	.L36:
 767              		.align	2
 768              	.L35:
 769 006c 00000000 		.word	.LANCHOR3
 770 0070 FFF30614 		.word	335999999
 771              		.cfi_endproc
 772              	.LFE135:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 27


 774              		.section	.text.SystemClock_Config,"ax",%progbits
 775              		.align	1
 776              		.global	SystemClock_Config
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	SystemClock_Config:
 783              	.LFB131:
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 784              		.loc 1 136 1 view -0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 96
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788 0000 00B5     		push	{lr}
 789              	.LCFI10:
 790              		.cfi_def_cfa_offset 4
 791              		.cfi_offset 14, -4
 792 0002 99B0     		sub	sp, sp, #100
 793              	.LCFI11:
 794              		.cfi_def_cfa_offset 104
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 795              		.loc 1 137 3 view .LVU263
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 796              		.loc 1 137 22 is_stmt 0 view .LVU264
 797 0004 3022     		movs	r2, #48
 798 0006 0021     		movs	r1, #0
 799 0008 0DEB0200 		add	r0, sp, r2
 800 000c FFF7FEFF 		bl	memset
 801              	.LVL29:
 138:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 802              		.loc 1 138 3 is_stmt 1 view .LVU265
 138:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 803              		.loc 1 138 22 is_stmt 0 view .LVU266
 804 0010 0023     		movs	r3, #0
 805 0012 0793     		str	r3, [sp, #28]
 806 0014 0893     		str	r3, [sp, #32]
 807 0016 0993     		str	r3, [sp, #36]
 808 0018 0A93     		str	r3, [sp, #40]
 809 001a 0B93     		str	r3, [sp, #44]
 139:Core/Src/main.c **** 
 810              		.loc 1 139 3 is_stmt 1 view .LVU267
 139:Core/Src/main.c **** 
 811              		.loc 1 139 28 is_stmt 0 view .LVU268
 812 001c 0393     		str	r3, [sp, #12]
 813 001e 0493     		str	r3, [sp, #16]
 814 0020 0593     		str	r3, [sp, #20]
 815 0022 0693     		str	r3, [sp, #24]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 816              		.loc 1 143 3 is_stmt 1 view .LVU269
 817              	.LBB12:
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 818              		.loc 1 143 3 view .LVU270
 819 0024 0193     		str	r3, [sp, #4]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 820              		.loc 1 143 3 view .LVU271
 821 0026 274A     		ldr	r2, .L45
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 28


 822 0028 116C     		ldr	r1, [r2, #64]
 823 002a 41F08051 		orr	r1, r1, #268435456
 824 002e 1164     		str	r1, [r2, #64]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 825              		.loc 1 143 3 view .LVU272
 826 0030 126C     		ldr	r2, [r2, #64]
 827 0032 02F08052 		and	r2, r2, #268435456
 828 0036 0192     		str	r2, [sp, #4]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 829              		.loc 1 143 3 view .LVU273
 830 0038 019A     		ldr	r2, [sp, #4]
 831              	.LBE12:
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 832              		.loc 1 143 3 view .LVU274
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 833              		.loc 1 144 3 view .LVU275
 834              	.LBB13:
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 835              		.loc 1 144 3 view .LVU276
 836 003a 0293     		str	r3, [sp, #8]
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 837              		.loc 1 144 3 view .LVU277
 838 003c 224B     		ldr	r3, .L45+4
 839 003e 1A68     		ldr	r2, [r3]
 840 0040 42F48042 		orr	r2, r2, #16384
 841 0044 1A60     		str	r2, [r3]
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 842              		.loc 1 144 3 view .LVU278
 843 0046 1B68     		ldr	r3, [r3]
 844 0048 03F48043 		and	r3, r3, #16384
 845 004c 0293     		str	r3, [sp, #8]
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 846              		.loc 1 144 3 view .LVU279
 847 004e 029B     		ldr	r3, [sp, #8]
 848              	.LBE13:
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 849              		.loc 1 144 3 view .LVU280
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 850              		.loc 1 148 3 view .LVU281
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 851              		.loc 1 148 36 is_stmt 0 view .LVU282
 852 0050 0123     		movs	r3, #1
 853 0052 0C93     		str	r3, [sp, #48]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 854              		.loc 1 149 3 is_stmt 1 view .LVU283
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 855              		.loc 1 149 30 is_stmt 0 view .LVU284
 856 0054 4FF48033 		mov	r3, #65536
 857 0058 0D93     		str	r3, [sp, #52]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 858              		.loc 1 150 3 is_stmt 1 view .LVU285
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 859              		.loc 1 150 34 is_stmt 0 view .LVU286
 860 005a 0223     		movs	r3, #2
 861 005c 1293     		str	r3, [sp, #72]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 862              		.loc 1 151 3 is_stmt 1 view .LVU287
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 29


 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 863              		.loc 1 151 35 is_stmt 0 view .LVU288
 864 005e 4FF48002 		mov	r2, #4194304
 865 0062 1392     		str	r2, [sp, #76]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 866              		.loc 1 152 3 is_stmt 1 view .LVU289
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 867              		.loc 1 152 30 is_stmt 0 view .LVU290
 868 0064 0822     		movs	r2, #8
 869 0066 1492     		str	r2, [sp, #80]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 870              		.loc 1 153 3 is_stmt 1 view .LVU291
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 871              		.loc 1 153 30 is_stmt 0 view .LVU292
 872 0068 4FF4A872 		mov	r2, #336
 873 006c 1592     		str	r2, [sp, #84]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 874              		.loc 1 154 3 is_stmt 1 view .LVU293
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 875              		.loc 1 154 30 is_stmt 0 view .LVU294
 876 006e 1693     		str	r3, [sp, #88]
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 877              		.loc 1 155 3 is_stmt 1 view .LVU295
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 878              		.loc 1 155 30 is_stmt 0 view .LVU296
 879 0070 0723     		movs	r3, #7
 880 0072 1793     		str	r3, [sp, #92]
 156:Core/Src/main.c ****   {
 881              		.loc 1 156 3 is_stmt 1 view .LVU297
 156:Core/Src/main.c ****   {
 882              		.loc 1 156 7 is_stmt 0 view .LVU298
 883 0074 0CA8     		add	r0, sp, #48
 884 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 885              	.LVL30:
 156:Core/Src/main.c ****   {
 886              		.loc 1 156 6 view .LVU299
 887 007a E8B9     		cbnz	r0, .L42
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 888              		.loc 1 162 3 is_stmt 1 view .LVU300
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 889              		.loc 1 162 31 is_stmt 0 view .LVU301
 890 007c 0F23     		movs	r3, #15
 891 007e 0793     		str	r3, [sp, #28]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 892              		.loc 1 164 3 is_stmt 1 view .LVU302
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 893              		.loc 1 164 34 is_stmt 0 view .LVU303
 894 0080 0223     		movs	r3, #2
 895 0082 0893     		str	r3, [sp, #32]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 896              		.loc 1 165 3 is_stmt 1 view .LVU304
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 897              		.loc 1 165 35 is_stmt 0 view .LVU305
 898 0084 0023     		movs	r3, #0
 899 0086 0993     		str	r3, [sp, #36]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 900              		.loc 1 166 3 is_stmt 1 view .LVU306
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 30


 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 901              		.loc 1 166 36 is_stmt 0 view .LVU307
 902 0088 4FF4A053 		mov	r3, #5120
 903 008c 0A93     		str	r3, [sp, #40]
 167:Core/Src/main.c **** 
 904              		.loc 1 167 3 is_stmt 1 view .LVU308
 167:Core/Src/main.c **** 
 905              		.loc 1 167 36 is_stmt 0 view .LVU309
 906 008e 4FF48053 		mov	r3, #4096
 907 0092 0B93     		str	r3, [sp, #44]
 169:Core/Src/main.c ****   {
 908              		.loc 1 169 3 is_stmt 1 view .LVU310
 169:Core/Src/main.c ****   {
 909              		.loc 1 169 7 is_stmt 0 view .LVU311
 910 0094 0521     		movs	r1, #5
 911 0096 07A8     		add	r0, sp, #28
 912 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 913              	.LVL31:
 169:Core/Src/main.c ****   {
 914              		.loc 1 169 6 view .LVU312
 915 009c 70B9     		cbnz	r0, .L43
 173:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 916              		.loc 1 173 3 is_stmt 1 view .LVU313
 173:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 917              		.loc 1 173 44 is_stmt 0 view .LVU314
 918 009e 0123     		movs	r3, #1
 919 00a0 0393     		str	r3, [sp, #12]
 174:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 920              		.loc 1 174 3 is_stmt 1 view .LVU315
 174:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 921              		.loc 1 174 38 is_stmt 0 view .LVU316
 922 00a2 C023     		movs	r3, #192
 923 00a4 0493     		str	r3, [sp, #16]
 175:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 924              		.loc 1 175 3 is_stmt 1 view .LVU317
 175:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 925              		.loc 1 175 38 is_stmt 0 view .LVU318
 926 00a6 0223     		movs	r3, #2
 927 00a8 0593     		str	r3, [sp, #20]
 176:Core/Src/main.c ****   {
 928              		.loc 1 176 3 is_stmt 1 view .LVU319
 176:Core/Src/main.c ****   {
 929              		.loc 1 176 7 is_stmt 0 view .LVU320
 930 00aa 03A8     		add	r0, sp, #12
 931 00ac FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 932              	.LVL32:
 176:Core/Src/main.c ****   {
 933              		.loc 1 176 6 view .LVU321
 934 00b0 30B9     		cbnz	r0, .L44
 180:Core/Src/main.c **** 
 935              		.loc 1 180 1 view .LVU322
 936 00b2 19B0     		add	sp, sp, #100
 937              	.LCFI12:
 938              		.cfi_remember_state
 939              		.cfi_def_cfa_offset 4
 940              		@ sp needed
 941 00b4 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 31


 942              	.L42:
 943              	.LCFI13:
 944              		.cfi_restore_state
 158:Core/Src/main.c ****   }
 945              		.loc 1 158 5 is_stmt 1 view .LVU323
 946 00b8 FFF7FEFF 		bl	Error_Handler
 947              	.LVL33:
 948              	.L43:
 171:Core/Src/main.c ****   }
 949              		.loc 1 171 5 view .LVU324
 950 00bc FFF7FEFF 		bl	Error_Handler
 951              	.LVL34:
 952              	.L44:
 178:Core/Src/main.c ****   }
 953              		.loc 1 178 5 view .LVU325
 954 00c0 FFF7FEFF 		bl	Error_Handler
 955              	.LVL35:
 956              	.L46:
 957              		.align	2
 958              	.L45:
 959 00c4 00380240 		.word	1073887232
 960 00c8 00700040 		.word	1073770496
 961              		.cfi_endproc
 962              	.LFE131:
 964              		.section	.text.main,"ax",%progbits
 965              		.align	1
 966              		.global	main
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 970              		.fpu fpv4-sp-d16
 972              	main:
 973              	.LFB130:
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 974              		.loc 1 79 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978 0000 08B5     		push	{r3, lr}
 979              	.LCFI14:
 980              		.cfi_def_cfa_offset 8
 981              		.cfi_offset 3, -8
 982              		.cfi_offset 14, -4
  87:Core/Src/main.c **** 
 983              		.loc 1 87 3 view .LVU327
 984 0002 FFF7FEFF 		bl	HAL_Init
 985              	.LVL36:
  94:Core/Src/main.c **** 
 986              		.loc 1 94 3 view .LVU328
 987 0006 FFF7FEFF 		bl	SystemClock_Config
 988              	.LVL37:
 101:Core/Src/main.c ****   MX_I2C1_Init();
 989              		.loc 1 101 3 view .LVU329
 990 000a FFF7FEFF 		bl	MX_GPIO_Init
 991              	.LVL38:
 102:Core/Src/main.c ****   MX_I2S3_Init();
 992              		.loc 1 102 3 view .LVU330
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 32


 993 000e FFF7FEFF 		bl	MX_I2C1_Init
 994              	.LVL39:
 103:Core/Src/main.c ****   MX_SPI1_Init();
 995              		.loc 1 103 3 view .LVU331
 996 0012 FFF7FEFF 		bl	MX_I2S3_Init
 997              	.LVL40:
 104:Core/Src/main.c ****   MX_TIM2_Init();
 998              		.loc 1 104 3 view .LVU332
 999 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1000              	.LVL41:
 105:Core/Src/main.c ****   MX_USB_HOST_Init();
 1001              		.loc 1 105 3 view .LVU333
 1002 001a FFF7FEFF 		bl	MX_TIM2_Init
 1003              	.LVL42:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1004              		.loc 1 106 3 view .LVU334
 1005 001e FFF7FEFF 		bl	MX_USB_HOST_Init
 1006              	.LVL43:
 113:Core/Src/main.c ****   while (1)
 1007              		.loc 1 113 5 view .LVU335
 1008              	.L48:
 114:Core/Src/main.c ****   {
 1009              		.loc 1 114 3 view .LVU336
 117:Core/Src/main.c ****       if (~released && ~HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) {
 1010              		.loc 1 117 5 view .LVU337
 1011 0022 FFF7FEFF 		bl	MX_USB_HOST_Process
 1012              	.LVL44:
 118:Core/Src/main.c ****           HAL_TIM_Base_Start(&htim2);
 1013              		.loc 1 118 7 view .LVU338
 118:Core/Src/main.c ****           HAL_TIM_Base_Start(&htim2);
 1014              		.loc 1 118 25 is_stmt 0 view .LVU339
 1015 0026 0421     		movs	r1, #4
 1016 0028 0348     		ldr	r0, .L50
 1017 002a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1018              	.LVL45:
 119:Core/Src/main.c ****       } else if (released && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) {
 1019              		.loc 1 119 11 is_stmt 1 view .LVU340
 1020 002e 0348     		ldr	r0, .L50+4
 1021 0030 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1022              	.LVL46:
 1023 0034 F5E7     		b	.L48
 1024              	.L51:
 1025 0036 00BF     		.align	2
 1026              	.L50:
 1027 0038 00000240 		.word	1073872896
 1028 003c 00000000 		.word	.LANCHOR3
 1029              		.cfi_endproc
 1030              	.LFE130:
 1032              		.global	htim2
 1033              		.global	hspi1
 1034              		.global	hi2s3
 1035              		.global	hi2c1
 1036              		.section	.bss.hi2c1,"aw",%nobits
 1037              		.align	2
 1038              		.set	.LANCHOR0,. + 0
 1041              	hi2c1:
 1042 0000 00000000 		.space	84
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 33


 1042      00000000 
 1042      00000000 
 1042      00000000 
 1042      00000000 
 1043              		.section	.bss.hi2s3,"aw",%nobits
 1044              		.align	2
 1045              		.set	.LANCHOR1,. + 0
 1048              	hi2s3:
 1049 0000 00000000 		.space	72
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1050              		.section	.bss.hspi1,"aw",%nobits
 1051              		.align	2
 1052              		.set	.LANCHOR2,. + 0
 1055              	hspi1:
 1056 0000 00000000 		.space	88
 1056      00000000 
 1056      00000000 
 1056      00000000 
 1056      00000000 
 1057              		.section	.bss.htim2,"aw",%nobits
 1058              		.align	2
 1059              		.set	.LANCHOR3,. + 0
 1062              	htim2:
 1063 0000 00000000 		.space	72
 1063      00000000 
 1063      00000000 
 1063      00000000 
 1063      00000000 
 1064              		.text
 1065              	.Letext0:
 1066              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1067              		.file 4 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1068              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1069              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1070              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1071              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1072              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1073              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1074              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1075              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1076              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1077              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1078              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1079              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1080              		.file 17 "USB_HOST/App/usb_host.h"
 1081              		.file 18 "<built-in>"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:378    .text.MX_GPIO_Init:000000000000019c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:388    .text.Error_Handler:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:395    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:427    .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:433    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:491    .text.MX_I2C1_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:498    .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:504    .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:562    .text.MX_I2S3_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:569    .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:575    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:643    .text.MX_SPI1_Init:0000000000000038 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:649    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:655    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:769    .text.MX_TIM2_Init:000000000000006c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:775    .text.SystemClock_Config:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:782    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:959    .text.SystemClock_Config:00000000000000c4 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:965    .text.main:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:972    .text.main:0000000000000000 main
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1027   .text.main:0000000000000038 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1062   .bss.htim2:0000000000000000 htim2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1055   .bss.hspi1:0000000000000000 hspi1
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1048   .bss.hi2s3:0000000000000000 hi2s3
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1041   .bss.hi2c1:0000000000000000 hi2c1
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1037   .bss.hi2c1:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1044   .bss.hi2s3:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1051   .bss.hspi1:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccq7ziAk.s:1058   .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2S_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OnePulse_Init
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_HOST_Init
MX_USB_HOST_Process
HAL_GPIO_ReadPin
HAL_TIM_Base_Start
