-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Dec 10 12:59:06 2025
-- Host        : DESKTOP-C1SDC61 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Asa3412/HDL/wolfenstein_on_fpga/vivado_proj_dir/vivado_proj_dir.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl
-- Design      : blk_mem_gen_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"133199BB99BB999BB99BBB99AAA88AA888AA899BB998AA899320103231023211",
      INITP_01 => X"A8AA8A88A00200200200200228AA88AA8AA88AA88AA822002200333113311331",
      INITP_02 => X"022002222AAAAAAA888A2002200220208A8AA8A8A8A8A02020202020228A8AA8",
      INITP_03 => X"020626200AEECEECEEC602020022028AA8AAAA8A22220022000A888AA8A8A020",
      INITP_04 => X"75757557755DDDFFDFDDFF7575775755FDDFFDDDFF53331113313DDFF9DBFFD6",
      INITP_05 => X"757FDFDFDFDDFDFDF575757757575DFDFFDFFDDFF557775555777FFDDDDFFDDF",
      INITP_06 => X"ECCEECCEEECDFFDDF7577557755775575577DFFDDFDDFFDFFDFF575575575775",
      INITP_07 => X"67655667456774467755666446775577755777546644466446664466CCCEECCE",
      INITP_08 => X"9BB999B311331113311333112220022000220113311022011320103231023210",
      INITP_09 => X"20220200200A88A88A88A88AA8A200220220022002202288AA88BBB99BB99BB9",
      INITP_0A => X"8AA88AAAAA2222220002208AA88AA8A88A022020202020A8A8A8A8A8AA8A0220",
      INITP_0B => X"8A8EAEA88A66466466460A8A88AA8A82202222022AAA88AA888A000220202028",
      INITP_0C => X"75FDFDDFFDDD55775755777DFDFFDFDDF55775557753BB999BB9BD5771537750",
      INITP_0D => X"FDFFD7575755757575FDFDFFDFDFDDF577577557755FFFDDDDFFFF7555577557",
      INITP_0E => X"6446644666457755775FFDDFFDDFFDDFDDFFDF7557557757757757DDFDDFDFFD",
      INITP_0F => X"67655667456774CEFFDDEEECCEFFDDFFFDDFFFDCEECCCEECCEEECCEECCC66446",
      INIT_00 => X"000105A2000186930001084B00008A5E00000D29000014BE0000A87C00003FFF",
      INIT_01 => X"E003026B000282CE00020341000283C700028366000204230001840C0001052D",
      INIT_02 => X"E0040185E00481AEE00481DCE004020EE0038245E0030282E00382C7E0038214",
      INIT_03 => X"C0068199C00601AFC00581C8C00501E2C00581FEC005811CC005013CE004815F",
      INIT_04 => X"8007810DA007011BA007012AA007813AA007014BA006815DA006016FC0068183",
      INIT_05 => X"600900AF600980B9600900C4600880CF800880DA800800E6800880F2800800FF",
      INIT_06 => X"200B806D200B0074200A807C400A0083400A808C400A8094400A009D400980A6",
      INIT_07 => X"E00D003AE00C8040E00C0046E00C804C000C0052000C0058000B805F200B0066",
      INIT_08 => X"800F0013800E8017A00E001CA00E8021A00E0026C00D802BC00D0030C00D8035",
      INIT_09 => X"201080F3401000F7401080FA401000FE600F8002600F0006600F000A800F800F",
      INIT_0A => X"C01300D9E01280DCE01200DFE01280E2001180E5001100E9201180EC201100EF",
      INIT_0B => X"601500C2601480C5801400C7801480CAA01400CDA01380D0A01300D3C01380D6",
      INIT_0C => X"E01700AF001780B1001680B3201600B6201680B8401600BB401580BD401500C0",
      INIT_0D => X"601A009E801900A0801980A2A01900A4A01880A6C01880A8C01800AAE01780AD",
      INIT_0E => X"E01C808F001C8091001C0093201B0094201B8096401B0098401A009A601A809C",
      INIT_0F => X"601F0082801F8083801E8085A01E0086A01E0088C01D808AC01D808BE01D008D",
      INIT_10 => X"E0228075E0220077002200780021007A2021807B2020807D4020007E60200080",
      INIT_11 => X"4026006A4026006C6025006D8025006E80248070A0248071A0238073C0238074",
      INIT_12 => X"A02A0060C02A0061C0290063E0290064E0280065002800662027006820270069",
      INIT_13 => X"002F8057002E8058202E0059402D005A402C805B602C805D802B805E802B805F",
      INIT_14 => X"4034804E6034004F8033805080320051A0318052C0318053C0300054E0300056",
      INIT_15 => X"A03B0045C03A8046C0398047E03800490037804A0037004B2036804C4035004D",
      INIT_16 => X"E042003E0041003E2040003F403F0040403E0041603D8042803C8043803B8044",
      INIT_17 => X"404C0036404A80376049003880488039A047003AA045803BC044803CE043803D",
      INIT_18 => X"8057802FA0560030A0540030C0530031E051003200500033004E0034204D8035",
      INIT_19 => X"C0678028E0650029E06300290060802A205F002B405D002C405B802D6059002E",
      INIT_1A => X"007C002120790022207600234073802360710024806E8025806B8026A0690027",
      INIT_1B => X"409B801A6097801B6092801C808E001DA08A001EC086801EC083801FE07F8020",
      INIT_1C => X"80CF001480C70015A0BF0015C0B80016E0B20017E0AB801800A6801920A08019",
      INIT_1D => X"A031800DC020000EE011800F0003001000F7001120EB001140E1801260D78013",
      INIT_1E => X"E14300070108800820D9000920B180094090800A6073000B805A800CA045000D",
      INIT_1F => X"2A5F0001452F000243CA80026217000382128004A1648005A1E80006C18B8006",
      INIT_20 => X"7E177FFA7E9BFFFB9DEDFFFCBDE87FFDDC35FFFEDAD07FFEF5A17FFF0FFF8000",
      INIT_21 => X"9FA5FFF4BF8C7FF5DF6FFFF6FF4EFFF7FF267FF71EF7FFF83EBD7FF95E74FFFA",
      INIT_22 => X"DF1EFFEEFF147FEF1F097FEF1FFC7FF03FEEFFF15FDF7FF27FCEFFF37FBB7FF3",
      INIT_23 => X"1F59FFE73F54FFE83F4E7FE95F477FEA7F407FEB9F397FEB9F317FECBF28FFED",
      INIT_24 => X"5F7CFFE15F79FFE27F757FE29F717FE3BF6DFFE4BF68FFE5DF64FFE6FF5FFFE7",
      INIT_25 => X"9F94FFDA9F91FFDBBF8F7FDCDF8CFFDDFF897FDDFF867FDE1F837FDF3F80FFE0",
      INIT_26 => X"DFA4FFD3DFA37FD4FFA17FD51F9FFFD63F9D7FD73F9B7FD75F98FFD87F967FD9",
      INIT_27 => X"1FB17FCC1FB07FCD3FAE7FCE5FAD7FCF7FAB7FD07FAA7FD09FA8FFD1BFA67FD2",
      INIT_28 => X"5FBBFFC47FBAFFC57FB97FC69FB7FFC7BFB67FC8DFB5FFC9DFB47FCAFFB2FFCB",
      INIT_29 => X"9FC3FFBDBFC2FFBEDFC17FBFDFC07FC0FFBF7FC11FBE7FC23FBD7FC23FBCFFC3",
      INIT_2A => X"FFC9FFB41FC97FB51FC8FFB63FC77FB75FC6FFB95FC5FFBA7FC57FBB9FC4FFBC",
      INIT_2B => X"5FCF7FAC5FCEFFAD7FCEFFAE9FCD7FAF9FCCFFB0BFCC7FB1DFCBFFB2DFCA7FB3",
      INIT_2C => X"9FD4FFA2BFD3FFA3DFD3FFA5DFD27FA6FFD27FA71FD1FFA81FD0FFA93FD07FAA",
      INIT_2D => X"FFD87F981FD87F9A3FD77F9B3FD77F9C5FD67F9D5FD67F9F7FD57FA09FD4FFA1",
      INIT_2E => X"7FDCFF8D7FDBFF8F9FDBFF909FDB7F92BFDA7F93DFDA7F94DFD97F96FFD97F97",
      INIT_2F => X"DFDF7F82FFDFFF83FFDEFF851FDE7F861FDE7F883FDD7F893FDDFF8B5FDCFF8C",
      INIT_30 => X"5FE2FF755FE2FF767FE27F787FE17F7A9FE1FF7B9FE0FF7DBFE07F7EBFE07F80",
      INIT_31 => X"DFE57F66DFE57F68FFE4FF6AFFE47F6C1FE47F6D1FE3FF6F3FE3FF713FE37F73",
      INIT_32 => X"5FE87F565FE7FF587FE7FF5A7FE77F5C9FE6FF5E9FE67F60BFE67F62BFE5FF64",
      INIT_33 => X"DFEAFF43DFEA7F45FFE9FF48FFE97F4A1FE9FF4D1FE8FF4F3FE87F513FE8FF53",
      INIT_34 => X"7FEC7F2D7FECFF307FEC7F339FEBFF369FEB7F39BFEBFF3BBFEB7F3EDFEA7F40",
      INIT_35 => X"FFEEFF141FEE7F171FEEFF1B3FEDFF1E3FED7F213FEDFF245FED7F275FECFF2A",
      INIT_36 => X"BFF07FF6BFF07FFABFF0FFFEDFF07F02DFEFFF06DFEF7F09FFEFFF0DFFEF7F11",
      INIT_37 => X"5FF27FD05FF2FFD57FF27FDA7FF1FFDF7FF17FE49FF1FFE99FF17FED9FF0FFF1",
      INIT_38 => X"1FF4FFA11FF47FA81FF47FAE3FF3FFB43FF37FBA3FF3FFC03FF37FC65FF2FFCB",
      INIT_39 => X"DFF67F63DFF5FF6CDFF5FF74DFF57F7DFFF5FF84FFF57F8CFFF4FF93FFF47F9A",
      INIT_3A => X"9FF7FF0E9FF77F1A9FF7FF26BFF7FF31BFF77F3CBFF6FF47BFF67F51DFF6FF5A",
      INIT_3B => X"7FF97E917FF9FEA37FF97EB57FF8FEC67FF87ED67FF87EE59FF8FEF39FF87F01",
      INIT_3C => X"5FFB7EC45FFAFEE45FFAFE025FFA7E1E5FFAFE385FFA7E515FF9FE675FF9FE7D",
      INIT_3D => X"3FFCFD393FFC7D7E3FFCFDBB3FFC7DF23FFBFE243FFBFE523FFB7E7B3FFBFEA1",
      INIT_3E => X"1FFEFBF41FFE7BDD1FFDFC9A1FFDFC391FFD7CBF1FFDFD323FFD7D953FFCFDEC",
      INIT_3F => X"1FFFD7841FFF6B421FFF72D71FFFF5A21FFF77B51FFEF96D1FFE7A5E1FFE7AD3",
      INIT_40 => X"000105A2000186930001084B00008A5E00000D29000014BE0000A87C00004000",
      INIT_41 => X"2003026B000282CE00020341000283C700028366000204230001840C0001052D",
      INIT_42 => X"20040185200481AE200481DC2004020E2003824520030282200382C720038214",
      INIT_43 => X"40068199400601AF400581C8400501E2400581FE4005811C4005013C2004815F",
      INIT_44 => X"8007810D6007011B6007012A6007813A6007014B6006815D6006016F40068183",
      INIT_45 => X"A00900AFA00980B9A00900C4A00880CF800880DA800800E6800880F2800800FF",
      INIT_46 => X"E00B806DE00B0074E00A807CC00A0083C00A808CC00A8094C00A009DC00980A6",
      INIT_47 => X"200D003A200C8040200C0046200C804C000C0052000C0058000B805FE00B0066",
      INIT_48 => X"800F0013800E8017600E001C600E8021600E0026400D802B400D0030400D8035",
      INIT_49 => X"E01080F3C01000F7C01080FAC01000FEA00F8002A00F0006A00F000A800F800F",
      INIT_4A => X"401300D9201280DC201200DF201280E2001180E5001100E9E01180ECE01100EF",
      INIT_4B => X"A01500C2A01480C5801400C7801480CA601400CD601380D0601300D3401380D6",
      INIT_4C => X"201700AF001780B1001680B3E01600B6E01680B8C01600BBC01580BDC01500C0",
      INIT_4D => X"A01A009E801900A0801980A2601900A4601880A6401880A8401800AA201780AD",
      INIT_4E => X"201C808F001C8091001C0093E01B0094E01B8096C01B0098C01A009AA01A809C",
      INIT_4F => X"A01F0082801F8083801E8085601E0086601E0088401D808A401D808B201D008D",
      INIT_50 => X"2022807520220077002200780021007AE021807BE020807DC020007EA0200080",
      INIT_51 => X"C026006AC026006CA025006D8025006E80248070602480716023807340238074",
      INIT_52 => X"602A0060402A006140290063202900642028006500280066E0270068E0270069",
      INIT_53 => X"002F8057002E8058E02E0059C02D005AC02C805BA02C805D802B805E802B805F",
      INIT_54 => X"C034804EA034004F803380508032005160318052403180534030005420300056",
      INIT_55 => X"603B0045403A804640398047203800490037804A0037004BE036804CC035004D",
      INIT_56 => X"2042003E0041003EE040003FC03F0040C03E0041A03D8042803C8043803B8044",
      INIT_57 => X"C04C0036C04A8037A0490038804880396047003A6045803B4044803C2043803D",
      INIT_58 => X"8057802F6056003060540030405300312051003200500033004E0034E04D8035",
      INIT_59 => X"4067802820650029206300290060802AE05F002BC05D002CC05B802DA059002E",
      INIT_5A => X"007C0021E0790022E0760023C0738023A0710024806E8025806B802660690027",
      INIT_5B => X"C09B801AA097801BA092801C808E001D608A001E4086801E4083801F207F8020",
      INIT_5C => X"80CF001480C7001560BF001540B8001620B2001720AB801800A68019E0A08019",
      INIT_5D => X"6031800D4020000E2011800F0003001000F70011E0EB0011C0E18012A0D78013",
      INIT_5E => X"2143000701088008E0D90009E0B18009C090800AA073000B805A800C6045000D",
      INIT_5F => X"EA5F0001C52F0002C3CA8002A2170003821280046164800561E80006418B8006",
      INIT_60 => X"BE177FFABE9BFFFB9DEDFFFC7DE87FFD5C35FFFE5AD07FFE35A17FFF10000000",
      INIT_61 => X"9FA5FFF47F8C7FF55F6FFFF63F4EFFF73F267FF71EF7FFF8FEBD7FF9DE74FFFA",
      INIT_62 => X"5F1EFFEE3F147FEF1F097FEF1FFC7FF0FFEEFFF1DFDF7FF2BFCEFFF3BFBB7FF3",
      INIT_63 => X"1F59FFE7FF54FFE8FF4E7FE9DF477FEABF407FEB9F397FEB9F317FEC7F28FFED",
      INIT_64 => X"DF7CFFE1DF79FFE2BF757FE29F717FE37F6DFFE47F68FFE55F64FFE63F5FFFE7",
      INIT_65 => X"9F94FFDA9F91FFDB7F8F7FDC5F8CFFDD3F897FDD3F867FDE1F837FDFFF80FFE0",
      INIT_66 => X"5FA4FFD35FA37FD43FA17FD51F9FFFD6FF9D7FD7FF9B7FD7DF98FFD8BF967FD9",
      INIT_67 => X"1FB17FCC1FB07FCDFFAE7FCEDFAD7FCFBFAB7FD0BFAA7FD09FA8FFD17FA67FD2",
      INIT_68 => X"DFBBFFC4BFBAFFC5BFB97FC69FB7FFC77FB67FC85FB5FFC95FB47FCA3FB2FFCB",
      INIT_69 => X"9FC3FFBD7FC2FFBE5FC17FBF5FC07FC03FBF7FC11FBE7FC2FFBD7FC2FFBCFFC3",
      INIT_6A => X"3FC9FFB41FC97FB51FC8FFB6FFC77FB7DFC6FFB9DFC5FFBABFC57FBB9FC4FFBC",
      INIT_6B => X"DFCF7FACDFCEFFADBFCEFFAE9FCD7FAF9FCCFFB07FCC7FB15FCBFFB25FCA7FB3",
      INIT_6C => X"9FD4FFA27FD3FFA35FD3FFA55FD27FA63FD27FA71FD1FFA81FD0FFA9FFD07FAA",
      INIT_6D => X"3FD87F981FD87F9AFFD77F9BFFD77F9CDFD67F9DDFD67F9FBFD57FA09FD4FFA1",
      INIT_6E => X"BFDCFF8DBFDBFF8F9FDBFF909FDB7F927FDA7F935FDA7F945FD97F963FD97F97",
      INIT_6F => X"5FDF7F823FDFFF833FDEFF851FDE7F861FDE7F88FFDD7F89FFDDFF8BDFDCFF8C",
      INIT_70 => X"DFE2FF75DFE2FF76BFE27F78BFE17F7A9FE1FF7B9FE0FF7D7FE07F7E7FE07F80",
      INIT_71 => X"5FE57F665FE57F683FE4FF6A3FE47F6C1FE47F6D1FE3FF6FFFE3FF71FFE37F73",
      INIT_72 => X"DFE87F56DFE7FF58BFE7FF5ABFE77F5C9FE6FF5E9FE67F607FE67F627FE5FF64",
      INIT_73 => X"5FEAFF435FEA7F453FE9FF483FE97F4A1FE9FF4D1FE8FF4FFFE87F51FFE8FF53",
      INIT_74 => X"BFEC7F2DBFECFF30BFEC7F339FEBFF369FEB7F397FEBFF3B7FEB7F3E5FEA7F40",
      INIT_75 => X"3FEEFF141FEE7F171FEEFF1BFFEDFF1EFFED7F21FFEDFF24DFED7F27DFECFF2A",
      INIT_76 => X"7FF07FF67FF07FFA7FF0FFFE5FF07F025FEFFF065FEF7F093FEFFF0D3FEF7F11",
      INIT_77 => X"DFF27FD0DFF2FFD5BFF27FDABFF1FFDFBFF17FE49FF1FFE99FF17FED9FF0FFF1",
      INIT_78 => X"1FF4FFA11FF47FA81FF47FAEFFF3FFB4FFF37FBAFFF3FFC0FFF37FC6DFF2FFCB",
      INIT_79 => X"5FF67F635FF5FF6C5FF5FF745FF57F7D3FF5FF843FF57F8C3FF4FF933FF47F9A",
      INIT_7A => X"9FF7FF0E9FF77F1A9FF7FF267FF7FF317FF77F3C7FF6FF477FF67F515FF6FF5A",
      INIT_7B => X"BFF97E91BFF9FEA3BFF97EB5BFF8FEC6BFF87ED6BFF87EE59FF8FEF39FF87F01",
      INIT_7C => X"DFFB7EC4DFFAFEE4DFFAFE02DFFA7E1EDFFAFE38DFFA7E51DFF9FE67DFF9FE7D",
      INIT_7D => X"FFFCFD39FFFC7D7EFFFCFDBBFFFC7DF2FFFBFE24FFFBFE52FFFB7E7BFFFBFEA1",
      INIT_7E => X"1FFEFBF41FFE7BDD1FFDFC9A1FFDFC391FFD7CBF1FFDFD32FFFD7D95FFFCFDEC",
      INIT_7F => X"1FFFD7841FFF6B421FFF72D71FFFF5A21FFF77B51FFEF96D1FFE7A5E1FFE7AD3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => douta(34 downto 27),
      DOADO(23 downto 16) => douta(25 downto 18),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => douta(35),
      DOPADOP(2) => douta(26),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001200800012008000100080000600800004008000040080000200800000008",
      INIT_01 => X"0003000700026008000240080002200800022008000200080001600800014008",
      INIT_02 => X"0004400700042007000400070004000700036007000340070003200700032007",
      INIT_03 => X"0006000700056007000560070005400700052007000500070005000700046007",
      INIT_04 => X"0007400700074007000720070007000700066007000660070006400700062007",
      INIT_05 => X"0009000700090007000860070008400700082007000820070008000700076007",
      INIT_06 => X"000A4007000A4007000A2007000A000700096007000960070009400700092007",
      INIT_07 => X"000C0007000C0007000B6007000B4007000B2007000B2007000B0007000A6007",
      INIT_08 => X"000D4007000D2007000D2007000D0007000C6007000C4007000C4007000C2007",
      INIT_09 => X"000F0007000E6007000E4007000E4007000E2007000E0007000D6007000D6007",
      INIT_0A => X"001020060010000600100006000F6006000F4007000F4007000F2007000F0007",
      INIT_0B => X"0011400600114006001120060011000600110006001060060010400600104006",
      INIT_0C => X"0013000600126006001240060012400600122006001200060012000600116006",
      INIT_0D => X"0014200600140006001360060013600600134006001340060013200600130006",
      INIT_0E => X"0015200500152006001500060015000600146006001440060014400600142006",
      INIT_0F => X"0016400500162005001620050016000500160005001560050015600500154005",
      INIT_10 => X"0017400500174005001720050017200500170005001700050016600500166005",
      INIT_11 => X"0018400500184005001820050018200500180005001800050017600500176005",
      INIT_12 => X"0019400400194004001920040019200400190004001900050018600500186005",
      INIT_13 => X"001A4004001A4004001A2004001A2004001A0004001A00040019600400196004",
      INIT_14 => X"001B2004001B2004001B2004001B0004001B0004001A6004001A6004001A4004",
      INIT_15 => X"001C2003001C0003001C0003001B6003001B6004001B6004001B4004001B4004",
      INIT_16 => X"001C6003001C6003001C6003001C4003001C4003001C4003001C2003001C2003",
      INIT_17 => X"001D4003001D4003001D2003001D2003001D2003001D0003001D0003001D0003",
      INIT_18 => X"001E0002001E0002001E0002001D6002001D6002001D6003001D6003001D4003",
      INIT_19 => X"001E4002001E4002001E4002001E4002001E2002001E2002001E2002001E2002",
      INIT_1A => X"001F0002001F0002001F0002001E6002001E6002001E6002001E6002001E4002",
      INIT_1B => X"001F2001001F2001001F2001001F2001001F2001001F2001001F0001001F0001",
      INIT_1C => X"001F4001001F4001001F4001001F4001001F4001001F4001001F4001001F4001",
      INIT_1D => X"001F6000001F6000001F6000001F6001001F6001001F6001001F6001001F6001",
      INIT_1E => X"002000000020000000200000002000000020000000200000001F6000001F6000",
      INIT_1F => X"0020000000200000002000000020000000200000002000000020000000200000",
      INIT_20 => X"00201F7F00201F7F00201F7F00201F7F00201F7F00201F7F00201F7F00200000",
      INIT_21 => X"001F7F7F00201F7F00201F7F00201F7F00201F7F00201F7F00201F7F00201F7F",
      INIT_22 => X"001F7F7E001F7F7E001F7F7F001F7F7F001F7F7F001F7F7F001F7F7F001F7F7F",
      INIT_23 => X"001F5F7E001F5F7E001F5F7E001F5F7E001F5F7E001F5F7E001F5F7E001F7F7E",
      INIT_24 => X"001F1F7E001F3F7E001F3F7E001F3F7E001F3F7E001F3F7E001F3F7E001F5F7E",
      INIT_25 => X"001E7F7D001E7F7D001E7F7D001E7F7D001F1F7D001F1F7D001F1F7E001F1F7E",
      INIT_26 => X"001E3F7D001E3F7D001E3F7D001E5F7D001E5F7D001E5F7D001E5F7D001E5F7D",
      INIT_27 => X"001D7F7D001D7F7D001D7F7D001D7F7D001E1F7D001E1F7D001E1F7D001E3F7D",
      INIT_28 => X"001D1F7C001D1F7C001D3F7C001D3F7C001D3F7C001D5F7C001D5F7C001D5F7C",
      INIT_29 => X"001C3F7C001C5F7C001C5F7C001C5F7C001C7F7C001C7F7C001C7F7C001D1F7C",
      INIT_2A => X"001B5F7B001B7F7C001B7F7C001B7F7C001C1F7C001C1F7C001C3F7C001C3F7C",
      INIT_2B => X"001A7F7B001A7F7B001B1F7B001B1F7B001B3F7B001B3F7B001B3F7B001B5F7B",
      INIT_2C => X"00197F7B001A1F7B001A1F7B001A3F7B001A3F7B001A5F7B001A5F7B001A5F7B",
      INIT_2D => X"00187F7A00191F7B00191F7B00193F7B00193F7B00195F7B00195F7B00197F7B",
      INIT_2E => X"00177F7A00181F7A00181F7A00183F7A00183F7A00185F7A00185F7A00187F7A",
      INIT_2F => X"00167F7A00171F7A00171F7A00173F7A00173F7A00175F7A00175F7A00177F7A",
      INIT_30 => X"00157F7A00157F7A00161F7A00161F7A00163F7A00163F7A00165F7A00167F7A",
      INIT_31 => X"00145F7900145F7900147F7900151F7900151F7A00153F7A00153F7A00155F7A",
      INIT_32 => X"00133F7900135F7900135F7900137F7900137F7900141F7900143F7900143F79",
      INIT_33 => X"00121F7900121F7900123F7900125F7900125F7900127F7900131F7900131F79",
      INIT_34 => X"00105F7900107F7900111F7900111F7900113F7900115F7900115F7900117F79",
      INIT_35 => X"000F3F78000F5F79000F5F79000F7F7900101F7900101F7900103F7900105F79",
      INIT_36 => X"000D7F78000E1F78000E3F78000E5F78000E5F78000E7F78000F1F78000F1F78",
      INIT_37 => X"000C5F78000C5F78000C7F78000D1F78000D3F78000D3F78000D5F78000D7F78",
      INIT_38 => X"000B1F78000B3F78000B3F78000B5F78000B7F78000C1F78000C1F78000C3F78",
      INIT_39 => X"00095F7800097F7800097F78000A1F78000A3F78000A5F78000A5F78000A7F78",
      INIT_3A => X"00081F7800083F7800083F7800085F7800087F7800091F7800091F7800093F78",
      INIT_3B => X"00065F7800067F7800067F7800071F7800073F7800075F7800075F7800077F78",
      INIT_3C => X"00051F7800051F7800053F7800055F7800057F7800057F7800061F7800063F78",
      INIT_3D => X"00033F7800035F7800037F7800041F7800041F7800043F7800045F7800047F78",
      INIT_3E => X"00017F7800021F7800023F7800023F7800025F7800027F7800031F7800033F78",
      INIT_3F => X"00003F7800005F7800005F7800007F7800011F7800013F7800013F7800015F78",
      INIT_40 => X"7F7E7F787F7E7F787F7F1F787F7F3F787F7F5F787F7F5F787F7F7F7800001F78",
      INIT_41 => X"7F7D1F787F7D3F787F7D5F787F7D7F787F7D7F787F7E1F787F7E3F787F7E5F78",
      INIT_42 => X"7F7B5F787F7B7F787F7C1F787F7C1F787F7C3F787F7C5F787F7C7F787F7C7F78",
      INIT_43 => X"7F7A1F787F7A3F787F7A3F787F7A5F787F7A7F787F7B1F787F7B1F787F7B3F78",
      INIT_44 => X"7F785F787F785F787F787F787F791F787F793F787F793F787F795F787F797F78",
      INIT_45 => X"7F771F787F771F787F773F787F775F787F777F787F777F787F781F787F783F78",
      INIT_46 => X"7F755F787F755F787F757F787F761F787F763F787F763F787F765F787F767F78",
      INIT_47 => X"7F741F787F741F787F743F787F745F787F747F787F747F787F751F787F753F78",
      INIT_48 => X"7F725F787F727F787F727F787F731F787F733F787F735F787F735F787F737F78",
      INIT_49 => X"7F711F787F713F787F715F787F715F787F717F787F721F787F723F787F723F78",
      INIT_4A => X"7F6F7F797F701F797F701F797F703F797F705F797F705F797F707F787F711F78",
      INIT_4B => X"7F6E5F797F6E5F797F6E7F797F6F1F797F6F1F797F6F3F797F6F5F797F6F5F79",
      INIT_4C => X"7F6D1F797F6D3F797F6D5F797F6D5F797F6D7F797F6E1F797F6E1F797F6E3F79",
      INIT_4D => X"7F6B7F797F6C1F797F6C3F797F6C3F797F6C5F797F6C5F797F6C7F797F6D1F79",
      INIT_4E => X"7F6A7F7A7F6A7F7A7F6B1F7A7F6B1F797F6B3F797F6B5F797F6B5F797F6B7F79",
      INIT_4F => X"7F695F7A7F697F7A7F697F7A7F6A1F7A7F6A1F7A7F6A3F7A7F6A3F7A7F6A5F7A",
      INIT_50 => X"7F685F7A7F685F7A7F687F7A7F687F7A7F691F7A7F691F7A7F693F7A7F693F7A",
      INIT_51 => X"7F675F7A7F675F7A7F677F7A7F677F7A7F681F7A7F681F7A7F683F7A7F683F7A",
      INIT_52 => X"7F665F7B7F665F7B7F667F7B7F667F7B7F671F7B7F671F7B7F673F7A7F673F7A",
      INIT_53 => X"7F655F7B7F655F7B7F657F7B7F657F7B7F661F7B7F661F7B7F663F7B7F663F7B",
      INIT_54 => X"7F647F7B7F647F7B7F647F7B7F651F7B7F651F7B7F653F7B7F653F7B7F655F7B",
      INIT_55 => X"7F637F7C7F641F7C7F641F7C7F643F7C7F643F7C7F643F7C7F645F7B7F645F7B",
      INIT_56 => X"7F633F7C7F633F7C7F633F7C7F635F7C7F635F7C7F635F7C7F637F7C7F637F7C",
      INIT_57 => X"7F625F7C7F625F7C7F627F7C7F627F7C7F627F7C7F631F7C7F631F7C7F631F7C",
      INIT_58 => X"7F621F7D7F621F7D7F621F7D7F623F7D7F623F7D7F623F7D7F623F7D7F625F7C",
      INIT_59 => X"7F615F7D7F615F7D7F615F7D7F615F7D7F617F7D7F617F7D7F617F7D7F617F7D",
      INIT_5A => X"7F611F7E7F611F7D7F611F7D7F613F7D7F613F7D7F613F7D7F613F7D7F615F7D",
      INIT_5B => X"7F607F7E7F607F7E7F607F7E7F607F7E7F607F7E7F607F7E7F611F7E7F611F7E",
      INIT_5C => X"7F605F7E7F605F7E7F605F7E7F605F7E7F605F7E7F605F7E7F605F7E7F605F7E",
      INIT_5D => X"7F603F7F7F603F7F7F603F7F7F603F7F7F603F7F7F603F7E7F603F7E7F603F7E",
      INIT_5E => X"7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F7F603F7F7F603F7F",
      INIT_5F => X"7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F7F601F7F",
      INIT_60 => X"7F6000007F6000007F6000007F6000007F6000007F6000007F6000007F600000",
      INIT_61 => X"7F6020007F6000007F6000007F6000007F6000007F6000007F6000007F600000",
      INIT_62 => X"7F6020017F6020017F6020017F6020017F6020007F6020007F6020007F602000",
      INIT_63 => X"7F6040017F6040017F6040017F6040017F6040017F6040017F6040017F602001",
      INIT_64 => X"7F6100017F6060017F6060017F6060017F6060017F6060017F6060017F604001",
      INIT_65 => X"7F6120027F6120027F6120027F6120027F6100027F6100027F6100027F610001",
      INIT_66 => X"7F6160027F6160027F6160027F6140027F6140027F6140027F6140027F614002",
      INIT_67 => X"7F6220037F6220037F6220027F6220027F6200027F6200027F6200027F616002",
      INIT_68 => X"7F6300037F6300037F6260037F6260037F6260037F6240037F6240037F624003",
      INIT_69 => X"7F6360037F6340037F6340037F6340037F6320037F6320037F6320037F630003",
      INIT_6A => X"7F6440047F6420047F6420047F6420037F6400037F6400037F6360037F636003",
      INIT_6B => X"7F6520047F6520047F6500047F6500047F6460047F6460047F6460047F644004",
      INIT_6C => X"7F6620047F6600047F6600047F6560047F6560047F6540047F6540047F654004",
      INIT_6D => X"7F6720057F6700057F6700047F6660047F6660047F6640047F6640047F662004",
      INIT_6E => X"7F6820057F6800057F6800057F6760057F6760057F6740057F6740057F672005",
      INIT_6F => X"7F6920057F6900057F6900057F6860057F6860057F6840057F6840057F682005",
      INIT_70 => X"7F6A20057F6A20057F6A00057F6A00057F6960057F6960057F6940057F692005",
      INIT_71 => X"7F6B40067F6B40067F6B20067F6B00067F6B00067F6A60067F6A60057F6A4005",
      INIT_72 => X"7F6C60067F6C40067F6C40067F6C20067F6C20067F6C00067F6B60067F6B6006",
      INIT_73 => X"7F6E00067F6E00067F6D60067F6D40067F6D40067F6D20067F6D00067F6D0006",
      INIT_74 => X"7F6F40067F6F20067F6F00067F6F00067F6E60067F6E40067F6E40067F6E2006",
      INIT_75 => X"7F7060077F7040077F7040077F7020067F7000067F7000067F6F60067F6F4006",
      INIT_76 => X"7F7220077F7200077F7160077F7140077F7140077F7120077F7100077F710007",
      INIT_77 => X"7F7340077F7340077F7320077F7300077F7260077F7260077F7240077F722007",
      INIT_78 => X"7F7500077F7460077F7460077F7440077F7420077F7400077F7400077F736007",
      INIT_79 => X"7F7640077F7620077F7620077F7600077F7560077F7540077F7540077F752007",
      INIT_7A => X"7F7800077F7760077F7760077F7740077F7720077F7700077F7700077F766007",
      INIT_7B => X"7F7940077F7920077F7920077F7900077F7860077F7840077F7840077F782007",
      INIT_7C => X"7F7B00077F7B00077F7A60077F7A40077F7A20077F7A20077F7A00077F796007",
      INIT_7D => X"7F7C60077F7C40077F7C20077F7C00077F7C00077F7B60077F7B40077F7B2007",
      INIT_7E => X"7F7E20087F7E00087F7D60087F7D60087F7D40087F7D20087F7D00077F7C6007",
      INIT_7F => X"7F7F60087F7F40087F7F40087F7F20087F7F00087F7E60087F7E60087F7E4008",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_4\,
      DOADO(30 downto 24) => douta(27 downto 21),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_12\,
      DOADO(22 downto 16) => douta(20 downto 14),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20\,
      DOADO(14 downto 8) => douta(13 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_1_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.blk_mem_gen_1_blk_mem_gen_prim_width
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(63 downto 36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_1_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_1_blk_mem_gen_generic_cstr
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_1_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_1_blk_mem_gen_top
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.244 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_1_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_1_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_1_blk_mem_gen_v8_4_4_synth
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_1 : entity is "blk_mem_gen_1,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_1 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end blk_mem_gen_1;

architecture STRUCTURE of blk_mem_gen_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.244 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 64;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 64;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 64;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 64;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_1_blk_mem_gen_v8_4_4
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => douta(63 downto 0),
      doutb(63 downto 0) => NLW_U0_doutb_UNCONNECTED(63 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
