Benchmark: c432

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri Jun 11 22:18:26 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c432
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c432/c432_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c432_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT}
set output_ports [all_outputs]
{G421GAT}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c432_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c432_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
    0:00:01     111.7      0.00       0.0       0.0                           1740.1177
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

  Beginning Delay Optimization
  ----------------------------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

  Beginning Delay Optimization
  ----------------------------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
    0:00:00     111.7      0.00       0.0       0.0                           1740.1177
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1623435516
date
Fri Jun 11 22:18:36 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c432
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock.db:c432_lock'
Loaded 1 design.
Current design is 'c432_lock'.
c432_lock
set netList [get_attribute [get_nets] full_name]
G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT G421GAT n164 n165 n166 n167 n168 n169 n170 n171 n172 n173 n174 n175 n176 n177 n178 n179 n180 n181 n182 n183 n184 n185 n186 n187 n188 n189 n190 n191 n192 n193 n194 n195 n196 n197 n198 n199 n200 n201 n202 n203 n204 n205 n206 n207 n208 n209 n210 n211 n212 n213 n214 n215 n216 n217 n218 n219 n220 n221 n222 n223 n224 n225 n226 n227 n228 n229 n230 n231 n232 n233 n234 n235 n236 n237 n238 n239 n240 n241 n242 n243 n244 n245 n246 n247 n248 n249 n250 n251 n252 n253 n254 n255 n256 n257 n258 n259 n260 n261 n262 n263 n264 n265 n266 n267 n268 n269 n270 n271 n272 n273 n274 n275 n276 n277 n278 n279 n280 n281 n282 n283 n284 n285 n286 n287 n288 n289 n290 n291 n292 n293 n294 n295 n296 n297 n298 n299 n300 n301 n302 n303 n304 n305
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n304, size: 35
set end [clock seconds]
1623435518
puts "Time: [expr ($end - $start)]"
Time: 2
exit

Thank you...
Flipsignal is: n304

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c432
set flipsignal [getenv "FLIPSIGNAL"]
n304
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/Documents/Breaking_CAS-Lock-main/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/c432_lock.db:c432_lock'
Loaded 1 design.
Current design is 'c432_lock'.
c432_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c432_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n304' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G421GAT CASOP
set rem_ports [listdiff $all_ports CASOP]
G421GAT
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G421GAT' in design 'c432_lock'.
set all_cells [get_attribute [get_cells] full_name]
U167 U168 U169 U170 U171 U172 U173 U174 U175 U176 U177 U178 U179 U180 U181 U182 U183 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U182 U177 U284 U183 U178 U285 U283 U281 U286 U282 U288 U287 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U280 U299 U300 U301 U169 U302 U279 U304 U303 U305 U306 U307 U308
echo $cur_cells
U182 U177 U284 U183 U178 U285 U283 U281 U286 U282 U288 U287 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U280 U299 U300 U301 U169 U302 U279 U304 U303 U305 U306 U307 U308
set rem_cells [listdiff $all_cells $cur_cells]
U167 U168 U170 U171 U172 U173 U174 U175 U176 U179 U180 U181 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U309
echo $rem_cells
U167 U168 U170 U171 U172 U173 U174 U175 U176 U179 U180 U181 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U309
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U167' in design 'c432_lock'.
Removing cell 'U168' in design 'c432_lock'.
Removing cell 'U170' in design 'c432_lock'.
Removing cell 'U171' in design 'c432_lock'.
Removing cell 'U172' in design 'c432_lock'.
Removing cell 'U173' in design 'c432_lock'.
Removing cell 'U174' in design 'c432_lock'.
Removing cell 'U175' in design 'c432_lock'.
Removing cell 'U176' in design 'c432_lock'.
Removing cell 'U179' in design 'c432_lock'.
Removing cell 'U180' in design 'c432_lock'.
Removing cell 'U181' in design 'c432_lock'.
Removing cell 'U184' in design 'c432_lock'.
Removing cell 'U185' in design 'c432_lock'.
Removing cell 'U186' in design 'c432_lock'.
Removing cell 'U187' in design 'c432_lock'.
Removing cell 'U188' in design 'c432_lock'.
Removing cell 'U189' in design 'c432_lock'.
Removing cell 'U190' in design 'c432_lock'.
Removing cell 'U191' in design 'c432_lock'.
Removing cell 'U192' in design 'c432_lock'.
Removing cell 'U193' in design 'c432_lock'.
Removing cell 'U194' in design 'c432_lock'.
Removing cell 'U195' in design 'c432_lock'.
Removing cell 'U196' in design 'c432_lock'.
Removing cell 'U197' in design 'c432_lock'.
Removing cell 'U198' in design 'c432_lock'.
Removing cell 'U199' in design 'c432_lock'.
Removing cell 'U200' in design 'c432_lock'.
Removing cell 'U201' in design 'c432_lock'.
Removing cell 'U202' in design 'c432_lock'.
Removing cell 'U203' in design 'c432_lock'.
Removing cell 'U204' in design 'c432_lock'.
Removing cell 'U205' in design 'c432_lock'.
Removing cell 'U206' in design 'c432_lock'.
Removing cell 'U207' in design 'c432_lock'.
Removing cell 'U208' in design 'c432_lock'.
Removing cell 'U209' in design 'c432_lock'.
Removing cell 'U210' in design 'c432_lock'.
Removing cell 'U211' in design 'c432_lock'.
Removing cell 'U212' in design 'c432_lock'.
Removing cell 'U213' in design 'c432_lock'.
Removing cell 'U214' in design 'c432_lock'.
Removing cell 'U215' in design 'c432_lock'.
Removing cell 'U216' in design 'c432_lock'.
Removing cell 'U217' in design 'c432_lock'.
Removing cell 'U218' in design 'c432_lock'.
Removing cell 'U219' in design 'c432_lock'.
Removing cell 'U220' in design 'c432_lock'.
Removing cell 'U221' in design 'c432_lock'.
Removing cell 'U222' in design 'c432_lock'.
Removing cell 'U223' in design 'c432_lock'.
Removing cell 'U224' in design 'c432_lock'.
Removing cell 'U225' in design 'c432_lock'.
Removing cell 'U226' in design 'c432_lock'.
Removing cell 'U227' in design 'c432_lock'.
Removing cell 'U228' in design 'c432_lock'.
Removing cell 'U229' in design 'c432_lock'.
Removing cell 'U230' in design 'c432_lock'.
Removing cell 'U231' in design 'c432_lock'.
Removing cell 'U232' in design 'c432_lock'.
Removing cell 'U233' in design 'c432_lock'.
Removing cell 'U234' in design 'c432_lock'.
Removing cell 'U235' in design 'c432_lock'.
Removing cell 'U236' in design 'c432_lock'.
Removing cell 'U237' in design 'c432_lock'.
Removing cell 'U238' in design 'c432_lock'.
Removing cell 'U239' in design 'c432_lock'.
Removing cell 'U240' in design 'c432_lock'.
Removing cell 'U241' in design 'c432_lock'.
Removing cell 'U242' in design 'c432_lock'.
Removing cell 'U243' in design 'c432_lock'.
Removing cell 'U244' in design 'c432_lock'.
Removing cell 'U245' in design 'c432_lock'.
Removing cell 'U246' in design 'c432_lock'.
Removing cell 'U247' in design 'c432_lock'.
Removing cell 'U248' in design 'c432_lock'.
Removing cell 'U249' in design 'c432_lock'.
Removing cell 'U250' in design 'c432_lock'.
Removing cell 'U251' in design 'c432_lock'.
Removing cell 'U252' in design 'c432_lock'.
Removing cell 'U253' in design 'c432_lock'.
Removing cell 'U254' in design 'c432_lock'.
Removing cell 'U255' in design 'c432_lock'.
Removing cell 'U256' in design 'c432_lock'.
Removing cell 'U257' in design 'c432_lock'.
Removing cell 'U258' in design 'c432_lock'.
Removing cell 'U259' in design 'c432_lock'.
Removing cell 'U260' in design 'c432_lock'.
Removing cell 'U261' in design 'c432_lock'.
Removing cell 'U262' in design 'c432_lock'.
Removing cell 'U263' in design 'c432_lock'.
Removing cell 'U264' in design 'c432_lock'.
Removing cell 'U265' in design 'c432_lock'.
Removing cell 'U266' in design 'c432_lock'.
Removing cell 'U267' in design 'c432_lock'.
Removing cell 'U268' in design 'c432_lock'.
Removing cell 'U269' in design 'c432_lock'.
Removing cell 'U270' in design 'c432_lock'.
Removing cell 'U271' in design 'c432_lock'.
Removing cell 'U272' in design 'c432_lock'.
Removing cell 'U273' in design 'c432_lock'.
Removing cell 'U274' in design 'c432_lock'.
Removing cell 'U275' in design 'c432_lock'.
Removing cell 'U276' in design 'c432_lock'.
Removing cell 'U277' in design 'c432_lock'.
Removing cell 'U278' in design 'c432_lock'.
Removing cell 'U309' in design 'c432_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
G105GAT
Removing port 'G105GAT' in design 'c432_lock'.
1
G108GAT
Removing port 'G108GAT' in design 'c432_lock'.
1
G112GAT
Removing port 'G112GAT' in design 'c432_lock'.
1
G115GAT
Removing port 'G115GAT' in design 'c432_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/Documents/Breaking_CAS-Lock-main/IFS-SAT_attack/Attack/Results/c432/CASlock_c432_n304_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U169 ( .A(G89GAT), .ZN(n272) );
  INV_X1 U177 ( .A(G4GAT), .ZN(n171) );
  NOR2_X1 U178 ( .A1(G1GAT), .A2(n171), .ZN(n273) );
  INV_X1 U182 ( .A(G30GAT), .ZN(n174) );
  NOR2_X1 U183 ( .A1(G24GAT), .A2(n174), .ZN(n276) );
  NOR2_X1 U279 ( .A1(G82GAT), .A2(n272), .ZN(n298) );
  NAND2_X1 U280 ( .A1(G69GAT), .A2(G66GAT), .ZN(n293) );
  NOR2_X1 U281 ( .A1(n273), .A2(G8GAT), .ZN(n274) );
  NAND2_X1 U282 ( .A1(n274), .A2(G11GAT), .ZN(n280) );
  NAND2_X1 U283 ( .A1(G17GAT), .A2(G21GAT), .ZN(n278) );
  NOR2_X1 U284 ( .A1(G27GAT), .A2(G14GAT), .ZN(n275) );
  NAND2_X1 U285 ( .A1(n276), .A2(n275), .ZN(n277) );
  NOR2_X1 U286 ( .A1(n278), .A2(n277), .ZN(n279) );
  NAND2_X1 U287 ( .A1(n280), .A2(n279), .ZN(n282) );
  INV_X1 U288 ( .A(G34GAT), .ZN(n281) );
  NAND2_X1 U289 ( .A1(n282), .A2(n281), .ZN(n283) );
  NAND2_X1 U290 ( .A1(G37GAT), .A2(n283), .ZN(n284) );
  NAND2_X1 U291 ( .A1(G40GAT), .A2(n284), .ZN(n285) );
  NOR2_X1 U292 ( .A1(G43GAT), .A2(n285), .ZN(n286) );
  NAND2_X1 U293 ( .A1(n286), .A2(G47GAT), .ZN(n287) );
  AND2_X1 U294 ( .A1(n287), .A2(G50GAT), .ZN(n288) );
  NOR2_X1 U295 ( .A1(G53GAT), .A2(n288), .ZN(n289) );
  NOR2_X1 U296 ( .A1(G56GAT), .A2(n289), .ZN(n290) );
  NOR2_X1 U297 ( .A1(G60GAT), .A2(n290), .ZN(n291) );
  NOR2_X1 U298 ( .A1(G63GAT), .A2(n291), .ZN(n292) );
  NOR2_X1 U299 ( .A1(n293), .A2(n292), .ZN(n294) );
  NOR2_X1 U300 ( .A1(G73GAT), .A2(n294), .ZN(n295) );
  NOR2_X1 U301 ( .A1(G76GAT), .A2(n295), .ZN(n296) );
  NOR2_X1 U302 ( .A1(G79GAT), .A2(n296), .ZN(n297) );
  NAND2_X1 U303 ( .A1(n298), .A2(n297), .ZN(n300) );
  NAND2_X1 U304 ( .A1(G86GAT), .A2(G92GAT), .ZN(n299) );
  NOR2_X1 U305 ( .A1(n300), .A2(n299), .ZN(n301) );
  NOR2_X1 U306 ( .A1(G99GAT), .A2(n301), .ZN(n302) );
  NAND2_X1 U307 ( .A1(G95GAT), .A2(n302), .ZN(n303) );
  NOR2_X1 U308 ( .A1(G102GAT), .A2(n303), .ZN(n304) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 817; decisions: 158
iteration: 2; vars: 1182; clauses: 1451; decisions: 394
iteration: 3; vars: 1436; clauses: 934; decisions: 717
iteration: 4; vars: 1690; clauses: 1568; decisions: 988
iteration: 5; vars: 1944; clauses: 1121; decisions: 1212
iteration: 6; vars: 2198; clauses: 1755; decisions: 1486
iteration: 7; vars: 2452; clauses: 659; decisions: 1700
iteration: 8; vars: 2706; clauses: 1273; decisions: 1880
iteration: 9; vars: 2960; clauses: 633; decisions: 2026
iteration: 10; vars: 3214; clauses: 1247; decisions: 2181
iteration: 11; vars: 3468; clauses: 652; decisions: 2328
iteration: 12; vars: 3722; clauses: 1266; decisions: 2473
iteration: 13; vars: 3976; clauses: 656; decisions: 2619
iteration: 14; vars: 4230; clauses: 1270; decisions: 2763
iteration: 15; vars: 4484; clauses: 502; decisions: 2910
iteration: 16; vars: 4738; clauses: 417; decisions: 3046
iteration: 17; vars: 4992; clauses: 407; decisions: 3179
iteration: 18; vars: 5246; clauses: 431; decisions: 3311
iteration: 19; vars: 5500; clauses: 431; decisions: 3445
iteration: 20; vars: 5754; clauses: 431; decisions: 3578
iteration: 21; vars: 6008; clauses: 433; decisions: 3710
iteration: 22; vars: 6262; clauses: 1011; decisions: 3834
iteration: 23; vars: 6516; clauses: 342; decisions: 3947
iteration: 24; vars: 6770; clauses: 320; decisions: 4057
iteration: 25; vars: 7024; clauses: 358; decisions: 4164
iteration: 26; vars: 7278; clauses: 368; decisions: 4271
iteration: 27; vars: 7532; clauses: 385; decisions: 4377
iteration: 28; vars: 7786; clauses: 415; decisions: 4483
iteration: 29; vars: 8040; clauses: 432; decisions: 4590
iteration: 30; vars: 8294; clauses: 420; decisions: 4695
iteration: 31; vars: 8548; clauses: 950; decisions: 4795
iteration: 32; vars: 8802; clauses: 295; decisions: 4893
iteration: 33; vars: 9056; clauses: 287; decisions: 4992
iteration: 34; vars: 9310; clauses: 287; decisions: 5081
iteration: 35; vars: 9564; clauses: 289; decisions: 5168
iteration: 36; vars: 9818; clauses: 289; decisions: 5258
iteration: 37; vars: 10072; clauses: 293; decisions: 5345
iteration: 38; vars: 10326; clauses: 293; decisions: 5435
iteration: 39; vars: 10580; clauses: 297; decisions: 5522
iteration: 40; vars: 10834; clauses: 295; decisions: 5609
iteration: 41; vars: 11088; clauses: 295; decisions: 5695
iteration: 42; vars: 11342; clauses: 293; decisions: 5784
iteration: 43; vars: 11596; clauses: 297; decisions: 5875
iteration: 44; vars: 11850; clauses: 301; decisions: 5965
iteration: 45; vars: 12104; clauses: 305; decisions: 6054
iteration: 46; vars: 12358; clauses: 311; decisions: 6142
iteration: 47; vars: 12612; clauses: 317; decisions: 6231
iteration: 48; vars: 12866; clauses: 317; decisions: 6322
iteration: 49; vars: 13120; clauses: 323; decisions: 6408
iteration: 50; vars: 13374; clauses: 325; decisions: 6493
iteration: 51; vars: 13628; clauses: 325; decisions: 6578
iteration: 52; vars: 13882; clauses: 323; decisions: 6667
iteration: 53; vars: 14136; clauses: 319; decisions: 6756
iteration: 54; vars: 14390; clauses: 325; decisions: 6845
iteration: 55; vars: 14644; clauses: 323; decisions: 6931
iteration: 56; vars: 14898; clauses: 321; decisions: 7017
iteration: 57; vars: 15152; clauses: 324; decisions: 7103
iteration: 58; vars: 15406; clauses: 325; decisions: 7190
iteration: 59; vars: 15660; clauses: 325; decisions: 7278
iteration: 60; vars: 15914; clauses: 333; decisions: 7366
iteration: 61; vars: 16168; clauses: 335; decisions: 7451
iteration: 62; vars: 16422; clauses: 330; decisions: 7538
iteration: 63; vars: 16676; clauses: 325; decisions: 7626
iteration: 64; vars: 16930; clauses: 321; decisions: 7711
iteration: 65; vars: 17184; clauses: 323; decisions: 7795
iteration: 66; vars: 17438; clauses: 325; decisions: 7879
iteration: 67; vars: 17692; clauses: 315; decisions: 7968
iteration: 68; vars: 17946; clauses: 309; decisions: 8058
iteration: 69; vars: 18200; clauses: 309; decisions: 8147
iteration: 70; vars: 18454; clauses: 309; decisions: 8233
iteration: 71; vars: 18708; clauses: 311; decisions: 8322
iteration: 72; vars: 18962; clauses: 317; decisions: 8408
iteration: 73; vars: 19216; clauses: 319; decisions: 8497
iteration: 74; vars: 19470; clauses: 325; decisions: 8583
iteration: 75; vars: 19724; clauses: 325; decisions: 8669
iteration: 76; vars: 19978; clauses: 325; decisions: 8757
iteration: 77; vars: 20232; clauses: 329; decisions: 8845
iteration: 78; vars: 20486; clauses: 333; decisions: 8934
iteration: 79; vars: 20740; clauses: 331; decisions: 9020
iteration: 80; vars: 20994; clauses: 329; decisions: 9105
iteration: 81; vars: 21248; clauses: 327; decisions: 9193
iteration: 82; vars: 21502; clauses: 325; decisions: 9282
iteration: 83; vars: 21756; clauses: 329; decisions: 9367
iteration: 84; vars: 22010; clauses: 331; decisions: 9456
iteration: 85; vars: 22264; clauses: 331; decisions: 9541
iteration: 86; vars: 22518; clauses: 333; decisions: 9626
iteration: 87; vars: 22772; clauses: 335; decisions: 9713
iteration: 88; vars: 23026; clauses: 331; decisions: 9801
iteration: 89; vars: 23280; clauses: 337; decisions: 9885
iteration: 90; vars: 23534; clauses: 339; decisions: 9969
iteration: 91; vars: 23788; clauses: 333; decisions: 10055
iteration: 92; vars: 24042; clauses: 333; decisions: 10138
iteration: 93; vars: 24296; clauses: 321; decisions: 10227
iteration: 94; vars: 24550; clauses: 327; decisions: 10313
iteration: 95; vars: 24804; clauses: 327; decisions: 10401
iteration: 96; vars: 25058; clauses: 329; decisions: 10486
iteration: 97; vars: 25312; clauses: 329; decisions: 10574
iteration: 98; vars: 25566; clauses: 333; decisions: 10660
iteration: 99; vars: 25820; clauses: 333; decisions: 10749
iteration: 100; vars: 26074; clauses: 333; decisions: 10836
iteration: 101; vars: 26328; clauses: 337; decisions: 10925
iteration: 102; vars: 26582; clauses: 337; decisions: 11011
iteration: 103; vars: 26836; clauses: 343; decisions: 11100
iteration: 104; vars: 27090; clauses: 345; decisions: 11184
iteration: 105; vars: 27344; clauses: 343; decisions: 11280
iteration: 106; vars: 27598; clauses: 339; decisions: 11364
iteration: 107; vars: 27852; clauses: 339; decisions: 11450
iteration: 108; vars: 28106; clauses: 345; decisions: 11539
iteration: 109; vars: 28360; clauses: 345; decisions: 11624
iteration: 110; vars: 28614; clauses: 347; decisions: 11711
iteration: 111; vars: 28868; clauses: 353; decisions: 11795
iteration: 112; vars: 29122; clauses: 353; decisions: 11882
iteration: 113; vars: 29376; clauses: 357; decisions: 11966
iteration: 114; vars: 29630; clauses: 357; decisions: 12054
iteration: 115; vars: 29884; clauses: 357; decisions: 12140
iteration: 116; vars: 30138; clauses: 361; decisions: 12223
iteration: 117; vars: 30392; clauses: 363; decisions: 12307
iteration: 118; vars: 30646; clauses: 353; decisions: 12394
iteration: 119; vars: 30900; clauses: 355; decisions: 12477
iteration: 120; vars: 31154; clauses: 357; decisions: 12560
iteration: 121; vars: 31408; clauses: 355; decisions: 12651
iteration: 122; vars: 31662; clauses: 359; decisions: 12737
iteration: 123; vars: 31916; clauses: 238; decisions: 12814
iteration: 124; vars: 32170; clauses: 238; decisions: 12893
iteration: 125; vars: 32424; clauses: 702; decisions: 12970
iteration: 126; vars: 32678; clauses: 228; decisions: 12989
finished solver loop. fail_count = 0
key=0101011001011011000011000011111010011001100010100101111011000100
iteration=126; backbones_count=0; cube_count=80726; cpu_time=0.84487; maxrss=3.92578
equivalent
