\hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase}{}\doxysection{v8\+::internal\+::Assembler\+Riscv\+Base Class Reference}
\label{classv8_1_1internal_1_1AssemblerRiscvBase}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}


{\ttfamily \#include $<$base-\/assembler-\/riscv.\+h$>$}



Inheritance diagram for v8\+::internal\+::Assembler\+Riscv\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Assembler\+Riscv\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=260pt]{classv8_1_1internal_1_1AssemblerRiscvBase__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Protected Types}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}} \+: int \{ \newline
\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}{k\+Offset21}} = 21
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}{k\+Offset12}} = 12
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}{k\+Offset20}} = 20
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}{k\+Offset13}} = 13
, \newline
\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}{k\+Offset32}} = 32
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}{k\+Offset11}} = 11
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}{k\+Offset9}} = 9
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}{branch\+\_\+offset\+\_\+helper}} (\mbox{\hyperlink{classv8_1_1internal_1_1Label}{Label}} $\ast$\mbox{\hyperlink{namespacev8_1_1internal_a68432e0286fadb63d524e475affa65fb}{L}}, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}} bits)=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}} (\mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} x)=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}{emit}} (\mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{Short\+Instr}} x)=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}{emit}} (uint64\+\_\+t x)=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}{Clear\+Vectorunit}} ()=0
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}{Gen\+Instr\+R4}} (uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs3, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}{Gen\+Instr\+R4}} (uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs3, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}{Gen\+Instr\+RAtomic}} (uint8\+\_\+t funct5, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} aq, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} rl, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}{Gen\+Instr\+RFrm}} (uint8\+\_\+t funct7, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{Gen\+InstrI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}{Gen\+InstrI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{Gen\+Instr\+IShift}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{Gen\+Instr\+IShiftW}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}{Gen\+InstrS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}{Gen\+InstrS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}{Gen\+InstrB}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}{Gen\+InstrU}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int32\+\_\+t imm20)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}{Gen\+InstrJ}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int32\+\_\+t imm20)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}{Gen\+Instr\+CR}} (uint8\+\_\+t funct4, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}{Gen\+Instr\+CA}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t funct, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}{Gen\+Instr\+CI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int8\+\_\+t imm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}{Gen\+Instr\+CIU}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}{Gen\+Instr\+CIU}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}{Gen\+Instr\+CIW}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t uimm8)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}{Gen\+Instr\+CSS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}{Gen\+Instr\+CSS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}{Gen\+Instr\+CL}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}{Gen\+Instr\+CL}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}{Gen\+Instr\+CS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}{Gen\+Instr\+CS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}{Gen\+Instr\+CJ}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, uint16\+\_\+t uint11)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}{Gen\+Instr\+CB}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm8)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}{Gen\+Instr\+CBA}} (uint8\+\_\+t funct3, uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int8\+\_\+t imm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}{Gen\+Instr\+Branch\+CC\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}{Gen\+Instr\+Load\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}{Gen\+Instr\+Store\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}{Gen\+Instr\+ALU\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}{Gen\+Instr\+Shift\+\_\+ri}} (\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} arithshift, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{Gen\+Instr\+ALU\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}{Gen\+Instr\+CSR\+\_\+ir}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}} csr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}{Gen\+Instr\+CSR\+\_\+ii}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}} csr, uint8\+\_\+t rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}{Gen\+Instr\+Shift\+W\+\_\+ri}} (\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} arithshift, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}{Gen\+Instr\+ALUW\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}{Gen\+Instr\+Priv}} (uint8\+\_\+t funct7, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}{Gen\+Instr\+Load\+FP\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}{Gen\+Instr\+Store\+FP\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}{Block\+Trampoline\+Pool\+For}} (\mbox{\hyperlink{classint}{int}} instructions)=0
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 63 of file base-\/assembler-\/riscv.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!OffsetSize@{OffsetSize}}
\index{OffsetSize@{OffsetSize}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{OffsetSize}{OffsetSize}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Offset\+Size}} \+: \mbox{\hyperlink{classint}{int}}\hspace{0.3cm}{\ttfamily [protected]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset21@{kOffset21}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset21@{kOffset21}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}} 
k\+Offset21&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset12@{kOffset12}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset12@{kOffset12}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}} 
k\+Offset12&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset20@{kOffset20}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset20@{kOffset20}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}} 
k\+Offset20&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset13@{kOffset13}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset13@{kOffset13}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}} 
k\+Offset13&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset32@{kOffset32}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset32@{kOffset32}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}} 
k\+Offset32&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset11@{kOffset11}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset11@{kOffset11}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}} 
k\+Offset11&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset9@{kOffset9}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset9@{kOffset9}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}} 
k\+Offset9&\\
\hline

\end{DoxyEnumFields}


Definition at line 68 of file base-\/assembler-\/riscv.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{68                   : \textcolor{keywordtype}{int} \{}
\DoxyCodeLine{69     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}{kOffset21}} = 21,  \textcolor{comment}{// RISCV jal}}
\DoxyCodeLine{70     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}{kOffset12}} = 12,  \textcolor{comment}{// RISCV imm12}}
\DoxyCodeLine{71     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}{kOffset20}} = 20,  \textcolor{comment}{// RISCV imm20}}
\DoxyCodeLine{72     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}{kOffset13}} = 13,  \textcolor{comment}{// RISCV branch}}
\DoxyCodeLine{73     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}{kOffset32}} = 32,  \textcolor{comment}{// RISCV auipc + instr\_I}}
\DoxyCodeLine{74     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}{kOffset11}} = 11,  \textcolor{comment}{// RISCV C\_J}}
\DoxyCodeLine{75     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}{kOffset9}} = 9     \textcolor{comment}{// RISCV compressed branch}}
\DoxyCodeLine{76   \};}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!BlockTrampolinePoolFor@{BlockTrampolinePoolFor}}
\index{BlockTrampolinePoolFor@{BlockTrampolinePoolFor}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{BlockTrampolinePoolFor()}{BlockTrampolinePoolFor()}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Block\+Trampoline\+Pool\+For (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classint}{int}}}]{instructions }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, and \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+j(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+jalr(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+jr(), v8\+::internal\+::\+Assembler\+RISCVI\+::jal(), and v8\+::internal\+::\+Assembler\+RISCVI\+::jalr().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!branch\_offset\_helper@{branch\_offset\_helper}}
\index{branch\_offset\_helper@{branch\_offset\_helper}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{branch\_offset\_helper()}{branch\_offset\_helper()}}
{\footnotesize\ttfamily virtual int32\+\_\+t v8\+::internal\+::\+Assembler\+Riscv\+Base\+::branch\+\_\+offset\+\_\+helper (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Label}{Label}} $\ast$}]{L,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}}}]{bits }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::branch\+\_\+offset(), v8\+::internal\+::\+Assembler\+RISCVC\+::cbranch\+\_\+offset(), v8\+::internal\+::\+Assembler\+RISCVC\+::cjump\+\_\+offset(), and v8\+::internal\+::\+Assembler\+RISCVI\+::jump\+\_\+offset().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!ClearVectorunit@{ClearVectorunit}}
\index{ClearVectorunit@{ClearVectorunit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{ClearVectorunit()}{ClearVectorunit()}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Clear\+Vectorunit (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa9799908e1a9256a48c79355abc54e89}{v8\+::internal\+::\+Assembler}}.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::beq(), v8\+::internal\+::\+Assembler\+RISCVI\+::bge(), v8\+::internal\+::\+Assembler\+RISCVI\+::bgeu(), v8\+::internal\+::\+Assembler\+RISCVI\+::blt(), v8\+::internal\+::\+Assembler\+RISCVI\+::bltu(), v8\+::internal\+::\+Assembler\+RISCVI\+::bne(), v8\+::internal\+::\+Assembler\+RISCVI\+::jal(), and v8\+::internal\+::\+Assembler\+RISCVI\+::jalr().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}}}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aadcb6934cdff8bf11ef7c8d216065b26}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7c53a5f2818abfa98bcd114bfe303c31}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7c53a5f2818abfa98bcd114bfe303c31}{v8\+::internal\+::\+Assembler}}, and \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7c53a5f2818abfa98bcd114bfe303c31}{v8\+::internal\+::\+Assembler}}.



Referenced by Gen\+Instr\+B(), Gen\+Instr\+CA(), Gen\+Instr\+CB(), Gen\+Instr\+CBA(), Gen\+Instr\+CI(), Gen\+Instr\+CIU(), Gen\+Instr\+CIW(), Gen\+Instr\+CJ(), Gen\+Instr\+CL(), Gen\+Instr\+CR(), Gen\+Instr\+CS(), Gen\+Instr\+CSS(), Gen\+Instr\+I(), Gen\+Instr\+IShift(), Gen\+Instr\+IShift\+W(), Gen\+Instr\+J(), Gen\+Instr\+R(), Gen\+Instr\+R4(), Gen\+Instr\+RAtomic(), Gen\+Instr\+RFrm(), Gen\+Instr\+S(), Gen\+Instr\+U(), v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+Instr\+V(), v8\+::internal\+::\+Assembler\+RISCVV\+::vsetivli(), v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvl(), and v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvli().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{Short\+Instr}}}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a8f1da36ee0a1a7ab95e3c8943bd60408}{v8\+::internal\+::\+Assembler}}.

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{uint64\+\_\+t}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7e7e3bd219f8a0ab6140de0576c8c398}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7e7e3bd219f8a0ab6140de0576c8c398}{v8\+::internal\+::\+Assembler}}, and \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7e7e3bd219f8a0ab6140de0576c8c398}{v8\+::internal\+::\+Assembler}}.

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALU\_ri@{GenInstrALU\_ri}}
\index{GenInstrALU\_ri@{GenInstrALU\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALU\_ri()}{GenInstrALU\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 406 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{407                                                                      \{}
\DoxyCodeLine{408   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, imm12);}
\DoxyCodeLine{409 \}}

\end{DoxyCode}


References Gen\+Instr\+I(), and v8\+::internal\+::\+OP\+\_\+\+IMM.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::addi(), v8\+::internal\+::\+Assembler\+RISCVI\+::andi(), v8\+::internal\+::\+Assembler\+RISCVI\+::ori(), v8\+::internal\+::\+Assembler\+RISCVI\+::slti(), v8\+::internal\+::\+Assembler\+RISCVI\+::sltiu(), and v8\+::internal\+::\+Assembler\+RISCVI\+::xori().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALU\_rr@{GenInstrALU\_rr}}
\index{GenInstrALU\_rr@{GenInstrALU\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALU\_rr()}{GenInstrALU\_rr()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 419 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{421                                                       \{}
\DoxyCodeLine{422   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3}{OP}}, rd, rs1, rs2);}
\DoxyCodeLine{423 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::add(), v8\+::internal\+::\+Assembler\+RISCVI\+::and\+\_\+(), v8\+::internal\+::\+Assembler\+RISCVB\+::andn(), v8\+::internal\+::\+Assembler\+RISCVB\+::bclr(), v8\+::internal\+::\+Assembler\+RISCVB\+::bext(), v8\+::internal\+::\+Assembler\+RISCVB\+::binv(), v8\+::internal\+::\+Assembler\+RISCVB\+::bset(), v8\+::internal\+::\+Assembler\+RISCVZicond\+::czero\+\_\+eqz(), v8\+::internal\+::\+Assembler\+RISCVZicond\+::czero\+\_\+nez(), v8\+::internal\+::\+Assembler\+RISCVM\+::div(), v8\+::internal\+::\+Assembler\+RISCVM\+::divu(), v8\+::internal\+::\+Assembler\+RISCVB\+::max(), v8\+::internal\+::\+Assembler\+RISCVB\+::maxu(), v8\+::internal\+::\+Assembler\+RISCVB\+::min(), v8\+::internal\+::\+Assembler\+RISCVB\+::minu(), v8\+::internal\+::\+Assembler\+RISCVM\+::mul(), v8\+::internal\+::\+Assembler\+RISCVM\+::mulh(), v8\+::internal\+::\+Assembler\+RISCVM\+::mulhsu(), v8\+::internal\+::\+Assembler\+RISCVM\+::mulhu(), v8\+::internal\+::\+Assembler\+RISCVI\+::or\+\_\+(), v8\+::internal\+::\+Assembler\+RISCVB\+::orn(), v8\+::internal\+::\+Assembler\+RISCVM\+::rem(), v8\+::internal\+::\+Assembler\+RISCVM\+::remu(), v8\+::internal\+::\+Assembler\+RISCVB\+::sh1add(), v8\+::internal\+::\+Assembler\+RISCVB\+::sh2add(), v8\+::internal\+::\+Assembler\+RISCVB\+::sh3add(), v8\+::internal\+::\+Assembler\+RISCVI\+::sll(), v8\+::internal\+::\+Assembler\+RISCVI\+::slt(), v8\+::internal\+::\+Assembler\+RISCVI\+::sltu(), v8\+::internal\+::\+Assembler\+RISCVI\+::sra(), v8\+::internal\+::\+Assembler\+RISCVI\+::srl(), v8\+::internal\+::\+Assembler\+RISCVI\+::sub(), v8\+::internal\+::\+Assembler\+RISCVB\+::xnor(), v8\+::internal\+::\+Assembler\+RISCVI\+::xor\+\_\+(), and v8\+::internal\+::\+Assembler\+RISCVB\+::zexth().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 463 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{465                                                            \{}
\DoxyCodeLine{466   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853}{OP\_FP}}, rd, rs1, rs2);}
\DoxyCodeLine{467 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+\+FP.



Referenced by v8\+::internal\+::\+Assembler\+RISCVD\+::fadd\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fadd\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fadd\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fclass\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fclass\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fclass\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+d\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+d\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+d\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+d\+\_\+wu(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+h\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+h\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+h\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+h\+\_\+wu(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+s\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+s\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fcvt\+\_\+s\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVF\+::fcvt\+\_\+s\+\_\+wu(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+w\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+w\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fcvt\+\_\+w\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fcvt\+\_\+wu\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fcvt\+\_\+wu\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fcvt\+\_\+wu\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fdiv\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fdiv\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fdiv\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::feq\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::feq\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::feq\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fle\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fle\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fle\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::flt\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::flt\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::flt\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fmax\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmax\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmax\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fmin\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmin\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmin\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fmul\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmul\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmul\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmv\+\_\+h\+\_\+x(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmv\+\_\+w\+\_\+x(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmv\+\_\+x\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmv\+\_\+x\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVD\+::fsgnj\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsgnj\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fsgnj\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fsgnjn\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsgnjn\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fsgnjn\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fsgnjx\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsgnjx\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fsgnjx\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fsqrt\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsqrt\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fsqrt\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fsub\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsub\+\_\+h(), and v8\+::internal\+::\+Assembler\+RISCVF\+::fsub\+\_\+s().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 475 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{477                                                         \{}
\DoxyCodeLine{478   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853}{OP\_FP}}, rd, rs1, rs2);}
\DoxyCodeLine{479 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 469 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{471                                                         \{}
\DoxyCodeLine{472   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853}{OP\_FP}}, rd, rs1, rs2);}
\DoxyCodeLine{473 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 487 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{489                                                            \{}
\DoxyCodeLine{490   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853}{OP\_FP}}, rd, rs1, rs2);}
\DoxyCodeLine{491 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 481 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{483                                                         \{}
\DoxyCodeLine{484   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853}{OP\_FP}}, rd, rs1, rs2);}
\DoxyCodeLine{485 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUW\_rr@{GenInstrALUW\_rr}}
\index{GenInstrALUW\_rr@{GenInstrALUW\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUW\_rr()}{GenInstrALUW\_rr()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUW\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 442 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{444                                                        \{}
\DoxyCodeLine{445   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2}{OP\_32}}, rd, rs1, rs2);}
\DoxyCodeLine{446 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), and v8\+::internal\+::\+OP\+\_\+32.



Referenced by v8\+::internal\+::\+Assembler\+RISCVB\+::zexth().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrB@{GenInstrB}}
\index{GenInstrB@{GenInstrB}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrB()}{GenInstrB()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrB (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 218 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{219                                                                               \{}
\DoxyCodeLine{220   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs1.is\_valid() \&\& rs2.is\_valid() \&\&}
\DoxyCodeLine{221          is\_int13(imm13) \&\& ((imm13 \& 1) == 0));}
\DoxyCodeLine{222   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((imm13 \& 0x800) >> 4) |  \textcolor{comment}{// bit  11}}
\DoxyCodeLine{223                 ((imm13 \& 0x1e) << 7) |            \textcolor{comment}{// bits 4-\/1}}
\DoxyCodeLine{224                 (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) | (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) |}
\DoxyCodeLine{225                 (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{226                 ((imm13 \& 0x7e0) << 20) |  \textcolor{comment}{// bits 10-\/5}}
\DoxyCodeLine{227                 ((imm13 \& 0x1000) << 19);  \textcolor{comment}{// bit 12}}
\DoxyCodeLine{228   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{229 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.



Referenced by Gen\+Instr\+Branch\+CC\+\_\+rri().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrBranchCC\_rri@{GenInstrBranchCC\_rri}}
\index{GenInstrBranchCC\_rri@{GenInstrBranchCC\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrBranchCC\_rri()}{GenInstrBranchCC\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Branch\+CC\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 391 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{392                                                                            \{}
\DoxyCodeLine{393   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}{GenInstrB}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1}{BRANCH}}, rs1, rs2, imm13);}
\DoxyCodeLine{394 \}}

\end{DoxyCode}


References v8\+::internal\+::\+BRANCH, and Gen\+Instr\+B().



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::beq(), v8\+::internal\+::\+Assembler\+RISCVI\+::bge(), v8\+::internal\+::\+Assembler\+RISCVI\+::bgeu(), v8\+::internal\+::\+Assembler\+RISCVI\+::blt(), v8\+::internal\+::\+Assembler\+RISCVI\+::bltu(), and v8\+::internal\+::\+Assembler\+RISCVI\+::bne().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCA@{GenInstrCA}}
\index{GenInstrCA@{GenInstrCA}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCA()}{GenInstrCA()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{funct,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 257 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{258                                                                               \{}
\DoxyCodeLine{259   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint6(funct6) \&\& rd.is\_valid() \&\& rs2.is\_valid() \&\&}
\DoxyCodeLine{260          is\_uint2(funct));}
\DoxyCodeLine{261   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((rs2.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{262                      ((rd.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}}) |}
\DoxyCodeLine{263                      (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_ad473b5059bb298dad68dd782d7cdd305}{kRvcFunct6Shift}}) | (funct << \mbox{\hyperlink{namespacev8_1_1internal_aa375ee456838bcfb5e8c9e8a94c06f64}{kRvcFunct2Shift}});}
\DoxyCodeLine{264   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{265 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct2\+Shift, v8\+::internal\+::k\+Rvc\+Funct6\+Shift, v8\+::internal\+::k\+Rvc\+Rs1s\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+and(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+or(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+sub(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+xor().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCB@{GenInstrCB}}
\index{GenInstrCB@{GenInstrCB}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCB()}{GenInstrCB()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CB (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm8 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 371 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{372                                                                  \{}
\DoxyCodeLine{373   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& is\_uint8(uimm8));}
\DoxyCodeLine{374   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm8 \& 0x1f) << 2) | ((uimm8 \& 0xe0) << 5) |}
\DoxyCodeLine{375                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}}) |}
\DoxyCodeLine{376                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{377   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{378 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rs1s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+beqz(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+bnez().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCBA@{GenInstrCBA}}
\index{GenInstrCBA@{GenInstrCBA}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCBA()}{GenInstrCBA()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CBA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int8\+\_\+t}]{imm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 380 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{382                                                   \{}
\DoxyCodeLine{383   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& is\_uint2(funct2) \&\& is\_int6(imm6));}
\DoxyCodeLine{384   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((imm6 \& 0x1f) << 2) | ((imm6 \& 0x20) << 7) |}
\DoxyCodeLine{385                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}}) |}
\DoxyCodeLine{386                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) | (funct2 << 10);}
\DoxyCodeLine{387   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{388 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rs1s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+andi(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+srai(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+srli().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCI@{GenInstrCI}}
\index{GenInstrCI@{GenInstrCI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCI()}{GenInstrCI()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int8\+\_\+t}]{imm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 267 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{268                                                               \{}
\DoxyCodeLine{269   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& is\_int6(imm6));}
\DoxyCodeLine{270   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((imm6 \& 0x1f) << 2) |}
\DoxyCodeLine{271                      (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a85224c24d91737386aa2faaa55e3bfa3}{kRvcRdShift}}) | ((imm6 \& 0x20) << 7) |}
\DoxyCodeLine{272                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{273   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{274 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rd\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+addi(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+li(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+lui(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+nop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}\label{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIU@{GenInstrCIU}}
\index{GenInstrCIU@{GenInstrCIU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIU()}{GenInstrCIU()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIU (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 285 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{286                                                                     \{}
\DoxyCodeLine{287   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& is\_uint6(uimm6));}
\DoxyCodeLine{288   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm6 \& 0x1f) << 2) |}
\DoxyCodeLine{289                      (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a85224c24d91737386aa2faaa55e3bfa3}{kRvcRdShift}}) | ((uimm6 \& 0x20) << 7) |}
\DoxyCodeLine{290                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{291   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{292 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rd\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIU@{GenInstrCIU}}
\index{GenInstrCIU@{GenInstrCIU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIU()}{GenInstrCIU()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIU (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 276 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{277                                                                  \{}
\DoxyCodeLine{278   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& is\_uint6(uimm6));}
\DoxyCodeLine{279   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm6 \& 0x1f) << 2) |}
\DoxyCodeLine{280                      (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a85224c24d91737386aa2faaa55e3bfa3}{kRvcRdShift}}) | ((uimm6 \& 0x20) << 7) |}
\DoxyCodeLine{281                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{282   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{283 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rd\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+addi16sp(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+fldsp(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+lwsp(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+slli().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}\label{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIW@{GenInstrCIW}}
\index{GenInstrCIW@{GenInstrCIW}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIW()}{GenInstrCIW()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIW (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm8 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 294 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{295                                                                  \{}
\DoxyCodeLine{296   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& is\_uint8(uimm8));}
\DoxyCodeLine{297   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm8) << 5) |}
\DoxyCodeLine{298                      ((rd.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{299                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{300   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{301 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+addi4spn().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCJ@{GenInstrCJ}}
\index{GenInstrCJ@{GenInstrCJ}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCJ()}{GenInstrCJ()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CJ (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{uint16\+\_\+t}]{uint11 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 341 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{342                                                      \{}
\DoxyCodeLine{343   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint11(uint11));}
\DoxyCodeLine{344   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) | (uint11 << 2);}
\DoxyCodeLine{345   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{346 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), emit(), and v8\+::internal\+::k\+Rvc\+Funct3\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+j().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCL@{GenInstrCL}}
\index{GenInstrCL@{GenInstrCL}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCL()}{GenInstrCL()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 330 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{332                                                    \{}
\DoxyCodeLine{333   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{334          is\_uint5(uimm5));}
\DoxyCodeLine{335   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm5 \& 0x3) << 5) |}
\DoxyCodeLine{336                      ((rd.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{337                      ((uimm5 \& 0x1c) << 8) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) |}
\DoxyCodeLine{338                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}});}
\DoxyCodeLine{339   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{340 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, v8\+::internal\+::k\+Rvc\+Rs1s\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCL@{GenInstrCL}}
\index{GenInstrCL@{GenInstrCL}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCL()}{GenInstrCL()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 319 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{320                                                                               \{}
\DoxyCodeLine{321   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{322          is\_uint5(uimm5));}
\DoxyCodeLine{323   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm5 \& 0x3) << 5) |}
\DoxyCodeLine{324                      ((rd.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{325                      ((uimm5 \& 0x1c) << 8) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) |}
\DoxyCodeLine{326                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}});}
\DoxyCodeLine{327   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{328 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, v8\+::internal\+::k\+Rvc\+Rs1s\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+fld(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+lw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCR@{GenInstrCR}}
\index{GenInstrCR@{GenInstrCR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCR()}{GenInstrCR()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct4,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 249 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{250                                                                \{}
\DoxyCodeLine{251   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint4(funct4) \&\& rd.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{252   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_accbe42a4e59177adb07274620c515779}{kRvcRs2Shift}}) |}
\DoxyCodeLine{253                      (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a85224c24d91737386aa2faaa55e3bfa3}{kRvcRdShift}}) | (funct4 << \mbox{\hyperlink{namespacev8_1_1internal_a42a8c282dd308966c69569ae9367ee59}{kRvcFunct4Shift}});}
\DoxyCodeLine{254   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{255 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct4\+Shift, v8\+::internal\+::k\+Rvc\+Rd\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+add(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+ebreak(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+jalr(), v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+jr(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+mv().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCS@{GenInstrCS}}
\index{GenInstrCS@{GenInstrCS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCS()}{GenInstrCS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 359 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{361                                                    \{}
\DoxyCodeLine{362   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs2.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{363          is\_uint5(uimm5));}
\DoxyCodeLine{364   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm5 \& 0x3) << 5) |}
\DoxyCodeLine{365                      ((rs2.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{366                      ((uimm5 \& 0x1c) << 8) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) |}
\DoxyCodeLine{367                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}});}
\DoxyCodeLine{368   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{369 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, v8\+::internal\+::k\+Rvc\+Rs1s\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCS@{GenInstrCS}}
\index{GenInstrCS@{GenInstrCS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCS()}{GenInstrCS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 348 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{349                                                                                \{}
\DoxyCodeLine{350   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs2.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{351          is\_uint5(uimm5));}
\DoxyCodeLine{352   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | ((uimm5 \& 0x3) << 5) |}
\DoxyCodeLine{353                      ((rs2.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2d04768f306728ff92641dcf8b45c03b}{kRvcRs2sShift}}) |}
\DoxyCodeLine{354                      ((uimm5 \& 0x1c) << 8) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}}) |}
\DoxyCodeLine{355                      ((rs1.code() \& 0x7) << \mbox{\hyperlink{namespacev8_1_1internal_a2db061e525e0951185cb3c7492ebf8b5}{kRvcRs1sShift}});}
\DoxyCodeLine{356   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{357 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, v8\+::internal\+::k\+Rvc\+Rs1s\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2s\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+fsd(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+sw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSR\_ii@{GenInstrCSR\_ii}}
\index{GenInstrCSR\_ii@{GenInstrCSR\_ii}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSR\_ii()}{GenInstrCSR\_ii()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSR\+\_\+ii (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}}}]{csr,  }\item[{uint8\+\_\+t}]{rs1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 430 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{431                                                                             \{}
\DoxyCodeLine{432   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35}{SYSTEM}}, rd, \mbox{\hyperlink{namespacev8_1_1internal_aad4614e9eaee9371d87d0f56ffb440e3}{ToRegister}}(imm5), csr);}
\DoxyCodeLine{433 \}}

\end{DoxyCode}


References Gen\+Instr\+I(), v8\+::internal\+::\+SYSTEM, and v8\+::internal\+::\+To\+Register().



Referenced by v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrci(), v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrsi(), and v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrwi().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSR\_ir@{GenInstrCSR\_ir}}
\index{GenInstrCSR\_ir@{GenInstrCSR\_ir}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSR\_ir()}{GenInstrCSR\_ir()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSR\+\_\+ir (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}}}]{csr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 425 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{426                                                                             \{}
\DoxyCodeLine{427   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35}{SYSTEM}}, rd, rs1, csr);}
\DoxyCodeLine{428 \}}

\end{DoxyCode}


References Gen\+Instr\+I(), and v8\+::internal\+::\+SYSTEM.



Referenced by v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrc(), v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrs(), and v8\+::internal\+::\+Assembler\+RISCVZicsr\+::csrrw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSS@{GenInstrCSS}}
\index{GenInstrCSS@{GenInstrCSS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSS()}{GenInstrCSS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 311 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{312                                                                      \{}
\DoxyCodeLine{313   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs2.is\_valid() \&\& is\_uint6(uimm6));}
\DoxyCodeLine{314   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | (uimm6 << 7) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_accbe42a4e59177adb07274620c515779}{kRvcRs2Shift}}) |}
\DoxyCodeLine{315                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{316   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{317 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+fsdsp(), and v8\+::internal\+::\+Assembler\+RISCVC\+::c\+\_\+swsp().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSS@{GenInstrCSS}}
\index{GenInstrCSS@{GenInstrCSS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSS()}{GenInstrCSS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 303 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{304                                                                   \{}
\DoxyCodeLine{305   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs2.is\_valid() \&\& is\_uint6(uimm6));}
\DoxyCodeLine{306   \mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{ShortInstr}} instr = opcode | (uimm6 << 7) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_accbe42a4e59177adb07274620c515779}{kRvcRs2Shift}}) |}
\DoxyCodeLine{307                      (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a12d926c44b71915cfbb04b2982d8a13b}{kRvcFunct3Shift}});}
\DoxyCodeLine{308   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{309 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Rvc\+Funct3\+Shift, and v8\+::internal\+::k\+Rvc\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrI@{GenInstrI}}
\index{GenInstrI@{GenInstrI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrI()}{GenInstrI()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 163 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{165                                                   \{}
\DoxyCodeLine{166   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{167          (is\_uint12(imm12) || is\_int12(imm12)));}
\DoxyCodeLine{168   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{169                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (imm12 << \mbox{\hyperlink{namespacev8_1_1internal_a1bc1b654fcca1c484c78731a1e7a4f39}{kImm12Shift}});}
\DoxyCodeLine{170   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{171 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Imm12\+Shift, v8\+::internal\+::k\+Rd\+Shift, and v8\+::internal\+::k\+Rs1\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrI@{GenInstrI}}
\index{GenInstrI@{GenInstrI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrI()}{GenInstrI()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 154 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{155                                                                              \{}
\DoxyCodeLine{156   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{157          (is\_uint12(imm12) || is\_int12(imm12)));}
\DoxyCodeLine{158   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{159                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (imm12 << \mbox{\hyperlink{namespacev8_1_1internal_a1bc1b654fcca1c484c78731a1e7a4f39}{kImm12Shift}});}
\DoxyCodeLine{160   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{161 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Imm12\+Shift, v8\+::internal\+::k\+Rd\+Shift, and v8\+::internal\+::k\+Rs1\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::ebreak(), v8\+::internal\+::\+Assembler\+RISCVI\+::ecall(), v8\+::internal\+::\+Assembler\+RISCVI\+::fence(), v8\+::internal\+::\+Assembler\+RISCVZifencei\+::fence\+\_\+i(), v8\+::internal\+::\+Assembler\+RISCVI\+::fence\+\_\+tso(), Gen\+Instr\+ALU\+\_\+ri(), Gen\+Instr\+CSR\+\_\+ii(), Gen\+Instr\+CSR\+\_\+ir(), Gen\+Instr\+Load\+\_\+ri(), Gen\+Instr\+Load\+FP\+\_\+ri(), v8\+::internal\+::\+Assembler\+RISCVI\+::jalr(), v8\+::internal\+::\+Assembler\+RISCVB\+::orcb(), v8\+::internal\+::\+Assembler\+RISCVB\+::rev8(), v8\+::internal\+::\+Assembler\+RISCVB\+::rori(), and v8\+::internal\+::\+Assembler\+RISCVI\+::unimp().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrIShift@{GenInstrIShift}}
\index{GenInstrIShift@{GenInstrIShift}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrIShift()}{GenInstrIShift()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 173 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{175                                                                      \{}
\DoxyCodeLine{176   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{177          is\_uint6(shamt));}
\DoxyCodeLine{178   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{179                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (shamt << \mbox{\hyperlink{namespacev8_1_1internal_a6c1a2cb6b511a413ca9b5073f72a34ff}{kShamtShift}}) |}
\DoxyCodeLine{180                 (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aa9de9d7553fd70b8653f423780abe1f9}{kFunct6Shift}});}
\DoxyCodeLine{181   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{182 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct6\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Shamt\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVB\+::bclri(), v8\+::internal\+::\+Assembler\+RISCVB\+::bexti(), v8\+::internal\+::\+Assembler\+RISCVB\+::binvi(), v8\+::internal\+::\+Assembler\+RISCVB\+::bseti(), and Gen\+Instr\+Shift\+\_\+ri().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrIShiftW@{GenInstrIShiftW}}
\index{GenInstrIShiftW@{GenInstrIShiftW}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrIShiftW()}{GenInstrIShiftW()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShiftW (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 184 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{186                                                                       \{}
\DoxyCodeLine{187   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{188          is\_uint5(shamt));}
\DoxyCodeLine{189   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{190                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (shamt << \mbox{\hyperlink{namespacev8_1_1internal_a1557cd734357381c016f17f39db3a6f0}{kShamtWShift}}) |}
\DoxyCodeLine{191                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{192   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{193 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Shamt\+WShift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVB\+::bclri(), v8\+::internal\+::\+Assembler\+RISCVB\+::bexti(), v8\+::internal\+::\+Assembler\+RISCVB\+::binvi(), v8\+::internal\+::\+Assembler\+RISCVB\+::bseti(), v8\+::internal\+::\+Assembler\+RISCVB\+::clz(), v8\+::internal\+::\+Assembler\+RISCVB\+::cpop(), v8\+::internal\+::\+Assembler\+RISCVB\+::ctz(), Gen\+Instr\+Shift\+W\+\_\+ri(), v8\+::internal\+::\+Assembler\+RISCVB\+::sextb(), and v8\+::internal\+::\+Assembler\+RISCVB\+::sexth().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrJ@{GenInstrJ}}
\index{GenInstrJ@{GenInstrJ}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrJ()}{GenInstrJ()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrJ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int32\+\_\+t}]{imm20 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 238 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{239                                                   \{}
\DoxyCodeLine{240   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(rd.is\_valid() \&\& is\_int21(imm21) \&\& ((imm21 \& 1) == 0));}
\DoxyCodeLine{241   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) |}
\DoxyCodeLine{242                 (imm21 \& 0xff000) |          \textcolor{comment}{// bits 19-\/12}}
\DoxyCodeLine{243                 ((imm21 \& 0x800) << 9) |     \textcolor{comment}{// bit  11}}
\DoxyCodeLine{244                 ((imm21 \& 0x7fe) << 20) |    \textcolor{comment}{// bits 10-\/1}}
\DoxyCodeLine{245                 ((imm21 \& 0x100000) << 11);  \textcolor{comment}{// bit  20}}
\DoxyCodeLine{246   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{247 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), and v8\+::internal\+::k\+Rd\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::jal().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrLoad\_ri@{GenInstrLoad\_ri}}
\index{GenInstrLoad\_ri@{GenInstrLoad\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrLoad\_ri()}{GenInstrLoad\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Load\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 396 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{397                                                                       \{}
\DoxyCodeLine{398   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a7c41c430a0301c85e55ecf21058958c3}{LOAD}}, rd, rs1, imm12);}
\DoxyCodeLine{399 \}}

\end{DoxyCode}


References Gen\+Instr\+I(), and v8\+::internal\+::\+LOAD.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::lb(), v8\+::internal\+::\+Assembler\+RISCVI\+::lbu(), v8\+::internal\+::\+Assembler\+RISCVI\+::lh(), v8\+::internal\+::\+Assembler\+RISCVI\+::lhu(), and v8\+::internal\+::\+Assembler\+RISCVI\+::lw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrLoadFP\_ri@{GenInstrLoadFP\_ri}}
\index{GenInstrLoadFP\_ri@{GenInstrLoadFP\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrLoadFP\_ri()}{GenInstrLoadFP\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Load\+FP\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 453 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{454                                                                         \{}
\DoxyCodeLine{455   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}}, rd, rs1, imm12);}
\DoxyCodeLine{456 \}}

\end{DoxyCode}


References Gen\+Instr\+I(), and v8\+::internal\+::\+LOAD\+\_\+\+FP.



Referenced by v8\+::internal\+::\+Assembler\+RISCVD\+::fld(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::flh(), and v8\+::internal\+::\+Assembler\+RISCVF\+::flw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrPriv@{GenInstrPriv}}
\index{GenInstrPriv@{GenInstrPriv}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrPriv()}{GenInstrPriv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Priv (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 448 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{449                                                     \{}
\DoxyCodeLine{450   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(funct7, 0b000, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35}{SYSTEM}}, \mbox{\hyperlink{namespacev8_1_1internal_aad4614e9eaee9371d87d0f56ffb440e3}{ToRegister}}(0), rs1, rs2);}
\DoxyCodeLine{451 \}}

\end{DoxyCode}


References Gen\+Instr\+R(), v8\+::internal\+::\+SYSTEM, and v8\+::internal\+::\+To\+Register().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 55 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{57                                                                      \{}
\DoxyCodeLine{58   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{59          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{60   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{61                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{62                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{63   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{64 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 88 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{90                                                                   \{}
\DoxyCodeLine{91   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{92          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{93   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{94                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{95                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{96   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{97 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}\label{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 77 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{79                                                                \{}
\DoxyCodeLine{80   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{81          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{82   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{83                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{84                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{85   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{86 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 99 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{101                                                                      \{}
\DoxyCodeLine{102   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{103          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{104   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{105                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{106                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{107   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{108 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 66 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{68                                                                   \{}
\DoxyCodeLine{69   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{70          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{71   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{72                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{73                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{74   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{75 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 44 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{46                                                  \{}
\DoxyCodeLine{47   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint7(funct7) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{48          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{49   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{50                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{51                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{52   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{53 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.



Referenced by Gen\+Instr\+ALU\+\_\+rr(), Gen\+Instr\+ALUFP\+\_\+rr(), Gen\+Instr\+ALUW\+\_\+rr(), Gen\+Instr\+Priv(), v8\+::internal\+::\+Assembler\+RISCVB\+::rol(), and v8\+::internal\+::\+Assembler\+RISCVB\+::ror().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR4@{GenInstrR4}}
\index{GenInstrR4@{GenInstrR4}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR4()}{GenInstrR4()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R4 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 121 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{124                                                          \{}
\DoxyCodeLine{125   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint2(funct2) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{126          rs2.is\_valid() \&\& rs3.is\_valid() \&\& is\_uint3(frm));}
\DoxyCodeLine{127   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (frm << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{128                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{129                 (funct2 << \mbox{\hyperlink{namespacev8_1_1internal_a4610722467fe22d0291902a00b4a6b7d}{kFunct2Shift}}) | (rs3.code() << \mbox{\hyperlink{namespacev8_1_1internal_a7b878e2337937b238c35baadd18c879b}{kRs3Shift}});}
\DoxyCodeLine{130   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{131 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct2\+Shift, v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, v8\+::internal\+::k\+Rs2\+Shift, and v8\+::internal\+::k\+Rs3\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR4@{GenInstrR4}}
\index{GenInstrR4@{GenInstrR4}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR4()}{GenInstrR4()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R4 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 110 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{112                                                                        \{}
\DoxyCodeLine{113   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint2(funct2) \&\& rd.is\_valid() \&\& rs1.is\_valid() \&\&}
\DoxyCodeLine{114          rs2.is\_valid() \&\& rs3.is\_valid() \&\& is\_uint3(frm));}
\DoxyCodeLine{115   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (frm << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{116                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{117                 (funct2 << \mbox{\hyperlink{namespacev8_1_1internal_a4610722467fe22d0291902a00b4a6b7d}{kFunct2Shift}}) | (rs3.code() << \mbox{\hyperlink{namespacev8_1_1internal_a7b878e2337937b238c35baadd18c879b}{kRs3Shift}});}
\DoxyCodeLine{118   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{119 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct2\+Shift, v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, v8\+::internal\+::k\+Rs2\+Shift, and v8\+::internal\+::k\+Rs3\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVD\+::fmadd\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmadd\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmadd\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fmsub\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fmsub\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fmsub\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fnmadd\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fnmadd\+\_\+h(), v8\+::internal\+::\+Assembler\+RISCVF\+::fnmadd\+\_\+s(), v8\+::internal\+::\+Assembler\+RISCVD\+::fnmsub\+\_\+d(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fnmsub\+\_\+h(), and v8\+::internal\+::\+Assembler\+RISCVF\+::fnmsub\+\_\+s().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrRAtomic@{GenInstrRAtomic}}
\index{GenInstrRAtomic@{GenInstrRAtomic}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrRAtomic()}{GenInstrRAtomic()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+RAtomic (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct5,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{aq,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{rl,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 133 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{135                                                                      \{}
\DoxyCodeLine{136   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint5(funct5) \&\& is\_uint3(funct3) \&\& rd.is\_valid() \&\&}
\DoxyCodeLine{137          rs1.is\_valid() \&\& rs2.is\_valid());}
\DoxyCodeLine{138   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3}{AMO}} | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{139                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{140                 (rl << \mbox{\hyperlink{namespacev8_1_1internal_afa73b7f9a7b74b1eecb2a030d5119125}{kRlShift}}) | (aq << \mbox{\hyperlink{namespacev8_1_1internal_a4169914a97d5961b563ad6c9e6591d7b}{kAqShift}}) | (funct5 << \mbox{\hyperlink{namespacev8_1_1internal_a0728836c8b45dbc4699b7bad5c3b663d}{kFunct5Shift}});}
\DoxyCodeLine{141   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{142 \}}

\end{DoxyCode}


References v8\+::internal\+::\+AMO, v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Aq\+Shift, v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct5\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rl\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVA\+::amoadd\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amoand\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amomax\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amomaxu\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amomin\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amominu\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amoor\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amoswap\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::amoxor\+\_\+w(), v8\+::internal\+::\+Assembler\+RISCVA\+::lr\+\_\+w(), and v8\+::internal\+::\+Assembler\+RISCVA\+::sc\+\_\+w().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrRFrm@{GenInstrRFrm}}
\index{GenInstrRFrm@{GenInstrRFrm}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrRFrm()}{GenInstrRFrm()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+RFrm (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 144 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{146                                                            \{}
\DoxyCodeLine{147   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(rd.is\_valid() \&\& rs1.is\_valid() \&\& rs2.is\_valid() \&\& is\_uint3(frm));}
\DoxyCodeLine{148   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (frm << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) |}
\DoxyCodeLine{149                 (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) | (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{150                 (funct7 << \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}});}
\DoxyCodeLine{151   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{152 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Funct7\+Shift, v8\+::internal\+::k\+Rd\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrS@{GenInstrS}}
\index{GenInstrS@{GenInstrS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrS()}{GenInstrS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 206 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{208                                                   \{}
\DoxyCodeLine{209   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs1.is\_valid() \&\& rs2.is\_valid() \&\&}
\DoxyCodeLine{210          is\_int12(imm12));}
\DoxyCodeLine{211   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((imm12 \& 0x1f) << 7) |  \textcolor{comment}{// bits  4-\/0}}
\DoxyCodeLine{212                 (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) | (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) |}
\DoxyCodeLine{213                 (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{214                 ((imm12 \& 0xfe0) << 20);  \textcolor{comment}{// bits 11-\/5}}
\DoxyCodeLine{215   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{216 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrS@{GenInstrS}}
\index{GenInstrS@{GenInstrS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrS()}{GenInstrS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 195 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{196                                                                               \{}
\DoxyCodeLine{197   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint3(funct3) \&\& rs1.is\_valid() \&\& rs2.is\_valid() \&\&}
\DoxyCodeLine{198          is\_int12(imm12));}
\DoxyCodeLine{199   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((imm12 \& 0x1f) << 7) |  \textcolor{comment}{// bits  4-\/0}}
\DoxyCodeLine{200                 (funct3 << \mbox{\hyperlink{namespacev8_1_1internal_a74b80d31f359ecb82f442866c373e916}{kFunct3Shift}}) | (rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a58e2e9c5ae1625178c0992437e3b69dd}{kRs1Shift}}) |}
\DoxyCodeLine{201                 (rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a47b34d6044463fe3a637f6595a0e1d44}{kRs2Shift}}) |}
\DoxyCodeLine{202                 ((imm12 \& 0xfe0) << 20);  \textcolor{comment}{// bits 11-\/5}}
\DoxyCodeLine{203   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{204 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Funct3\+Shift, v8\+::internal\+::k\+Rs1\+Shift, and v8\+::internal\+::k\+Rs2\+Shift.



Referenced by Gen\+Instr\+Store\+\_\+rri(), and Gen\+Instr\+Store\+FP\+\_\+rri().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrShift\_ri@{GenInstrShift\_ri}}
\index{GenInstrShift\_ri@{GenInstrShift\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrShift\_ri()}{GenInstrShift\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Shift\+\_\+ri (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{arithshift,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 411 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{413                                                          \{}
\DoxyCodeLine{414   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint6(shamt));}
\DoxyCodeLine{415   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{GenInstrIShift}}(arithshift << (\mbox{\hyperlink{namespacev8_1_1internal_af70a9b88a4e5efa355d68984d68a8c78}{kArithShiftShift}} -\/ \mbox{\hyperlink{namespacev8_1_1internal_aa9de9d7553fd70b8653f423780abe1f9}{kFunct6Shift}}), funct3,}
\DoxyCodeLine{416                  \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{417 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), Gen\+Instr\+IShift(), v8\+::internal\+::k\+Arith\+Shift\+Shift, v8\+::internal\+::k\+Funct6\+Shift, and v8\+::internal\+::\+OP\+\_\+\+IMM.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::slli(), v8\+::internal\+::\+Assembler\+RISCVI\+::srai(), and v8\+::internal\+::\+Assembler\+RISCVI\+::srli().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrShiftW\_ri@{GenInstrShiftW\_ri}}
\index{GenInstrShiftW\_ri@{GenInstrShiftW\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrShiftW\_ri()}{GenInstrShiftW\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Shift\+W\+\_\+ri (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{arithshift,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 435 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{437                                                           \{}
\DoxyCodeLine{438   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(arithshift << (\mbox{\hyperlink{namespacev8_1_1internal_af70a9b88a4e5efa355d68984d68a8c78}{kArithShiftShift}} -\/ \mbox{\hyperlink{namespacev8_1_1internal_aa86540158257217bd6d09020ebde84fc}{kFunct7Shift}}), funct3,}
\DoxyCodeLine{439                   \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f}{OP\_IMM\_32}}, rd, rs1, shamt);}
\DoxyCodeLine{440 \}}

\end{DoxyCode}


References Gen\+Instr\+IShift\+W(), v8\+::internal\+::k\+Arith\+Shift\+Shift, v8\+::internal\+::k\+Funct7\+Shift, and v8\+::internal\+::\+OP\+\_\+\+IMM\+\_\+32.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrStore\_rri@{GenInstrStore\_rri}}
\index{GenInstrStore\_rri@{GenInstrStore\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrStore\_rri()}{GenInstrStore\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Store\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 401 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{402                                                                         \{}
\DoxyCodeLine{403   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}{GenInstrS}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aed960856895ddbfde84a5a49fe3ea425}{STORE}}, rs1, rs2, imm12);}
\DoxyCodeLine{404 \}}

\end{DoxyCode}


References Gen\+Instr\+S(), and v8\+::internal\+::\+STORE.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::sb(), v8\+::internal\+::\+Assembler\+RISCVI\+::sh(), and v8\+::internal\+::\+Assembler\+RISCVI\+::sw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrStoreFP\_rri@{GenInstrStoreFP\_rri}}
\index{GenInstrStoreFP\_rri@{GenInstrStoreFP\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrStoreFP\_rri()}{GenInstrStoreFP\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Store\+FP\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 458 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{459                                                                              \{}
\DoxyCodeLine{460   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}{GenInstrS}}(funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}}, rs1, rs2, imm12);}
\DoxyCodeLine{461 \}}

\end{DoxyCode}


References Gen\+Instr\+S(), and v8\+::internal\+::\+STORE\+\_\+\+FP.



Referenced by v8\+::internal\+::\+Assembler\+RISCVD\+::fsd(), v8\+::internal\+::\+Assembler\+RISCVZfh\+::fsh(), and v8\+::internal\+::\+Assembler\+RISCVF\+::fsw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}\label{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrU@{GenInstrU}}
\index{GenInstrU@{GenInstrU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrU()}{GenInstrU()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int32\+\_\+t}]{imm20 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 231 of file base-\/assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{232                                                   \{}
\DoxyCodeLine{233   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(rd.is\_valid() \&\& (is\_int20(imm20) || is\_uint20(imm20)));}
\DoxyCodeLine{234   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | (rd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a3d8257b9db6087651427a6952a1dc1c1}{kRdShift}}) | (imm20 << \mbox{\hyperlink{namespacev8_1_1internal_ae8ff16413b2e45ef77ae4327b6a8f3c5}{kImm20Shift}});}
\DoxyCodeLine{235   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{236 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), emit(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::k\+Imm20\+Shift, and v8\+::internal\+::k\+Rd\+Shift.



Referenced by v8\+::internal\+::\+Assembler\+RISCVI\+::auipc(), and v8\+::internal\+::\+Assembler\+RISCVI\+::lui().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481_icgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{base-assembler-riscv_8h}{base-\/assembler-\/riscv.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{base-assembler-riscv_8cc}{base-\/assembler-\/riscv.\+cc}}\end{DoxyCompactItemize}
