#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 19 12:17:58 2024
# Process ID: 110378
# Current directory: /home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1
# Command line: vivado -log design_1_mmult_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mmult_0_0.tcl
# Log file: /home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/design_1_mmult_0_0.vds
# Journal file: /home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/vivado.jou
# Running On: muxen2-104.ad.liu.se, OS: Linux, CPU Frequency: 4474.522 MHz, CPU Physical cores: 12, Host memory: 16186 MB
#-----------------------------------------------------------
source design_1_mmult_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/theli11/workspace/courses/advanced_fpga_impl/code/mmult'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/sw/xilinx/2023.2/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mmult_0_0
Command: synth_design -top design_1_mmult_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 110953
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.410 ; gain = 402.676 ; free physical = 170 ; free virtual = 5163
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mmult_0_0' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/synth/design_1_mmult_0_0.vhd:201]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:11' bound to instance 'U0' of component 'mmult' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/synth/design_1_mmult_0_0.vhd:570]
INFO: [Synth 8-638] synthesizing module 'mmult' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:207]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1712]
INFO: [Synth 8-638] synthesizing module 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mmult_Abuf_RAM_AUTO_1R1W' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:32]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_1_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1729]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_2_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1746]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_3_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1763]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_4_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1780]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_5_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1797]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_6_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1814]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_7_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1831]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_8_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1848]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_9_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1865]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_10_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1882]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_11_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1899]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_12_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1916]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_13_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1933]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_14_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1950]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Abuf_15_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1967]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:1984]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_1_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2001]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_2_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2018]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_3_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2035]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_4_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2052]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_5_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2069]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_6_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2086]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_7_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2103]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_8_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2120]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_9_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2137]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_10_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2154]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_11_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2171]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_12_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2188]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_13_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2205]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_14_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2222]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_Abuf_RAM_AUTO_1R1W' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_Abuf_RAM_AUTO_1R1W.vhd:11' bound to instance 'Bbuf_15_U' of component 'mmult_Abuf_RAM_AUTO_1R1W' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2239]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_LOOP1_LOOP2' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP1_LOOP2.vhd:11' bound to instance 'grp_mmult_Pipeline_LOOP1_LOOP2_fu_242' of component 'mmult_mmult_Pipeline_LOOP1_LOOP2' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2256]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_LOOP1_LOOP2' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP1_LOOP2.vhd:244]
INFO: [Synth 8-3491] module 'mmult_flow_control_loop_pipe_sequential_init' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'mmult_flow_control_loop_pipe_sequential_init' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP1_LOOP2.vhd:363]
INFO: [Synth 8-638] synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_LOOP1_LOOP2' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP1_LOOP2.vhd:244]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_LOOP3_LOOP4' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:11' bound to instance 'grp_mmult_Pipeline_LOOP3_LOOP4_fu_284' of component 'mmult_mmult_Pipeline_LOOP3_LOOP4' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:2487]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_LOOP3_LOOP4' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:261]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U37' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2803]
INFO: [Synth 8-638] synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53' bound to instance 'mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/sw/xilinx/2023.2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/sw/xilinx/2023.2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U38' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2818]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U39' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2833]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U40' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2848]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U41' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2863]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U42' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2878]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U43' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2893]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U44' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2908]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U45' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2923]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U46' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2938]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U47' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2953]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U48' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2968]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U49' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2983]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U50' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:2998]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U51' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3013]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U52' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3028]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U53' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3043]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U54' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3058]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U55' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3073]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U56' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3088]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U57' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3103]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U58' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3118]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U59' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3133]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U60' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3148]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U61' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3163]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U62' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U63' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3193]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U64' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3208]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U65' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3223]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U66' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3238]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U67' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3253]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_5_full_dsp_1_U68' of component 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3268]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U69' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3283]
INFO: [Synth 8-638] synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53' bound to instance 'mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/ip/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U70' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3298]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U71' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3313]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U72' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3328]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U73' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3343]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U74' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3358]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U75' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3373]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U76' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3388]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U77' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3403]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U78' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3418]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U79' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3433]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U80' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3448]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U81' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3463]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U82' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3478]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U83' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3493]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U84' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3508]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U85' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3523]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U86' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3538]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U87' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3553]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U88' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3568]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U89' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3583]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U90' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3598]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U91' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3613]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U92' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3628]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U93' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3643]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U94' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3658]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U95' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3673]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U96' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U97' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3703]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U98' of component 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:3718]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_LOOP3_LOOP4' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP3_LOOP4.vhd:261]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_control_s_axi' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_control_s_axi.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'mmult_control_s_axi' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_control_s_axi.vhd:87]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:121]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_load' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:553]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_mem' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_mem' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_load' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_store' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:1103]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized4' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_mem__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_mem__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized4' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized6' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized6' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized8' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized8' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_store' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_read' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:1756]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_burst_converter' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_reg_slice' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_reg_slice' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_burst_converter' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_reg_slice__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_reg_slice__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_read' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_write' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2018]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized10' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized10' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_throttle' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized12' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl__parameterized7' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl__parameterized7' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized12' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_reg_slice__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_reg_slice__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_fifo__parameterized14' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_srl__parameterized9' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_srl__parameterized9' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_fifo__parameterized14' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_throttle' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_A_m_axi_reg_slice__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_reg_slice__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi_write' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_m_axi' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_A_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:121]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_load' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:553]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_mem' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_mem' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_load' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_store' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:1103]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized4' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_mem__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_mem__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized4' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized6' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized6' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized8' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized8' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_store' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_read' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:1756]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_burst_converter' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_reg_slice' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_reg_slice' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_burst_converter' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_reg_slice__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_reg_slice__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_read' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_write' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2018]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized10' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized10' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_throttle' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized12' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl__parameterized7' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl__parameterized7' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized12' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_reg_slice__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_reg_slice__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_fifo__parameterized14' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_srl__parameterized9' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_srl__parameterized9' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_fifo__parameterized14' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_throttle' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_m_axi_reg_slice__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_reg_slice__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi_write' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_m_axi' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_B_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:121]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_load' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:553]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_mem' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_mem' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_load' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_store' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:1103]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized4' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_mem__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_mem__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized4' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized6' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized6' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized8' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized8' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_store' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_read' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:1756]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_burst_converter' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_reg_slice' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_reg_slice' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_burst_converter' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_reg_slice__parameterized1' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_reg_slice__parameterized1' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_read' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_write' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2018]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized10' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized10' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_throttle' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized12' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl__parameterized7' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl__parameterized7' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized12' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_reg_slice__parameterized3' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_reg_slice__parameterized3' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_fifo__parameterized14' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_srl__parameterized9' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_srl__parameterized9' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_fifo__parameterized14' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_throttle' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_m_axi_reg_slice__parameterized5' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_reg_slice__parameterized5' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi_write' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_m_axi' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_C_m_axi.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'mmult' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'design_1_mmult_0_0' (0#1) [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/synth/design_1_mmult_0_0.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_control_s_axi.vhd:328]
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_C_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_C_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_C_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_C_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_B_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_B_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_B_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_B_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_B_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_B_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_B_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_B_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_A_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_A_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_A_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_A_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_A_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_A_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_A_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_A_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module mmult_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2617.918 ; gain = 736.184 ; free physical = 189 ; free virtual = 3639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2617.918 ; gain = 736.184 ; free physical = 176 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2617.918 ; gain = 736.184 ; free physical = 176 ; free virtual = 3631
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2617.918 ; gain = 0.000 ; free physical = 441 ; free virtual = 4102
INFO: [Netlist 29-17] Analyzing 3520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/constraints/mmult_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/constraints/mmult_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.637 ; gain = 0.000 ; free physical = 168 ; free virtual = 3948
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  FDE => FDRE: 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2855.543 ; gain = 17.871 ; free physical = 170 ; free virtual = 3937
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 3405 ; free virtual = 8001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 3404 ; free virtual = 8001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 3395 ; free virtual = 8001
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mmult_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mmult_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mmult_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mmult_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_m_axi_reg_slice__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 3480 ; free virtual = 8953
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fadd_32ns_32ns_32_5_full_dsp_1:/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U43/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U44/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U45/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U46/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U47/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U48/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U49/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U50/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U51/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U52/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U53/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U54/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U55/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U56/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U57/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U75/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U77/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U78/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U79/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U80/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U81/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U85/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U86/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U88/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U89/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U43/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U43/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U44/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U44/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U45/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U45/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U46/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U46/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U47/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U47/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U48/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U48/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U49/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U49/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U50/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U50/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U51/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U51/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U52/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U52/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U53/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U53/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U55/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U55/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U56/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U56/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U57/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U57/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U38/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U38/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__16.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U98/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U97/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U95/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U92/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U91/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U66/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U65/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U64/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U63/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U62/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U60/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U59/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U58/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U58/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U58/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U59/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U59/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U60/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U60/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U61/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U61/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U62/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U62/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U63/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U63/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U64/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U64/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U65/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U65/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U66/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U66/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__25.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U96/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U90/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U84/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U83/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U74/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U73/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U72/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U71/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U68/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U67/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U42/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U41/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U40/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv__31.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U69/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fmul_32ns_32ns_32_4_max_dsp_1.vhd:71]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U37/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r_reg' [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_fadd_32ns_32ns_32_5_full_dsp_1.vhd:71]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter51_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter51_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter51_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter51_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter51_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter51_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter51_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter51_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter51_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter51_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter56_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter56_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter56_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter56_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter56_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter56_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter56_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter56_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter56_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter56_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter52_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter52_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter52_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter52_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter52_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter52_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter52_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter52_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter52_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter52_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter57_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter57_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter57_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter57_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter57_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter57_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter57_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter57_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter57_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter57_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter53_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter53_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter53_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter53_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter53_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter53_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter53_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter53_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter53_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter53_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter58_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter58_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter58_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter58_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter58_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter58_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter58_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter58_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter58_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter58_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter54_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter54_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter54_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter54_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter54_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter54_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter54_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter54_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter54_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter54_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter59_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter59_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter59_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter59_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter59_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter59_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter59_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter59_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter59_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter59_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter55_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter55_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter55_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter55_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter55_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter55_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter55_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter55_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter55_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter55_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter60_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter60_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter60_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter60_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter60_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter60_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter60_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter60_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter60_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter60_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter56_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter56_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter56_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter56_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter56_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter56_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter56_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter56_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter56_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter56_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter61_reg_reg[1]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter61_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter61_reg_reg[2]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter61_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter61_reg_reg[3]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter61_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter61_reg_reg[4]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter61_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_1_reg_2482_pp0_iter61_reg_reg[5]' (FDE) to 'Abuf_14_addr_1_reg_2477_pp0_iter61_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter57_reg_reg[1]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter57_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter57_reg_reg[2]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter57_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter57_reg_reg[3]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter57_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter57_reg_reg[4]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter57_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Abuf_15_addr_reg_2402_pp0_iter57_reg_reg[5]' (FDE) to 'Abuf_14_addr_reg_2397_pp0_iter57_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U37/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U37/mmult_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/select_ln29_1_reg_860_reg' and it is trimmed from '6' to '1' bits. [/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.gen/sources_1/bd/design_1/ipshared/3535/hdl/vhdl/mmult_mmult_Pipeline_LOOP1_LOOP2.vhd:486]
WARNING: [Synth 8-3917] design mmult__GC0 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult__GC0 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult__GC0 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult__GC0 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C_m_axi_U/\load_unit/fifo_rreq/fifo_depth_gt1_gen.full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B_m_axi_U/\store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (A_m_axi_U/\store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B_m_axi_U/\store_unit/buff_wdata/fifo_depth_gt1_gen.full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (A_m_axi_U/\store_unit/buff_wdata/fifo_depth_gt1_gen.full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/tmp_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/fifo_rreq/fifo_depth_gt1_gen.empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/fifo_rreq/dout_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\load_unit/tmp_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[81] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_C_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_C_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:27 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2862 ; free virtual = 9876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:31 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2845 ; free virtual = 9859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2838 ; free virtual = 9855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Abuf_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/Bbuf_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/A_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_4/B_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:45 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2292 ; free virtual = 9317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/A_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/B_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:50 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2276 ; free virtual = 9334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:50 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2276 ; free virtual = 9334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2273 ; free virtual = 9332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2273 ; free virtual = 9332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2273 ; free virtual = 9332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2272 ; free virtual = 9331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_3089                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3049 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3029                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2983 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2962                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2916 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2895                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2849 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2828                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2782 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2761                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2715 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2694                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2648 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2627                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2581 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2560                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2514 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2493                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2447 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2426                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2380 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2359                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2313 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2292                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2246 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2225                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2179 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2158                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2112 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2091                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2045 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2024                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1978 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1957                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1911 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1890                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1844 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1823                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1777 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1756                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1710 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1689                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1643 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1622                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1576 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1555                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1509 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1488                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1442 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1421                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1375 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1354                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1308 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1287                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1241 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1220                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1174 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1153                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1107 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1086                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1040 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_978  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_979  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_976  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_949  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_950  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_947  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_920  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_921  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_918  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_891  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_892  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_889  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_862  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_863  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_860  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_833  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_834  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_831  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_804  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_805  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_802  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_775  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_776  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_773  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_746  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_747  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_744  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_717  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_718  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_715  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_688  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_689  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_686  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_659  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_660  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_657  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_630  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_631  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_628  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_601  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_602  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_599  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_572  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_573  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_570  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_543  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_544  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_541  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_514  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_515  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_512  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_485  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_486  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_483  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_456  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_457  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_454  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_427  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_428  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_425  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_398  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_399  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_396  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_369  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_370  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_367  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_340  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_341  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_338  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_311  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_312  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_309  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_282  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_283  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_280  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_253  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_254  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_251  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_224  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_225  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_222  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_195  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_196  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_193  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_166  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_167  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_164  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_137  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_138  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_135  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_108  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_109  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_106  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   239|
|2     |DSP48E1  |   160|
|7     |LUT1     |   219|
|8     |LUT2     |  1736|
|9     |LUT3     |  6063|
|10    |LUT4     |  2409|
|11    |LUT5     |  2671|
|12    |LUT6     |  2839|
|13    |MUXCY    |  2368|
|14    |RAMB18E1 |     3|
|16    |RAMB36E1 |    32|
|17    |SRL16E   |   735|
|18    |SRLC32E  |    12|
|19    |XORCY    |   800|
|20    |FDE      |    96|
|21    |FDRE     | 16764|
|22    |FDSE     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 2272 ; free virtual = 9331
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 341 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2855.543 ; gain = 736.184 ; free physical = 8020 ; free virtual = 15082
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:56 . Memory (MB): peak = 2855.543 ; gain = 973.809 ; free physical = 8034 ; free virtual = 15087
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2855.543 ; gain = 0.000 ; free physical = 8028 ; free virtual = 15081
INFO: [Netlist 29-17] Analyzing 3698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.555 ; gain = 0.000 ; free physical = 8006 ; free virtual = 15073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 640 instances
  FDE => FDRE: 96 instances

Synth Design complete | Checksum: d8c97a44
INFO: [Common 17-83] Releasing license: Synthesis
813 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2879.590 ; gain = 1353.516 ; free physical = 8005 ; free virtual = 15072
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7476.267; main = 1349.321; forked = 6216.604
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16253.859; main = 2879.559; forked = 13422.324
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.566 ; gain = 0.000 ; free physical = 8001 ; free virtual = 15071
INFO: [Common 17-1381] The checkpoint '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/design_1_mmult_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mmult_0_0, cache-ID = b7bbc019899a5cb3
config_ip_cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.566 ; gain = 0.000 ; free physical = 7935 ; free virtual = 15062
INFO: [Coretcl 2-1174] Renamed 3351 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.566 ; gain = 0.000 ; free physical = 7956 ; free virtual = 15056
INFO: [Common 17-1381] The checkpoint '/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.runs/design_1_mmult_0_0_synth_1/design_1_mmult_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mmult_0_0_utilization_synth.rpt -pb design_1_mmult_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 12:20:44 2024...
