<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: dw_spi_reg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dw_spi_reg Struct Reference<div class="ingroups"><a class="el" href="group___d_e_v_i_c_e___d_w___s_p_i.html">Designware SPI Driver</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w___s_p_i___r_e_g_s_t_r_u_c_t.html">DesignWare SPI Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DesignWare SPI register structure.  
 <a href="structdw__spi__reg.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acdc025848a401ba791b40a62e164fb11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#acdc025848a401ba791b40a62e164fb11">CTRLR0</a></td></tr>
<tr class="separator:acdc025848a401ba791b40a62e164fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41658f7c7f8eace04f4076ffff9cf84c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a41658f7c7f8eace04f4076ffff9cf84c">CTRLR1</a></td></tr>
<tr class="separator:a41658f7c7f8eace04f4076ffff9cf84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b08cecba0c364ff225df20dbcc288ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a4b08cecba0c364ff225df20dbcc288ca">SSIENR</a></td></tr>
<tr class="separator:a4b08cecba0c364ff225df20dbcc288ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52f2ab5d54089487adf24f73e554160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#aa52f2ab5d54089487adf24f73e554160">MWCR</a></td></tr>
<tr class="separator:aa52f2ab5d54089487adf24f73e554160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d61e0347f2e667afde73a85028ffb49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a4d61e0347f2e667afde73a85028ffb49">SER</a></td></tr>
<tr class="separator:a4d61e0347f2e667afde73a85028ffb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387f9a0838c5901a80e36581b354fd39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a387f9a0838c5901a80e36581b354fd39">BAUDR</a></td></tr>
<tr class="separator:a387f9a0838c5901a80e36581b354fd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376b1773c17a3a92941a030647d4220d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a376b1773c17a3a92941a030647d4220d">TXFTLR</a></td></tr>
<tr class="separator:a376b1773c17a3a92941a030647d4220d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cbea2642a302397f95e3bc0f38ad75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a62cbea2642a302397f95e3bc0f38ad75">RXFTLR</a></td></tr>
<tr class="separator:a62cbea2642a302397f95e3bc0f38ad75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aebe9cd801fa5d793cb45ec017a070c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a0aebe9cd801fa5d793cb45ec017a070c">TXFLR</a></td></tr>
<tr class="separator:a0aebe9cd801fa5d793cb45ec017a070c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09941c058ead4f187597d66d9691e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ac09941c058ead4f187597d66d9691e0e">RXFLR</a></td></tr>
<tr class="separator:ac09941c058ead4f187597d66d9691e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081f4304e18753e5e8d0afd71ccca45e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a081f4304e18753e5e8d0afd71ccca45e">SR</a></td></tr>
<tr class="separator:a081f4304e18753e5e8d0afd71ccca45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b76949f8a5606dfd2cb946a3caa3755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a1b76949f8a5606dfd2cb946a3caa3755">IMR</a></td></tr>
<tr class="separator:a1b76949f8a5606dfd2cb946a3caa3755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ad502ba7dbb2aab5f87c782b28f02622d">ISR</a></td></tr>
<tr class="separator:ad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd024ac20c9194a6560189b9cee1ad70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#afd024ac20c9194a6560189b9cee1ad70">RISR</a></td></tr>
<tr class="separator:afd024ac20c9194a6560189b9cee1ad70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed6c6083cdfa85ad89c761fceed755e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a6ed6c6083cdfa85ad89c761fceed755e">TXOICR</a></td></tr>
<tr class="separator:a6ed6c6083cdfa85ad89c761fceed755e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f1a143d516c8e4849adcf3802405a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#af5f1a143d516c8e4849adcf3802405a3">RXOICR</a></td></tr>
<tr class="separator:af5f1a143d516c8e4849adcf3802405a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3ceaa4c2ae06ace9539499dc62b1f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a0a3ceaa4c2ae06ace9539499dc62b1f2">RXUICR</a></td></tr>
<tr class="separator:a0a3ceaa4c2ae06ace9539499dc62b1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7317567ee4cb762d3aa3e5dd633c92d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a7317567ee4cb762d3aa3e5dd633c92d6">MSTICR</a></td></tr>
<tr class="separator:a7317567ee4cb762d3aa3e5dd633c92d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97920ee894291c9cfe747e7676e17d01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a97920ee894291c9cfe747e7676e17d01">ICR</a></td></tr>
<tr class="separator:a97920ee894291c9cfe747e7676e17d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc738e898b14c4a534f073004dc83fbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#afc738e898b14c4a534f073004dc83fbd">DMACR</a></td></tr>
<tr class="separator:afc738e898b14c4a534f073004dc83fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9450f5d4ff028a4996074cd8602ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a1a9450f5d4ff028a4996074cd8602ef7">DMATDLR</a></td></tr>
<tr class="separator:a1a9450f5d4ff028a4996074cd8602ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c345715797201de78d11dc1166315d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ab5c345715797201de78d11dc1166315d">DMARDLR</a></td></tr>
<tr class="separator:ab5c345715797201de78d11dc1166315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632e9cb3605beb6d6a31c5a9b8e7721d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a632e9cb3605beb6d6a31c5a9b8e7721d">IDR</a></td></tr>
<tr class="separator:a632e9cb3605beb6d6a31c5a9b8e7721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289ae0648f677f3a7669ead53b3f453c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a289ae0648f677f3a7669ead53b3f453c">SSI_VER_ID</a></td></tr>
<tr class="separator:a289ae0648f677f3a7669ead53b3f453c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f206fc33160f38663f7de5102dd716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a26f206fc33160f38663f7de5102dd716">DATAREG</a></td></tr>
<tr class="separator:a26f206fc33160f38663f7de5102dd716"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DesignWare SPI register structure. </p>
<p>Detailed struct description of DesignWare SPI block register information, implementation of dev_spi_info::spi_regs </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a387f9a0838c5901a80e36581b354fd39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387f9a0838c5901a80e36581b354fd39">&#9670;&nbsp;</a></span>BAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX and RX FIFO Control Register SPI Transmit FIFO Threshold Level Register (0x18) </p>

</div>
</div>
<a id="acdc025848a401ba791b40a62e164fb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc025848a401ba791b40a62e164fb11">&#9670;&nbsp;</a></span>CTRLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRLR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Control Register</p>
<p>&lt; SPI Control Register 0 (0x0) SPI Control Register 1 (0x4) </p>

</div>
</div>
<a id="a41658f7c7f8eace04f4076ffff9cf84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41658f7c7f8eace04f4076ffff9cf84c">&#9670;&nbsp;</a></span>CTRLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTRLR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Register SPI Enable Register (0x8) </p>

</div>
</div>
<a id="a26f206fc33160f38663f7de5102dd716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f206fc33160f38663f7de5102dd716">&#9670;&nbsp;</a></span>DATAREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DATAREG</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc738e898b14c4a534f073004dc83fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc738e898b14c4a534f073004dc83fbd">&#9670;&nbsp;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Transmit Data Level (0x50) </p>

</div>
</div>
<a id="ab5c345715797201de78d11dc1166315d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c345715797201de78d11dc1166315d">&#9670;&nbsp;</a></span>DMARDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMARDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Identification Register (0x58) </p>

</div>
</div>
<a id="a1a9450f5d4ff028a4996074cd8602ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9450f5d4ff028a4996074cd8602ef7">&#9670;&nbsp;</a></span>DMATDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMATDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Receive Data Level (0x54) </p>

</div>
</div>
<a id="a97920ee894291c9cfe747e7676e17d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97920ee894291c9cfe747e7676e17d01">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register (0x4C) </p>

</div>
</div>
<a id="a632e9cb3605beb6d6a31c5a9b8e7721d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632e9cb3605beb6d6a31c5a9b8e7721d">&#9670;&nbsp;</a></span>IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CoreKit ID Register (Value after Reset : 0x3332322A) (0x5C) </p>

</div>
</div>
<a id="a1b76949f8a5606dfd2cb946a3caa3755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b76949f8a5606dfd2cb946a3caa3755">&#9670;&nbsp;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Interrupt Status Register (0x30) </p>

</div>
</div>
<a id="ad502ba7dbb2aab5f87c782b28f02622d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad502ba7dbb2aab5f87c782b28f02622d">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Raw Interrupt Status Register (0x34) </p>

</div>
</div>
<a id="a7317567ee4cb762d3aa3e5dd633c92d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7317567ee4cb762d3aa3e5dd633c92d6">&#9670;&nbsp;</a></span>MSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Interrupt Clear Register (0x48) </p>

</div>
</div>
<a id="aa52f2ab5d54089487adf24f73e554160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52f2ab5d54089487adf24f73e554160">&#9670;&nbsp;</a></span>MWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Slave Enable Register (0x10) </p>

</div>
</div>
<a id="afd024ac20c9194a6560189b9cee1ad70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd024ac20c9194a6560189b9cee1ad70">&#9670;&nbsp;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmit FIFO Overflow Interrupt Clear Register (0x38) </p>

</div>
</div>
<a id="ac09941c058ead4f187597d66d9691e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09941c058ead4f187597d66d9691e0e">&#9670;&nbsp;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Status Register (0x28) </p>

</div>
</div>
<a id="a62cbea2642a302397f95e3bc0f38ad75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cbea2642a302397f95e3bc0f38ad75">&#9670;&nbsp;</a></span>RXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmit FIFO Level Register (0x20) </p>

</div>
</div>
<a id="af5f1a143d516c8e4849adcf3802405a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5f1a143d516c8e4849adcf3802405a3">&#9670;&nbsp;</a></span>RXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Underflow Interrupt Clear Register (0x40) </p>

</div>
</div>
<a id="a0a3ceaa4c2ae06ace9539499dc62b1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3ceaa4c2ae06ace9539499dc62b1f2">&#9670;&nbsp;</a></span>RXUICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RXUICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Multi-Master Interrupt Clear Register (0x44) </p>

</div>
</div>
<a id="a4d61e0347f2e667afde73a85028ffb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d61e0347f2e667afde73a85028ffb49">&#9670;&nbsp;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Baud Rate Select Register (0x14) </p>

</div>
</div>
<a id="a081f4304e18753e5e8d0afd71ccca45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081f4304e18753e5e8d0afd71ccca45e">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable/Disable/Control Registers SPI Interrupt Mask Register (0x2C) </p>

</div>
</div>
<a id="a289ae0648f677f3a7669ead53b3f453c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289ae0648f677f3a7669ead53b3f453c">&#9670;&nbsp;</a></span>SSI_VER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SSI_VER_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register SPI DATA Register for both Read and Write (0x60) </p>

</div>
</div>
<a id="a4b08cecba0c364ff225df20dbcc288ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b08cecba0c364ff225df20dbcc288ca">&#9670;&nbsp;</a></span>SSIENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SSIENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Microwire Control Register (0xC) </p>

</div>
</div>
<a id="a0aebe9cd801fa5d793cb45ec017a070c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aebe9cd801fa5d793cb45ec017a070c">&#9670;&nbsp;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Level Register (0x24) </p>

</div>
</div>
<a id="a376b1773c17a3a92941a030647d4220d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376b1773c17a3a92941a030647d4220d">&#9670;&nbsp;</a></span>TXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Threshold Level Register (0x1C) </p>

</div>
</div>
<a id="a6ed6c6083cdfa85ad89c761fceed755e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed6c6083cdfa85ad89c761fceed755e">&#9670;&nbsp;</a></span>TXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Overflow Interrupt Clear Register (0x3C) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>openthread-master/third_party/synopsys/embarc_emsk_bsp/device/designware/spi/<a class="el" href="dw__spi_8h_source.html">dw_spi.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:08 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
