
STM407-gto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008948  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  08008ad8  08008ad8  00018ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009118  08009118  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08009118  08009118  00019118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009120  08009120  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009120  08009120  00019120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009124  08009124  00019124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08009128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  200000a8  080091d0  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  080091d0  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015192  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f7c  00000000  00000000  0003526a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  000381e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f0  00000000  00000000  00039500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b90  00000000  00000000  0003a6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014124  00000000  00000000  0003f280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7580  00000000  00000000  000533a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012a924  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005994  00000000  00000000  0012a978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ac0 	.word	0x08008ac0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08008ac0 	.word	0x08008ac0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5100)
/**
@brief  This function writes the data into W5200 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	460b      	mov	r3, r1
 8000582:	70fb      	strb	r3, [r7, #3]
   WIZCHIP_CRITICAL_ENTER();
 8000584:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	4798      	blx	r3
   WIZCHIP.CS._select();
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 800058c:	691b      	ldr	r3, [r3, #16]
 800058e:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0xF0);
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 8000592:	69db      	ldr	r3, [r3, #28]
 8000594:	20f0      	movs	r0, #240	; 0xf0
 8000596:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8000598:	4b0d      	ldr	r3, [pc, #52]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 800059a:	69db      	ldr	r3, [r3, #28]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	0a12      	lsrs	r2, r2, #8
 80005a0:	b2d2      	uxtb	r2, r2
 80005a2:	4610      	mov	r0, r2
 80005a4:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 80005a6:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	4610      	mov	r0, r2
 80005b0:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 80005b2:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	78fa      	ldrb	r2, [r7, #3]
 80005b8:	4610      	mov	r0, r2
 80005ba:	4798      	blx	r3
   WIZCHIP.IF.BUS._write_data(IDM_DR,wb);
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"
#endif

   WIZCHIP.CS._deselect();
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005be:	695b      	ldr	r3, [r3, #20]
 80005c0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80005c2:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <WIZCHIP_WRITE+0x58>)
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	4798      	blx	r3
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000004 	.word	0x20000004

080005d4 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5200 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 80005dc:	4b13      	ldr	r3, [pc, #76]	; (800062c <WIZCHIP_READ+0x58>)
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <WIZCHIP_READ+0x58>)
 80005e4:	691b      	ldr	r3, [r3, #16]
 80005e6:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0x0F);
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <WIZCHIP_READ+0x58>)
 80005ea:	69db      	ldr	r3, [r3, #28]
 80005ec:	200f      	movs	r0, #15
 80005ee:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <WIZCHIP_READ+0x58>)
 80005f2:	69db      	ldr	r3, [r3, #28]
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	0a12      	lsrs	r2, r2, #8
 80005f8:	b2d2      	uxtb	r2, r2
 80005fa:	4610      	mov	r0, r2
 80005fc:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <WIZCHIP_READ+0x58>)
 8000600:	69db      	ldr	r3, [r3, #28]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	4610      	mov	r0, r2
 8000608:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <WIZCHIP_READ+0x58>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	4798      	blx	r3
 8000610:	4603      	mov	r3, r0
 8000612:	73fb      	strb	r3, [r7, #15]

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <WIZCHIP_READ+0x58>)
 8000616:	695b      	ldr	r3, [r3, #20]
 8000618:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800061a:	4b04      	ldr	r3, [pc, #16]	; (800062c <WIZCHIP_READ+0x58>)
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	4798      	blx	r3
   return ret;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000004 	.word	0x20000004

08000630 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5200 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	4613      	mov	r3, r2
 800063c:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	82fb      	strh	r3, [r7, #22]

   WIZCHIP_CRITICAL_ENTER();
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8000648:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800064a:	691b      	ldr	r3, [r3, #16]
 800064c:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  for(i = 0; i < len; i++)
 800064e:	2300      	movs	r3, #0
 8000650:	82fb      	strh	r3, [r7, #22]
 8000652:	e02a      	b.n	80006aa <WIZCHIP_WRITE_BUF+0x7a>
  {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 8000654:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(0xF0);
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	20f0      	movs	r0, #240	; 0xf0
 8000660:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0xFF00) >>  8);
 8000662:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	b291      	uxth	r1, r2
 800066a:	8afa      	ldrh	r2, [r7, #22]
 800066c:	440a      	add	r2, r1
 800066e:	b292      	uxth	r2, r2
 8000670:	0a12      	lsrs	r2, r2, #8
 8000672:	b292      	uxth	r2, r2
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	4610      	mov	r0, r2
 8000678:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0x00FF) >>  0);
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	b2d1      	uxtb	r1, r2
 8000682:	8afa      	ldrh	r2, [r7, #22]
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	440a      	add	r2, r1
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	4610      	mov	r0, r2
 800068c:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);    // Data write (write 1byte data)
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 8000690:	69db      	ldr	r3, [r3, #28]
 8000692:	8afa      	ldrh	r2, [r7, #22]
 8000694:	68b9      	ldr	r1, [r7, #8]
 8000696:	440a      	add	r2, r1
 8000698:	7812      	ldrb	r2, [r2, #0]
 800069a:	4610      	mov	r0, r2
 800069c:	4798      	blx	r3
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 800069e:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006a0:	695b      	ldr	r3, [r3, #20]
 80006a2:	4798      	blx	r3
  for(i = 0; i < len; i++)
 80006a4:	8afb      	ldrh	r3, [r7, #22]
 80006a6:	3301      	adds	r3, #1
 80006a8:	82fb      	strh	r3, [r7, #22]
 80006aa:	8afa      	ldrh	r2, [r7, #22]
 80006ac:	88fb      	ldrh	r3, [r7, #6]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d3d0      	bcc.n	8000654 <WIZCHIP_WRITE_BUF+0x24>

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif
   
   WIZCHIP.CS._deselect();  //M20150601 : Moved here.
 80006b2:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006b8:	4b03      	ldr	r3, [pc, #12]	; (80006c8 <WIZCHIP_WRITE_BUF+0x98>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	4798      	blx	r3
}
 80006be:	bf00      	nop
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000004 	.word	0x20000004

080006cc <WIZCHIP_READ_BUF>:
/**
@brief  This function reads into W5200 memory(Buffer)
*/ 

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b087      	sub	sp, #28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	4613      	mov	r3, r2
 80006d8:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	82fb      	strh	r3, [r7, #22]
   WIZCHIP_CRITICAL_ENTER();
 80006de:	4b21      	ldr	r3, [pc, #132]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006e6:	691b      	ldr	r3, [r3, #16]
 80006e8:	4798      	blx	r3
   
   #if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   for(i = 0; i < len; i++)
 80006ea:	2300      	movs	r3, #0
 80006ec:	82fb      	strh	r3, [r7, #22]
 80006ee:	e02a      	b.n	8000746 <WIZCHIP_READ_BUF+0x7a>
   {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 80006f0:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006f2:	691b      	ldr	r3, [r3, #16]
 80006f4:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte(0x0F);
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	200f      	movs	r0, #15
 80006fc:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0xFF00) >>  8);
 80006fe:	4b19      	ldr	r3, [pc, #100]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	b291      	uxth	r1, r2
 8000706:	8afa      	ldrh	r2, [r7, #22]
 8000708:	440a      	add	r2, r1
 800070a:	b292      	uxth	r2, r2
 800070c:	0a12      	lsrs	r2, r2, #8
 800070e:	b292      	uxth	r2, r2
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	4610      	mov	r0, r2
 8000714:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0x00FF) >>  0);
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000718:	69db      	ldr	r3, [r3, #28]
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	b2d1      	uxtb	r1, r2
 800071e:	8afa      	ldrh	r2, [r7, #22]
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	440a      	add	r2, r1
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	4610      	mov	r0, r2
 8000728:	4798      	blx	r3
      pBuf[i] = WIZCHIP.IF.SPI._read_byte(); 
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	8afa      	ldrh	r2, [r7, #22]
 8000730:	68b9      	ldr	r1, [r7, #8]
 8000732:	188c      	adds	r4, r1, r2
 8000734:	4798      	blx	r3
 8000736:	4603      	mov	r3, r0
 8000738:	7023      	strb	r3, [r4, #0]
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4798      	blx	r3
   for(i = 0; i < len; i++)
 8000740:	8afb      	ldrh	r3, [r7, #22]
 8000742:	3301      	adds	r3, #1
 8000744:	82fb      	strh	r3, [r7, #22]
 8000746:	8afa      	ldrh	r2, [r7, #22]
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	429a      	cmp	r2, r3
 800074c:	d3d0      	bcc.n	80006f0 <WIZCHIP_READ_BUF+0x24>
   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif

   WIZCHIP.CS._deselect();    //M20150601 : Moved Here.
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000754:	4b03      	ldr	r3, [pc, #12]	; (8000764 <WIZCHIP_READ_BUF+0x98>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	4798      	blx	r3
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	bd90      	pop	{r4, r7, pc}
 8000762:	bf00      	nop
 8000764:	20000004 	.word	0x20000004

08000768 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8000768:	b590      	push	{r4, r7, lr}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000772:	2300      	movs	r3, #0
 8000774:	81fb      	strh	r3, [r7, #14]
 8000776:	2300      	movs	r3, #0
 8000778:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	3304      	adds	r3, #4
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	3320      	adds	r3, #32
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff26 	bl	80005d4 <WIZCHIP_READ>
 8000788:	4603      	mov	r3, r0
 800078a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800078c:	89bb      	ldrh	r3, [r7, #12]
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	b29c      	uxth	r4, r3
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	3304      	adds	r3, #4
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	3321      	adds	r3, #33	; 0x21
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff1a 	bl	80005d4 <WIZCHIP_READ>
 80007a0:	4603      	mov	r3, r0
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	4423      	add	r3, r4
 80007a6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80007a8:	89bb      	ldrh	r3, [r7, #12]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d016      	beq.n	80007dc <getSn_TX_FSR+0x74>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	3304      	adds	r3, #4
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	3320      	adds	r3, #32
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff0c 	bl	80005d4 <WIZCHIP_READ>
 80007bc:	4603      	mov	r3, r0
 80007be:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80007c0:	89fb      	ldrh	r3, [r7, #14]
 80007c2:	021b      	lsls	r3, r3, #8
 80007c4:	b29c      	uxth	r4, r3
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	3304      	adds	r3, #4
 80007ca:	021b      	lsls	r3, r3, #8
 80007cc:	3321      	adds	r3, #33	; 0x21
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff00 	bl	80005d4 <WIZCHIP_READ>
 80007d4:	4603      	mov	r3, r0
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	4423      	add	r3, r4
 80007da:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80007dc:	89fa      	ldrh	r2, [r7, #14]
 80007de:	89bb      	ldrh	r3, [r7, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d1ca      	bne.n	800077a <getSn_TX_FSR+0x12>
   return val;
 80007e4:	89fb      	ldrh	r3, [r7, #14]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd90      	pop	{r4, r7, pc}

080007ee <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80007ee:	b590      	push	{r4, r7, lr}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	81fb      	strh	r3, [r7, #14]
 80007fc:	2300      	movs	r3, #0
 80007fe:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	3304      	adds	r3, #4
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	3326      	adds	r3, #38	; 0x26
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff fee3 	bl	80005d4 <WIZCHIP_READ>
 800080e:	4603      	mov	r3, r0
 8000810:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000812:	89bb      	ldrh	r3, [r7, #12]
 8000814:	021b      	lsls	r3, r3, #8
 8000816:	b29c      	uxth	r4, r3
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	3304      	adds	r3, #4
 800081c:	021b      	lsls	r3, r3, #8
 800081e:	3327      	adds	r3, #39	; 0x27
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fed7 	bl	80005d4 <WIZCHIP_READ>
 8000826:	4603      	mov	r3, r0
 8000828:	b29b      	uxth	r3, r3
 800082a:	4423      	add	r3, r4
 800082c:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800082e:	89bb      	ldrh	r3, [r7, #12]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d016      	beq.n	8000862 <getSn_RX_RSR+0x74>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	3304      	adds	r3, #4
 8000838:	021b      	lsls	r3, r3, #8
 800083a:	3326      	adds	r3, #38	; 0x26
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fec9 	bl	80005d4 <WIZCHIP_READ>
 8000842:	4603      	mov	r3, r0
 8000844:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000846:	89fb      	ldrh	r3, [r7, #14]
 8000848:	021b      	lsls	r3, r3, #8
 800084a:	b29c      	uxth	r4, r3
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	3304      	adds	r3, #4
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	3327      	adds	r3, #39	; 0x27
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff febd 	bl	80005d4 <WIZCHIP_READ>
 800085a:	4603      	mov	r3, r0
 800085c:	b29b      	uxth	r3, r3
 800085e:	4423      	add	r3, r4
 8000860:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000862:	89fa      	ldrh	r2, [r7, #14]
 8000864:	89bb      	ldrh	r3, [r7, #12]
 8000866:	429a      	cmp	r2, r3
 8000868:	d1ca      	bne.n	8000800 <getSn_RX_RSR+0x12>
   return val;
 800086a:	89fb      	ldrh	r3, [r7, #14]
}
 800086c:	4618      	mov	r0, r3
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	bd90      	pop	{r4, r7, pc}

08000874 <getSn_RxBASE>:

/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////
uint32_t getSn_RxBASE(uint8_t sn)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t rxbase = _W5100_IO_BASE_ + _WIZCHIP_IO_RXBUF_;
#else   
   uint32_t rxbase = _WIZCHIP_IO_RXBUF_;
 800087e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000882:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8000884:	2300      	movs	r3, #0
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	e020      	b.n	80008cc <getSn_RxBASE+0x58>
      rxbase += getSn_RxMAX(i);
 800088a:	201a      	movs	r0, #26
 800088c:	f7ff fea2 	bl	80005d4 <WIZCHIP_READ>
 8000890:	4603      	mov	r3, r0
 8000892:	4619      	mov	r1, r3
 8000894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	2203      	movs	r2, #3
 800089c:	fa02 f303 	lsl.w	r3, r2, r3
 80008a0:	ea01 0203 	and.w	r2, r1, r3
 80008a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	fa42 f303 	asr.w	r3, r2, r3
 80008ae:	2201      	movs	r2, #1
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	461a      	mov	r2, r3
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	4413      	add	r3, r2
 80008be:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 80008c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	3301      	adds	r3, #1
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	73fb      	strb	r3, [r7, #15]
 80008cc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	dbd9      	blt.n	800088a <getSn_RxBASE+0x16>

   return rxbase;
 80008d6:	68bb      	ldr	r3, [r7, #8]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}

080008e0 <getSn_TxBASE>:

uint32_t getSn_TxBASE(uint8_t sn)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t txbase = _W5100_IO_BASE_ + _WIZCHIP_IO_TXBUF_;
#else   
   uint32_t txbase = _WIZCHIP_IO_TXBUF_;
 80008ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008ee:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	73fb      	strb	r3, [r7, #15]
 80008f4:	e020      	b.n	8000938 <getSn_TxBASE+0x58>
      txbase += getSn_TxMAX(i);
 80008f6:	201b      	movs	r0, #27
 80008f8:	f7ff fe6c 	bl	80005d4 <WIZCHIP_READ>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4619      	mov	r1, r3
 8000900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	2203      	movs	r2, #3
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	ea01 0203 	and.w	r2, r1, r3
 8000910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	fa42 f303 	asr.w	r3, r2, r3
 800091a:	2201      	movs	r2, #1
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	b29b      	uxth	r3, r3
 8000922:	029b      	lsls	r3, r3, #10
 8000924:	461a      	mov	r2, r3
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	4413      	add	r3, r2
 800092a:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 800092c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	3301      	adds	r3, #1
 8000934:	b2db      	uxtb	r3, r3
 8000936:	73fb      	strb	r3, [r7, #15]
 8000938:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	429a      	cmp	r2, r3
 8000940:	dbd9      	blt.n	80008f6 <getSn_TxBASE+0x16>
   return txbase;
 8000942:	68bb      	ldr	r3, [r7, #8]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <wiz_send_data>:
the data in transmite buffer. Here also take care of the condition while it exceed
the Tx memory uper-bound of socket.

*/
void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800094c:	b590      	push	{r4, r7, lr}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
 8000958:	4613      	mov	r3, r2
 800095a:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint16_t dst_ptr;

  ptr = getSn_TX_WR(sn);
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	3304      	adds	r3, #4
 8000960:	021b      	lsls	r3, r3, #8
 8000962:	3324      	adds	r3, #36	; 0x24
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fe35 	bl	80005d4 <WIZCHIP_READ>
 800096a:	4603      	mov	r3, r0
 800096c:	b29b      	uxth	r3, r3
 800096e:	021b      	lsls	r3, r3, #8
 8000970:	b29c      	uxth	r4, r3
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	3304      	adds	r3, #4
 8000976:	021b      	lsls	r3, r3, #8
 8000978:	3325      	adds	r3, #37	; 0x25
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff fe2a 	bl	80005d4 <WIZCHIP_READ>
 8000980:	4603      	mov	r3, r0
 8000982:	b29b      	uxth	r3, r3
 8000984:	4423      	add	r3, r4
 8000986:	81fb      	strh	r3, [r7, #14]

  dst_mask = ptr & getSn_TxMASK(sn);
 8000988:	201b      	movs	r0, #27
 800098a:	f7ff fe23 	bl	80005d4 <WIZCHIP_READ>
 800098e:	4603      	mov	r3, r0
 8000990:	4619      	mov	r1, r3
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	2203      	movs	r2, #3
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	ea01 0203 	and.w	r2, r1, r3
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	fa42 f303 	asr.w	r3, r2, r3
 80009a8:	2201      	movs	r2, #1
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	029b      	lsls	r3, r3, #10
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	3b01      	subs	r3, #1
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	b21a      	sxth	r2, r3
 80009ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009be:	4013      	ands	r3, r2
 80009c0:	b21b      	sxth	r3, r3
 80009c2:	81bb      	strh	r3, [r7, #12]
  dst_ptr = getSn_TxBASE(sn) + dst_mask;
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ff8a 	bl	80008e0 <getSn_TxBASE>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	89bb      	ldrh	r3, [r7, #12]
 80009d2:	4413      	add	r3, r2
 80009d4:	817b      	strh	r3, [r7, #10]
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 80009d6:	89ba      	ldrh	r2, [r7, #12]
 80009d8:	88bb      	ldrh	r3, [r7, #4]
 80009da:	18d4      	adds	r4, r2, r3
 80009dc:	201b      	movs	r0, #27
 80009de:	f7ff fdf9 	bl	80005d4 <WIZCHIP_READ>
 80009e2:	4603      	mov	r3, r0
 80009e4:	4619      	mov	r1, r3
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	2203      	movs	r2, #3
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	ea01 0203 	and.w	r2, r1, r3
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	fa42 f303 	asr.w	r3, r2, r3
 80009fc:	2201      	movs	r2, #1
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	029b      	lsls	r3, r3, #10
 8000a06:	429c      	cmp	r4, r3
 8000a08:	dd33      	ble.n	8000a72 <wiz_send_data+0x126>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 8000a0a:	201b      	movs	r0, #27
 8000a0c:	f7ff fde2 	bl	80005d4 <WIZCHIP_READ>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4619      	mov	r1, r3
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	2203      	movs	r2, #3
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	ea01 0203 	and.w	r2, r1, r3
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	fa42 f303 	asr.w	r3, r2, r3
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	029b      	lsls	r3, r3, #10
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	89bb      	ldrh	r3, [r7, #12]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	813b      	strh	r3, [r7, #8]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8000a3c:	897b      	ldrh	r3, [r7, #10]
 8000a3e:	893a      	ldrh	r2, [r7, #8]
 8000a40:	6839      	ldr	r1, [r7, #0]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fdf4 	bl	8000630 <WIZCHIP_WRITE_BUF>
    wizdata += size;
 8000a48:	893b      	ldrh	r3, [r7, #8]
 8000a4a:	683a      	ldr	r2, [r7, #0]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	603b      	str	r3, [r7, #0]
    size = len - size;
 8000a50:	88ba      	ldrh	r2, [r7, #4]
 8000a52:	893b      	ldrh	r3, [r7, #8]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	813b      	strh	r3, [r7, #8]
    dst_ptr = getSn_TxBASE(sn);
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff ff40 	bl	80008e0 <getSn_TxBASE>
 8000a60:	4603      	mov	r3, r0
 8000a62:	817b      	strh	r3, [r7, #10]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8000a64:	897b      	ldrh	r3, [r7, #10]
 8000a66:	893a      	ldrh	r2, [r7, #8]
 8000a68:	6839      	ldr	r1, [r7, #0]
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fde0 	bl	8000630 <WIZCHIP_WRITE_BUF>
 8000a70:	e005      	b.n	8000a7e <wiz_send_data+0x132>
  } 
  else
  {
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, len);
 8000a72:	897b      	ldrh	r3, [r7, #10]
 8000a74:	88ba      	ldrh	r2, [r7, #4]
 8000a76:	6839      	ldr	r1, [r7, #0]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff fdd9 	bl	8000630 <WIZCHIP_WRITE_BUF>
  }

  ptr += len;
 8000a7e:	89fa      	ldrh	r2, [r7, #14]
 8000a80:	88bb      	ldrh	r3, [r7, #4]
 8000a82:	4413      	add	r3, r2
 8000a84:	81fb      	strh	r3, [r7, #14]

  setSn_TX_WR(sn, ptr);  
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	3304      	adds	r3, #4
 8000a8a:	021b      	lsls	r3, r3, #8
 8000a8c:	3324      	adds	r3, #36	; 0x24
 8000a8e:	461a      	mov	r2, r3
 8000a90:	89fb      	ldrh	r3, [r7, #14]
 8000a92:	0a1b      	lsrs	r3, r3, #8
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	f7ff fd6c 	bl	8000578 <WIZCHIP_WRITE>
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	3304      	adds	r3, #4
 8000aa4:	021b      	lsls	r3, r3, #8
 8000aa6:	3325      	adds	r3, #37	; 0x25
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	89fb      	ldrh	r3, [r7, #14]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4610      	mov	r0, r2
 8000ab2:	f7ff fd61 	bl	8000578 <WIZCHIP_WRITE>
}
 8000ab6:	bf00      	nop
 8000ab8:	3714      	adds	r7, #20
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd90      	pop	{r4, r7, pc}

08000abe <wiz_recv_data>:
It calculate the actual physical address where one has to read
the data from Receive buffer. Here also take care of the condition while it exceed
the Rx memory uper-bound of socket.
*/
void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000abe:	b590      	push	{r4, r7, lr}
 8000ac0:	b085      	sub	sp, #20
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	6039      	str	r1, [r7, #0]
 8000ac8:	71fb      	strb	r3, [r7, #7]
 8000aca:	4613      	mov	r3, r2
 8000acc:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint16_t src_ptr;

  ptr = getSn_RX_RD(sn);
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	021b      	lsls	r3, r3, #8
 8000ad4:	3328      	adds	r3, #40	; 0x28
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff fd7c 	bl	80005d4 <WIZCHIP_READ>
 8000adc:	4603      	mov	r3, r0
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	021b      	lsls	r3, r3, #8
 8000ae2:	b29c      	uxth	r4, r3
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	021b      	lsls	r3, r3, #8
 8000aea:	3329      	adds	r3, #41	; 0x29
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fd71 	bl	80005d4 <WIZCHIP_READ>
 8000af2:	4603      	mov	r3, r0
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	4423      	add	r3, r4
 8000af8:	81fb      	strh	r3, [r7, #14]
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 8000afa:	201a      	movs	r0, #26
 8000afc:	f7ff fd6a 	bl	80005d4 <WIZCHIP_READ>
 8000b00:	4603      	mov	r3, r0
 8000b02:	4619      	mov	r1, r3
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	2203      	movs	r2, #3
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	ea01 0203 	and.w	r2, r1, r3
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	fa42 f303 	asr.w	r3, r2, r3
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	029b      	lsls	r3, r3, #10
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	3b01      	subs	r3, #1
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	81bb      	strh	r3, [r7, #12]
  src_ptr = (getSn_RxBASE(sn) + src_mask);
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fe9e 	bl	8000874 <getSn_RxBASE>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	89bb      	ldrh	r3, [r7, #12]
 8000b3e:	4413      	add	r3, r2
 8000b40:	817b      	strh	r3, [r7, #10]

  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 8000b42:	89ba      	ldrh	r2, [r7, #12]
 8000b44:	88bb      	ldrh	r3, [r7, #4]
 8000b46:	18d4      	adds	r4, r2, r3
 8000b48:	201a      	movs	r0, #26
 8000b4a:	f7ff fd43 	bl	80005d4 <WIZCHIP_READ>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4619      	mov	r1, r3
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	2203      	movs	r2, #3
 8000b58:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5c:	ea01 0203 	and.w	r2, r1, r3
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	fa42 f303 	asr.w	r3, r2, r3
 8000b68:	2201      	movs	r2, #1
 8000b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	029b      	lsls	r3, r3, #10
 8000b72:	429c      	cmp	r4, r3
 8000b74:	dd33      	ble.n	8000bde <wiz_recv_data+0x120>
  {
    size = getSn_RxMAX(sn) - src_mask;
 8000b76:	201a      	movs	r0, #26
 8000b78:	f7ff fd2c 	bl	80005d4 <WIZCHIP_READ>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	4619      	mov	r1, r3
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	2203      	movs	r2, #3
 8000b86:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8a:	ea01 0203 	and.w	r2, r1, r3
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	fa42 f303 	asr.w	r3, r2, r3
 8000b96:	2201      	movs	r2, #1
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	029b      	lsls	r3, r3, #10
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	89bb      	ldrh	r3, [r7, #12]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	813b      	strh	r3, [r7, #8]
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 8000ba8:	897b      	ldrh	r3, [r7, #10]
 8000baa:	893a      	ldrh	r2, [r7, #8]
 8000bac:	6839      	ldr	r1, [r7, #0]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fd8c 	bl	80006cc <WIZCHIP_READ_BUF>
    wizdata += size;
 8000bb4:	893b      	ldrh	r3, [r7, #8]
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	4413      	add	r3, r2
 8000bba:	603b      	str	r3, [r7, #0]
    size = len - size;
 8000bbc:	88ba      	ldrh	r2, [r7, #4]
 8000bbe:	893b      	ldrh	r3, [r7, #8]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	813b      	strh	r3, [r7, #8]
	src_ptr = getSn_RxBASE(sn);
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fe54 	bl	8000874 <getSn_RxBASE>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	817b      	strh	r3, [r7, #10]
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, size);
 8000bd0:	897b      	ldrh	r3, [r7, #10]
 8000bd2:	893a      	ldrh	r2, [r7, #8]
 8000bd4:	6839      	ldr	r1, [r7, #0]
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fd78 	bl	80006cc <WIZCHIP_READ_BUF>
 8000bdc:	e005      	b.n	8000bea <wiz_recv_data+0x12c>
  } 
  else
  {
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, len);
 8000bde:	897b      	ldrh	r3, [r7, #10]
 8000be0:	88ba      	ldrh	r2, [r7, #4]
 8000be2:	6839      	ldr	r1, [r7, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff fd71 	bl	80006cc <WIZCHIP_READ_BUF>
  }
    
  ptr += len;
 8000bea:	89fa      	ldrh	r2, [r7, #14]
 8000bec:	88bb      	ldrh	r3, [r7, #4]
 8000bee:	4413      	add	r3, r2
 8000bf0:	81fb      	strh	r3, [r7, #14]
  
  setSn_RX_RD(sn, ptr);
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	021b      	lsls	r3, r3, #8
 8000bf8:	3328      	adds	r3, #40	; 0x28
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	89fb      	ldrh	r3, [r7, #14]
 8000bfe:	0a1b      	lsrs	r3, r3, #8
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	4619      	mov	r1, r3
 8000c06:	4610      	mov	r0, r2
 8000c08:	f7ff fcb6 	bl	8000578 <WIZCHIP_WRITE>
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	3304      	adds	r3, #4
 8000c10:	021b      	lsls	r3, r3, #8
 8000c12:	3329      	adds	r3, #41	; 0x29
 8000c14:	461a      	mov	r2, r3
 8000c16:	89fb      	ldrh	r3, [r7, #14]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	f7ff fcab 	bl	8000578 <WIZCHIP_WRITE>
}
 8000c22:	bf00      	nop
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd90      	pop	{r4, r7, pc}
	...

08000c2c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4604      	mov	r4, r0
 8000c34:	4608      	mov	r0, r1
 8000c36:	4611      	mov	r1, r2
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4623      	mov	r3, r4
 8000c3c:	71fb      	strb	r3, [r7, #7]
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71bb      	strb	r3, [r7, #6]
 8000c42:	460b      	mov	r3, r1
 8000c44:	80bb      	strh	r3, [r7, #4]
 8000c46:	4613      	mov	r3, r2
 8000c48:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	d902      	bls.n	8000c56 <socket+0x2a>
 8000c50:	f04f 33ff 	mov.w	r3, #4294967295
 8000c54:	e0e2      	b.n	8000e1c <socket+0x1f0>
	switch(protocol)
 8000c56:	79bb      	ldrb	r3, [r7, #6]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d819      	bhi.n	8000c92 <socket+0x66>
 8000c5e:	a201      	add	r2, pc, #4	; (adr r2, 8000c64 <socket+0x38>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000c79 	.word	0x08000c79
 8000c68:	08000c99 	.word	0x08000c99
 8000c6c:	08000c99 	.word	0x08000c99
 8000c70:	08000c99 	.word	0x08000c99
 8000c74:	08000c99 	.word	0x08000c99
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	2204      	movs	r2, #4
 8000c7e:	4619      	mov	r1, r3
 8000c80:	200f      	movs	r0, #15
 8000c82:	f7ff fd23 	bl	80006cc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d105      	bne.n	8000c98 <socket+0x6c>
 8000c8c:	f06f 0302 	mvn.w	r3, #2
 8000c90:	e0c4      	b.n	8000e1c <socket+0x1f0>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000c92:	f06f 0304 	mvn.w	r3, #4
 8000c96:	e0c1      	b.n	8000e1c <socket+0x1f0>
         break;
 8000c98:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8000c9a:	78fb      	ldrb	r3, [r7, #3]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d002      	beq.n	8000caa <socket+0x7e>
 8000ca4:	f06f 0305 	mvn.w	r3, #5
 8000ca8:	e0b8      	b.n	8000e1c <socket+0x1f0>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8000caa:	78fb      	ldrb	r3, [r7, #3]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d019      	beq.n	8000ce4 <socket+0xb8>
	{
   	switch(protocol)
 8000cb0:	79bb      	ldrb	r3, [r7, #6]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d002      	beq.n	8000cbc <socket+0x90>
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d008      	beq.n	8000ccc <socket+0xa0>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8000cba:	e018      	b.n	8000cee <socket+0xc2>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8000cbc:	78fb      	ldrb	r3, [r7, #3]
 8000cbe:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d110      	bne.n	8000ce8 <socket+0xbc>
 8000cc6:	f06f 0305 	mvn.w	r3, #5
 8000cca:	e0a7      	b.n	8000e1c <socket+0x1f0>
   	      if(flag & SF_IGMP_VER2)
 8000ccc:	78fb      	ldrb	r3, [r7, #3]
 8000cce:	f003 0320 	and.w	r3, r3, #32
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d00a      	beq.n	8000cec <socket+0xc0>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000cd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db06      	blt.n	8000cec <socket+0xc0>
 8000cde:	f06f 0305 	mvn.w	r3, #5
 8000ce2:	e09b      	b.n	8000e1c <socket+0x1f0>
   	}
   }
 8000ce4:	bf00      	nop
 8000ce6:	e002      	b.n	8000cee <socket+0xc2>
   	      break;
 8000ce8:	bf00      	nop
 8000cea:	e000      	b.n	8000cee <socket+0xc2>
   	      break;
 8000cec:	bf00      	nop
	close(sn);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f000 f8a1 	bl	8000e38 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	021b      	lsls	r3, r3, #8
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d02:	f023 030f 	bic.w	r3, r3, #15
 8000d06:	b25a      	sxtb	r2, r3
 8000d08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	b25b      	sxtb	r3, r3
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	4619      	mov	r1, r3
 8000d14:	f7ff fc30 	bl	8000578 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8000d18:	88bb      	ldrh	r3, [r7, #4]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d110      	bne.n	8000d40 <socket+0x114>
	{
	   port = sock_any_port++;
 8000d1e:	4b41      	ldr	r3, [pc, #260]	; (8000e24 <socket+0x1f8>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	b291      	uxth	r1, r2
 8000d26:	4a3f      	ldr	r2, [pc, #252]	; (8000e24 <socket+0x1f8>)
 8000d28:	8011      	strh	r1, [r2, #0]
 8000d2a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000d2c:	4b3d      	ldr	r3, [pc, #244]	; (8000e24 <socket+0x1f8>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d103      	bne.n	8000d40 <socket+0x114>
 8000d38:	4b3a      	ldr	r3, [pc, #232]	; (8000e24 <socket+0x1f8>)
 8000d3a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000d3e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	3304      	adds	r3, #4
 8000d44:	021b      	lsls	r3, r3, #8
 8000d46:	3304      	adds	r3, #4
 8000d48:	461a      	mov	r2, r3
 8000d4a:	88bb      	ldrh	r3, [r7, #4]
 8000d4c:	0a1b      	lsrs	r3, r3, #8
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	4610      	mov	r0, r2
 8000d56:	f7ff fc0f 	bl	8000578 <WIZCHIP_WRITE>
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	021b      	lsls	r3, r3, #8
 8000d60:	3305      	adds	r3, #5
 8000d62:	461a      	mov	r2, r3
 8000d64:	88bb      	ldrh	r3, [r7, #4]
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	f7ff fc04 	bl	8000578 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	3304      	adds	r3, #4
 8000d74:	021b      	lsls	r3, r3, #8
 8000d76:	3301      	adds	r3, #1
 8000d78:	2101      	movs	r1, #1
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fbfc 	bl	8000578 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000d80:	bf00      	nop
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	3304      	adds	r3, #4
 8000d86:	021b      	lsls	r3, r3, #8
 8000d88:	3301      	adds	r3, #1
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fc22 	bl	80005d4 <WIZCHIP_READ>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d1f5      	bne.n	8000d82 <socket+0x156>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2201      	movs	r2, #1
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	4b20      	ldr	r3, [pc, #128]	; (8000e28 <socket+0x1fc>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	4013      	ands	r3, r2
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <socket+0x1fc>)
 8000db2:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	f003 0201 	and.w	r2, r3, #1
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc0:	b21a      	sxth	r2, r3
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <socket+0x1fc>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	4b16      	ldr	r3, [pc, #88]	; (8000e28 <socket+0x1fc>)
 8000dd0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <socket+0x200>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	b21b      	sxth	r3, r3
 8000de6:	4013      	ands	r3, r2
 8000de8:	b21b      	sxth	r3, r3
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <socket+0x200>)
 8000dee:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <socket+0x204>)
 8000df4:	2100      	movs	r1, #0
 8000df6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	; (8000e34 <socket+0x208>)
 8000dfe:	2100      	movs	r1, #0
 8000e00:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8000e02:	bf00      	nop
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	3304      	adds	r3, #4
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	3303      	adds	r3, #3
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fbe1 	bl	80005d4 <WIZCHIP_READ>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d0f5      	beq.n	8000e04 <socket+0x1d8>
   return (int8_t)sn;
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd90      	pop	{r4, r7, pc}
 8000e24:	20000000 	.word	0x20000000
 8000e28:	200000c4 	.word	0x200000c4
 8000e2c:	200000c6 	.word	0x200000c6
 8000e30:	200000c8 	.word	0x200000c8
 8000e34:	200000d0 	.word	0x200000d0

08000e38 <close>:

int8_t close(uint8_t sn)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	2b04      	cmp	r3, #4
 8000e46:	d902      	bls.n	8000e4e <close+0x16>
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4c:	e04d      	b.n	8000eea <close+0xb2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	3304      	adds	r3, #4
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	3301      	adds	r3, #1
 8000e56:	2110      	movs	r1, #16
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fb8d 	bl	8000578 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000e5e:	bf00      	nop
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	3304      	adds	r3, #4
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	3301      	adds	r3, #1
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fbb3 	bl	80005d4 <WIZCHIP_READ>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1f5      	bne.n	8000e60 <close+0x28>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	3304      	adds	r3, #4
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	21ff      	movs	r1, #255	; 0xff
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fb7a 	bl	8000578 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	2201      	movs	r2, #1
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	b21b      	sxth	r3, r3
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	4b18      	ldr	r3, [pc, #96]	; (8000ef4 <close+0xbc>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	b21b      	sxth	r3, r3
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <close+0xbc>)
 8000ea0:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	b21b      	sxth	r3, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <close+0xc0>)
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	b21b      	sxth	r3, r3
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <close+0xc0>)
 8000ebe:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	4a0e      	ldr	r2, [pc, #56]	; (8000efc <close+0xc4>)
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4a0c      	ldr	r2, [pc, #48]	; (8000f00 <close+0xc8>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8000ed2:	bf00      	nop
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	3304      	adds	r3, #4
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	3303      	adds	r3, #3
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fb79 	bl	80005d4 <WIZCHIP_READ>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d1f5      	bne.n	8000ed4 <close+0x9c>
	return SOCK_OK;
 8000ee8:	2301      	movs	r3, #1
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200000c4 	.word	0x200000c4
 8000ef8:	200000c6 	.word	0x200000c6
 8000efc:	200000c8 	.word	0x200000c8
 8000f00:	200000d0 	.word	0x200000d0

08000f04 <listen>:

int8_t listen(uint8_t sn)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d902      	bls.n	8000f1a <listen+0x16>
 8000f14:	f04f 33ff 	mov.w	r3, #4294967295
 8000f18:	e040      	b.n	8000f9c <listen+0x98>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	021b      	lsls	r3, r3, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fb57 	bl	80005d4 <WIZCHIP_READ>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f003 030f 	and.w	r3, r3, #15
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d002      	beq.n	8000f36 <listen+0x32>
 8000f30:	f06f 0304 	mvn.w	r3, #4
 8000f34:	e032      	b.n	8000f9c <listen+0x98>
	CHECK_SOCKINIT();
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	3304      	adds	r3, #4
 8000f3a:	021b      	lsls	r3, r3, #8
 8000f3c:	3303      	adds	r3, #3
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fb48 	bl	80005d4 <WIZCHIP_READ>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b13      	cmp	r3, #19
 8000f48:	d002      	beq.n	8000f50 <listen+0x4c>
 8000f4a:	f06f 0302 	mvn.w	r3, #2
 8000f4e:	e025      	b.n	8000f9c <listen+0x98>
	setSn_CR(sn,Sn_CR_LISTEN);
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3304      	adds	r3, #4
 8000f54:	021b      	lsls	r3, r3, #8
 8000f56:	3301      	adds	r3, #1
 8000f58:	2102      	movs	r1, #2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fb0c 	bl	8000578 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8000f60:	bf00      	nop
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	3304      	adds	r3, #4
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	3301      	adds	r3, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fb32 	bl	80005d4 <WIZCHIP_READ>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1f5      	bne.n	8000f62 <listen+0x5e>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000f76:	e006      	b.n	8000f86 <listen+0x82>
   {
         close(sn);
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff5c 	bl	8000e38 <close>
         return SOCKERR_SOCKCLOSED;
 8000f80:	f06f 0303 	mvn.w	r3, #3
 8000f84:	e00a      	b.n	8000f9c <listen+0x98>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	021b      	lsls	r3, r3, #8
 8000f8c:	3303      	adds	r3, #3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fb20 	bl	80005d4 <WIZCHIP_READ>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b14      	cmp	r3, #20
 8000f98:	d1ee      	bne.n	8000f78 <listen+0x74>
   }
   return SOCK_OK;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d902      	bls.n	8000fba <disconnect+0x16>
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	e059      	b.n	800106e <disconnect+0xca>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fb07 	bl	80005d4 <WIZCHIP_READ>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	f003 030f 	and.w	r3, r3, #15
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d002      	beq.n	8000fd6 <disconnect+0x32>
 8000fd0:	f06f 0304 	mvn.w	r3, #4
 8000fd4:	e04b      	b.n	800106e <disconnect+0xca>
	setSn_CR(sn,Sn_CR_DISCON);
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	3301      	adds	r3, #1
 8000fde:	2108      	movs	r1, #8
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fac9 	bl	8000578 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8000fe6:	bf00      	nop
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	3304      	adds	r3, #4
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	3301      	adds	r3, #1
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff faef 	bl	80005d4 <WIZCHIP_READ>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1f5      	bne.n	8000fe8 <disconnect+0x44>
	sock_is_sending &= ~(1<<sn);
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	2201      	movs	r2, #1
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	b21b      	sxth	r3, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	b21a      	sxth	r2, r3
 800100a:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <disconnect+0xd4>)
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	b21b      	sxth	r3, r3
 8001010:	4013      	ands	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b18      	ldr	r3, [pc, #96]	; (8001078 <disconnect+0xd4>)
 8001018:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <disconnect+0xd8>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	fa42 f303 	asr.w	r3, r2, r3
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d014      	beq.n	8001058 <disconnect+0xb4>
 800102e:	2300      	movs	r3, #0
 8001030:	e01d      	b.n	800106e <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	3304      	adds	r3, #4
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	3302      	adds	r3, #2
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff faca 	bl	80005d4 <WIZCHIP_READ>
 8001040:	4603      	mov	r3, r0
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d006      	beq.n	8001058 <disconnect+0xb4>
	   {
	      close(sn);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fef3 	bl	8000e38 <close>
	      return SOCKERR_TIMEOUT;
 8001052:	f06f 030c 	mvn.w	r3, #12
 8001056:	e00a      	b.n	800106e <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	3304      	adds	r3, #4
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	3303      	adds	r3, #3
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fab7 	bl	80005d4 <WIZCHIP_READ>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1e2      	bne.n	8001032 <disconnect+0x8e>
	   }
	}
	return SOCK_OK;
 800106c:	2301      	movs	r3, #1
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000c6 	.word	0x200000c6
 800107c:	200000c4 	.word	0x200000c4

08001080 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	6039      	str	r1, [r7, #0]
 800108a:	71fb      	strb	r3, [r7, #7]
 800108c:	4613      	mov	r3, r2
 800108e:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001090:	2300      	movs	r3, #0
 8001092:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001094:	2300      	movs	r3, #0
 8001096:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2b04      	cmp	r3, #4
 800109c:	d902      	bls.n	80010a4 <send+0x24>
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	e0d8      	b.n	8001256 <send+0x1d6>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	3304      	adds	r3, #4
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fa92 	bl	80005d4 <WIZCHIP_READ>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d002      	beq.n	80010c0 <send+0x40>
 80010ba:	f06f 0304 	mvn.w	r3, #4
 80010be:	e0ca      	b.n	8001256 <send+0x1d6>
   CHECK_SOCKDATA();
 80010c0:	88bb      	ldrh	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d102      	bne.n	80010cc <send+0x4c>
 80010c6:	f06f 030d 	mvn.w	r3, #13
 80010ca:	e0c4      	b.n	8001256 <send+0x1d6>
   tmp = getSn_SR(sn);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	3304      	adds	r3, #4
 80010d0:	021b      	lsls	r3, r3, #8
 80010d2:	3303      	adds	r3, #3
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa7d 	bl	80005d4 <WIZCHIP_READ>
 80010da:	4603      	mov	r3, r0
 80010dc:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	2b17      	cmp	r3, #23
 80010e2:	d005      	beq.n	80010f0 <send+0x70>
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
 80010e6:	2b1c      	cmp	r3, #28
 80010e8:	d002      	beq.n	80010f0 <send+0x70>
 80010ea:	f06f 0306 	mvn.w	r3, #6
 80010ee:	e0b2      	b.n	8001256 <send+0x1d6>
   if( sock_is_sending & (1<<sn) )
 80010f0:	4b5b      	ldr	r3, [pc, #364]	; (8001260 <send+0x1e0>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	fa42 f303 	asr.w	r3, r2, r3
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	d033      	beq.n	800116c <send+0xec>
   {
      tmp = getSn_IR(sn);
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	3304      	adds	r3, #4
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	3302      	adds	r3, #2
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fa61 	bl	80005d4 <WIZCHIP_READ>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	2b00      	cmp	r3, #0
 800111e:	d017      	beq.n	8001150 <send+0xd0>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	3304      	adds	r3, #4
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	3302      	adds	r3, #2
 8001128:	2110      	movs	r1, #16
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fa24 	bl	8000578 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	2201      	movs	r2, #1
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	b21b      	sxth	r3, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	b21a      	sxth	r2, r3
 800113e:	4b48      	ldr	r3, [pc, #288]	; (8001260 <send+0x1e0>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	b21b      	sxth	r3, r3
 8001144:	4013      	ands	r3, r2
 8001146:	b21b      	sxth	r3, r3
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b45      	ldr	r3, [pc, #276]	; (8001260 <send+0x1e0>)
 800114c:	801a      	strh	r2, [r3, #0]
 800114e:	e00d      	b.n	800116c <send+0xec>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	f003 0308 	and.w	r3, r3, #8
 8001156:	2b00      	cmp	r3, #0
 8001158:	d006      	beq.n	8001168 <send+0xe8>
      {
         close(sn);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fe6b 	bl	8000e38 <close>
         return SOCKERR_TIMEOUT;
 8001162:	f06f 030c 	mvn.w	r3, #12
 8001166:	e076      	b.n	8001256 <send+0x1d6>
      }
      else return SOCK_BUSY;
 8001168:	2300      	movs	r3, #0
 800116a:	e074      	b.n	8001256 <send+0x1d6>
   }
   freesize = getSn_TxMAX(sn);
 800116c:	201b      	movs	r0, #27
 800116e:	f7ff fa31 	bl	80005d4 <WIZCHIP_READ>
 8001172:	4603      	mov	r3, r0
 8001174:	4619      	mov	r1, r3
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2203      	movs	r2, #3
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	ea01 0203 	and.w	r2, r1, r3
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	fa42 f303 	asr.w	r3, r2, r3
 800118c:	2201      	movs	r2, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	b29b      	uxth	r3, r3
 8001194:	029b      	lsls	r3, r3, #10
 8001196:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001198:	88ba      	ldrh	r2, [r7, #4]
 800119a:	89bb      	ldrh	r3, [r7, #12]
 800119c:	429a      	cmp	r2, r3
 800119e:	d901      	bls.n	80011a4 <send+0x124>
 80011a0:	89bb      	ldrh	r3, [r7, #12]
 80011a2:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fade 	bl	8000768 <getSn_TX_FSR>
 80011ac:	4603      	mov	r3, r0
 80011ae:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	3304      	adds	r3, #4
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	3303      	adds	r3, #3
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fa0b 	bl	80005d4 <WIZCHIP_READ>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	2b17      	cmp	r3, #23
 80011c6:	d009      	beq.n	80011dc <send+0x15c>
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	2b1c      	cmp	r3, #28
 80011cc:	d006      	beq.n	80011dc <send+0x15c>
      {
         close(sn);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe31 	bl	8000e38 <close>
         return SOCKERR_SOCKSTATUS;
 80011d6:	f06f 0306 	mvn.w	r3, #6
 80011da:	e03c      	b.n	8001256 <send+0x1d6>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <send+0x1e4>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	fa42 f303 	asr.w	r3, r2, r3
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d005      	beq.n	80011fc <send+0x17c>
 80011f0:	88ba      	ldrh	r2, [r7, #4]
 80011f2:	89bb      	ldrh	r3, [r7, #12]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d901      	bls.n	80011fc <send+0x17c>
 80011f8:	2300      	movs	r3, #0
 80011fa:	e02c      	b.n	8001256 <send+0x1d6>
      if(len <= freesize) break;
 80011fc:	88ba      	ldrh	r2, [r7, #4]
 80011fe:	89bb      	ldrh	r3, [r7, #12]
 8001200:	429a      	cmp	r2, r3
 8001202:	d900      	bls.n	8001206 <send+0x186>
      freesize = getSn_TX_FSR(sn);
 8001204:	e7ce      	b.n	80011a4 <send+0x124>
      if(len <= freesize) break;
 8001206:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001208:	88ba      	ldrh	r2, [r7, #4]
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	6839      	ldr	r1, [r7, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fb9c 	bl	800094c <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	3304      	adds	r3, #4
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	3301      	adds	r3, #1
 800121c:	2120      	movs	r1, #32
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f9aa 	bl	8000578 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001224:	bf00      	nop
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	3304      	adds	r3, #4
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	3301      	adds	r3, #1
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f9d0 	bl	80005d4 <WIZCHIP_READ>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d1f5      	bne.n	8001226 <send+0x1a6>
   sock_is_sending |= (1 << sn);
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2201      	movs	r2, #1
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <send+0x1e0>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	b21b      	sxth	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b21b      	sxth	r3, r3
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <send+0x1e0>)
 8001252:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001254:	88bb      	ldrh	r3, [r7, #4]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200000c6 	.word	0x200000c6
 8001264:	200000c4 	.word	0x200000c4

08001268 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	4613      	mov	r3, r2
 8001276:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	2b04      	cmp	r3, #4
 8001284:	d902      	bls.n	800128c <recv+0x24>
 8001286:	f04f 33ff 	mov.w	r3, #4294967295
 800128a:	e0a8      	b.n	80013de <recv+0x176>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	3304      	adds	r3, #4
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f99e 	bl	80005d4 <WIZCHIP_READ>
 8001298:	4603      	mov	r3, r0
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d002      	beq.n	80012a8 <recv+0x40>
 80012a2:	f06f 0304 	mvn.w	r3, #4
 80012a6:	e09a      	b.n	80013de <recv+0x176>
   CHECK_SOCKDATA();
 80012a8:	88bb      	ldrh	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d102      	bne.n	80012b4 <recv+0x4c>
 80012ae:	f06f 030d 	mvn.w	r3, #13
 80012b2:	e094      	b.n	80013de <recv+0x176>
   
   recvsize = getSn_RxMAX(sn);
 80012b4:	201a      	movs	r0, #26
 80012b6:	f7ff f98d 	bl	80005d4 <WIZCHIP_READ>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4619      	mov	r1, r3
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	2203      	movs	r2, #3
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	ea01 0203 	and.w	r2, r1, r3
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	fa42 f303 	asr.w	r3, r2, r3
 80012d4:	2201      	movs	r2, #1
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	b29b      	uxth	r3, r3
 80012dc:	029b      	lsls	r3, r3, #10
 80012de:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 80012e0:	89ba      	ldrh	r2, [r7, #12]
 80012e2:	88bb      	ldrh	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d201      	bcs.n	80012ec <recv+0x84>
 80012e8:	89bb      	ldrh	r3, [r7, #12]
 80012ea:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fa7d 	bl	80007ee <getSn_RX_RSR>
 80012f4:	4603      	mov	r3, r0
 80012f6:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	3304      	adds	r3, #4
 80012fc:	021b      	lsls	r3, r3, #8
 80012fe:	3303      	adds	r3, #3
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f967 	bl	80005d4 <WIZCHIP_READ>
 8001306:	4603      	mov	r3, r0
 8001308:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	2b17      	cmp	r3, #23
 800130e:	d030      	beq.n	8001372 <recv+0x10a>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	2b1c      	cmp	r3, #28
 8001314:	d126      	bne.n	8001364 <recv+0xfc>
            {
               if(recvsize != 0) break;
 8001316:	89bb      	ldrh	r3, [r7, #12]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d13d      	bne.n	8001398 <recv+0x130>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fa22 	bl	8000768 <getSn_TX_FSR>
 8001324:	4603      	mov	r3, r0
 8001326:	461c      	mov	r4, r3
 8001328:	201b      	movs	r0, #27
 800132a:	f7ff f953 	bl	80005d4 <WIZCHIP_READ>
 800132e:	4603      	mov	r3, r0
 8001330:	4619      	mov	r1, r3
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	2203      	movs	r2, #3
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	ea01 0203 	and.w	r2, r1, r3
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	fa42 f303 	asr.w	r3, r2, r3
 8001348:	2201      	movs	r2, #1
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	b29b      	uxth	r3, r3
 8001350:	029b      	lsls	r3, r3, #10
 8001352:	429c      	cmp	r4, r3
 8001354:	d10d      	bne.n	8001372 <recv+0x10a>
               {
                  close(sn);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fd6d 	bl	8000e38 <close>
                  return SOCKERR_SOCKSTATUS;
 800135e:	f06f 0306 	mvn.w	r3, #6
 8001362:	e03c      	b.n	80013de <recv+0x176>
               }
            }
            else
            {
               close(sn);
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fd66 	bl	8000e38 <close>
               return SOCKERR_SOCKSTATUS;
 800136c:	f06f 0306 	mvn.w	r3, #6
 8001370:	e035      	b.n	80013de <recv+0x176>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8001372:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <recv+0x180>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	fa42 f303 	asr.w	r3, r2, r3
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	2b00      	cmp	r3, #0
 8001384:	d004      	beq.n	8001390 <recv+0x128>
 8001386:	89bb      	ldrh	r3, [r7, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <recv+0x128>
 800138c:	2300      	movs	r3, #0
 800138e:	e026      	b.n	80013de <recv+0x176>
         if(recvsize != 0) break;
 8001390:	89bb      	ldrh	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d102      	bne.n	800139c <recv+0x134>
         recvsize = getSn_RX_RSR(sn);
 8001396:	e7a9      	b.n	80012ec <recv+0x84>
               if(recvsize != 0) break;
 8001398:	bf00      	nop
 800139a:	e000      	b.n	800139e <recv+0x136>
         if(recvsize != 0) break;
 800139c:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 800139e:	89ba      	ldrh	r2, [r7, #12]
 80013a0:	88bb      	ldrh	r3, [r7, #4]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d201      	bcs.n	80013aa <recv+0x142>
 80013a6:	89bb      	ldrh	r3, [r7, #12]
 80013a8:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80013aa:	88ba      	ldrh	r2, [r7, #4]
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	6839      	ldr	r1, [r7, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fb84 	bl	8000abe <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	3304      	adds	r3, #4
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	3301      	adds	r3, #1
 80013be:	2140      	movs	r1, #64	; 0x40
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f8d9 	bl	8000578 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80013c6:	bf00      	nop
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	3304      	adds	r3, #4
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	3301      	adds	r3, #1
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f8ff 	bl	80005d4 <WIZCHIP_READ>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1f5      	bne.n	80013c8 <recv+0x160>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80013dc:	88bb      	ldrh	r3, [r7, #4]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200000c4 	.word	0x200000c4

080013ec <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
 800141a:	bf00      	nop
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	b2db      	uxtb	r3, r3
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	70fb      	strb	r3, [r7, #3]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	78fa      	ldrb	r2, [r7, #3]
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
 8001460:	2300      	movs	r3, #0
 8001462:	4618      	mov	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
	...

08001484 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <reg_wizchip_cs_cbfunc+0x16>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d106      	bne.n	80014a8 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <reg_wizchip_cs_cbfunc+0x40>)
 800149c:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <reg_wizchip_cs_cbfunc+0x44>)
 800149e:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <reg_wizchip_cs_cbfunc+0x40>)
 80014a2:	4a0a      	ldr	r2, [pc, #40]	; (80014cc <reg_wizchip_cs_cbfunc+0x48>)
 80014a4:	615a      	str	r2, [r3, #20]
 80014a6:	e006      	b.n	80014b6 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <reg_wizchip_cs_cbfunc+0x40>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <reg_wizchip_cs_cbfunc+0x40>)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	6153      	str	r3, [r2, #20]
   }
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000004 	.word	0x20000004
 80014c8:	08001409 	.word	0x08001409
 80014cc:	08001417 	.word	0x08001417

080014d0 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80014da:	bf00      	nop
 80014dc:	4b0f      	ldr	r3, [pc, #60]	; (800151c <reg_wizchip_spi_cbfunc+0x4c>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0f9      	beq.n	80014dc <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <reg_wizchip_spi_cbfunc+0x24>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d106      	bne.n	8001502 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <reg_wizchip_spi_cbfunc+0x4c>)
 80014f6:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <reg_wizchip_spi_cbfunc+0x50>)
 80014f8:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <reg_wizchip_spi_cbfunc+0x4c>)
 80014fc:	4a09      	ldr	r2, [pc, #36]	; (8001524 <reg_wizchip_spi_cbfunc+0x54>)
 80014fe:	61da      	str	r2, [r3, #28]
 8001500:	e006      	b.n	8001510 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8001502:	4a06      	ldr	r2, [pc, #24]	; (800151c <reg_wizchip_spi_cbfunc+0x4c>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <reg_wizchip_spi_cbfunc+0x4c>)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	61d3      	str	r3, [r2, #28]
   }
}
 800150e:	bf00      	nop
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	20000004 	.word	0x20000004
 8001520:	0800145d 	.word	0x0800145d
 8001524:	0800146d 	.word	0x0800146d

08001528 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	2206      	movs	r2, #6
 8001532:	4619      	mov	r1, r3
 8001534:	2009      	movs	r0, #9
 8001536:	f7ff f8c9 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2204      	movs	r2, #4
 8001540:	4619      	mov	r1, r3
 8001542:	2001      	movs	r0, #1
 8001544:	f7ff f8c2 	bl	80006cc <WIZCHIP_READ_BUF>
 8001548:	f107 0310 	add.w	r3, r7, #16
 800154c:	2204      	movs	r2, #4
 800154e:	4619      	mov	r1, r3
 8001550:	2005      	movs	r0, #5
 8001552:	f7ff f8bb 	bl	80006cc <WIZCHIP_READ_BUF>
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	2204      	movs	r2, #4
 800155c:	4619      	mov	r1, r3
 800155e:	200f      	movs	r0, #15
 8001560:	f7ff f8b4 	bl	80006cc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8001564:	2180      	movs	r1, #128	; 0x80
 8001566:	2000      	movs	r0, #0
 8001568:	f7ff f806 	bl	8000578 <WIZCHIP_WRITE>
   getMR(); // for delay
 800156c:	2000      	movs	r0, #0
 800156e:	f7ff f831 	bl	80005d4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2206      	movs	r2, #6
 8001576:	4619      	mov	r1, r3
 8001578:	2009      	movs	r0, #9
 800157a:	f7ff f859 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 800157e:	f107 0314 	add.w	r3, r7, #20
 8001582:	2204      	movs	r2, #4
 8001584:	4619      	mov	r1, r3
 8001586:	2001      	movs	r0, #1
 8001588:	f7ff f852 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	2204      	movs	r2, #4
 8001592:	4619      	mov	r1, r3
 8001594:	2005      	movs	r0, #5
 8001596:	f7ff f84b 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	2204      	movs	r2, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	200f      	movs	r0, #15
 80015a4:	f7ff f844 	bl	8000630 <WIZCHIP_WRITE_BUF>
}
 80015a8:	bf00      	nop
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80015be:	f7ff ffb3 	bl	8001528 <wizchip_sw_reset>
   if(txsize)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d04e      	beq.n	8001666 <wizchip_init+0xb6>
   {
      tmp = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	73bb      	strb	r3, [r7, #14]
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80015cc:	2300      	movs	r3, #0
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	e015      	b.n	80015fe <wizchip_init+0x4e>
      {
         tmp += txsize[i];
 80015d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	7bbb      	ldrb	r3, [r7, #14]
 80015de:	4413      	add	r3, r2
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 80015e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015e8:	2b10      	cmp	r3, #16
 80015ea:	dd02      	ble.n	80015f2 <wizchip_init+0x42>
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
 80015f0:	e08c      	b.n	800170c <wizchip_init+0x15c>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80015f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	3301      	adds	r3, #1
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001602:	2b03      	cmp	r3, #3
 8001604:	dde5      	ble.n	80015d2 <wizchip_init+0x22>
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]
 800160a:	e028      	b.n	800165e <wizchip_init+0xae>
         setSn_TXBUF_SIZE(i, txsize[i]);
 800160c:	201b      	movs	r0, #27
 800160e:	f7fe ffe1 	bl	80005d4 <WIZCHIP_READ>
 8001612:	4603      	mov	r3, r0
 8001614:	b25a      	sxtb	r2, r3
 8001616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	2103      	movs	r1, #3
 800161e:	fa01 f303 	lsl.w	r3, r1, r3
 8001622:	b25b      	sxtb	r3, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	b25b      	sxtb	r3, r3
 8001628:	4013      	ands	r3, r2
 800162a:	b25a      	sxtb	r2, r3
 800162c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	440b      	add	r3, r1
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	4619      	mov	r1, r3
 8001638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	fa01 f303 	lsl.w	r3, r1, r3
 8001642:	b25b      	sxtb	r3, r3
 8001644:	4313      	orrs	r3, r2
 8001646:	b25b      	sxtb	r3, r3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	4619      	mov	r1, r3
 800164c:	201b      	movs	r0, #27
 800164e:	f7fe ff93 	bl	8000578 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	3301      	adds	r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	73fb      	strb	r3, [r7, #15]
 800165e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001662:	2b03      	cmp	r3, #3
 8001664:	ddd2      	ble.n	800160c <wizchip_init+0x5c>
   }
   if(rxsize)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d04e      	beq.n	800170a <wizchip_init+0x15a>
   {
      tmp = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	73bb      	strb	r3, [r7, #14]
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001670:	2300      	movs	r3, #0
 8001672:	73fb      	strb	r3, [r7, #15]
 8001674:	e015      	b.n	80016a2 <wizchip_init+0xf2>
      {
         tmp += rxsize[i];
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	4413      	add	r3, r2
 800167e:	781a      	ldrb	r2, [r3, #0]
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	4413      	add	r3, r2
 8001684:	b2db      	uxtb	r3, r3
 8001686:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 8001688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800168c:	2b10      	cmp	r3, #16
 800168e:	dd02      	ble.n	8001696 <wizchip_init+0xe6>
 8001690:	f04f 33ff 	mov.w	r3, #4294967295
 8001694:	e03a      	b.n	800170c <wizchip_init+0x15c>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800169a:	b2db      	uxtb	r3, r3
 800169c:	3301      	adds	r3, #1
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	73fb      	strb	r3, [r7, #15]
 80016a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	dde5      	ble.n	8001676 <wizchip_init+0xc6>
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80016aa:	2300      	movs	r3, #0
 80016ac:	73fb      	strb	r3, [r7, #15]
 80016ae:	e028      	b.n	8001702 <wizchip_init+0x152>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 80016b0:	201a      	movs	r0, #26
 80016b2:	f7fe ff8f 	bl	80005d4 <WIZCHIP_READ>
 80016b6:	4603      	mov	r3, r0
 80016b8:	b25a      	sxtb	r2, r3
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	2103      	movs	r1, #3
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	b25b      	sxtb	r3, r3
 80016cc:	4013      	ands	r3, r2
 80016ce:	b25a      	sxtb	r2, r3
 80016d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016d4:	6839      	ldr	r1, [r7, #0]
 80016d6:	440b      	add	r3, r1
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	4619      	mov	r1, r3
 80016dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	4619      	mov	r1, r3
 80016f0:	201a      	movs	r0, #26
 80016f2:	f7fe ff41 	bl	8000578 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80016f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	3301      	adds	r3, #1
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	73fb      	strb	r3, [r7, #15]
 8001702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001706:	2b03      	cmp	r3, #3
 8001708:	ddd2      	ble.n	80016b0 <wizchip_init+0x100>
   }
   return 0;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2206      	movs	r2, #6
 8001720:	4619      	mov	r1, r3
 8001722:	2009      	movs	r0, #9
 8001724:	f7fe ff84 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	330e      	adds	r3, #14
 800172c:	2204      	movs	r2, #4
 800172e:	4619      	mov	r1, r3
 8001730:	2001      	movs	r0, #1
 8001732:	f7fe ff7d 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	330a      	adds	r3, #10
 800173a:	2204      	movs	r2, #4
 800173c:	4619      	mov	r1, r3
 800173e:	2005      	movs	r0, #5
 8001740:	f7fe ff76 	bl	8000630 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3306      	adds	r3, #6
 8001748:	2204      	movs	r2, #4
 800174a:	4619      	mov	r1, r3
 800174c:	200f      	movs	r0, #15
 800174e:	f7fe ff6f 	bl	8000630 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	7c9a      	ldrb	r2, [r3, #18]
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <wizchip_setnetinfo+0x70>)
 8001758:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	7cda      	ldrb	r2, [r3, #19]
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <wizchip_setnetinfo+0x70>)
 8001760:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	7d1a      	ldrb	r2, [r3, #20]
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <wizchip_setnetinfo+0x70>)
 8001768:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	7d5a      	ldrb	r2, [r3, #21]
 800176e:	4b05      	ldr	r3, [pc, #20]	; (8001784 <wizchip_setnetinfo+0x70>)
 8001770:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	7d9a      	ldrb	r2, [r3, #22]
 8001776:	4b04      	ldr	r3, [pc, #16]	; (8001788 <wizchip_setnetinfo+0x74>)
 8001778:	701a      	strb	r2, [r3, #0]
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200000d4 	.word	0x200000d4
 8001788:	200000d8 	.word	0x200000d8

0800178c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2206      	movs	r2, #6
 8001798:	4619      	mov	r1, r3
 800179a:	2009      	movs	r0, #9
 800179c:	f7fe ff96 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	330e      	adds	r3, #14
 80017a4:	2204      	movs	r2, #4
 80017a6:	4619      	mov	r1, r3
 80017a8:	2001      	movs	r0, #1
 80017aa:	f7fe ff8f 	bl	80006cc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	330a      	adds	r3, #10
 80017b2:	2204      	movs	r2, #4
 80017b4:	4619      	mov	r1, r3
 80017b6:	2005      	movs	r0, #5
 80017b8:	f7fe ff88 	bl	80006cc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3306      	adds	r3, #6
 80017c0:	2204      	movs	r2, #4
 80017c2:	4619      	mov	r1, r3
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7fe ff81 	bl	80006cc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <wizchip_getnetinfo+0x70>)
 80017cc:	781a      	ldrb	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80017d2:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <wizchip_getnetinfo+0x70>)
 80017d4:	785a      	ldrb	r2, [r3, #1]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <wizchip_getnetinfo+0x70>)
 80017dc:	789a      	ldrb	r2, [r3, #2]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80017e2:	4b06      	ldr	r3, [pc, #24]	; (80017fc <wizchip_getnetinfo+0x70>)
 80017e4:	78da      	ldrb	r2, [r3, #3]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <wizchip_getnetinfo+0x74>)
 80017ec:	781a      	ldrb	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	759a      	strb	r2, [r3, #22]
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200000d4 	.word	0x200000d4
 8001800:	200000d8 	.word	0x200000d8

08001804 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800180c:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <DWT_Delay_us+0x40>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001812:	f003 f951 	bl	8004ab8 <HAL_RCC_GetHCLKFreq>
 8001816:	4603      	mov	r3, r0
 8001818:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <DWT_Delay_us+0x44>)
 800181a:	fba2 2303 	umull	r2, r3, r2, r3
 800181e:	0c9b      	lsrs	r3, r3, #18
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	fb02 f303 	mul.w	r3, r2, r3
 8001826:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001828:	bf00      	nop
 800182a:	4b06      	ldr	r3, [pc, #24]	; (8001844 <DWT_Delay_us+0x40>)
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	1ad2      	subs	r2, r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	429a      	cmp	r2, r3
 8001836:	d3f8      	bcc.n	800182a <DWT_Delay_us+0x26>
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	e0001000 	.word	0xe0001000
 8001848:	431bde83 	.word	0x431bde83

0800184c <cs_sel>:
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);															\
} while(0)

char msg[60];

void cs_sel() {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8001850:	2200      	movs	r2, #0
 8001852:	2110      	movs	r1, #16
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <cs_sel+0x14>)
 8001856:	f002 fce9 	bl	800422c <HAL_GPIO_WritePin>
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40020000 	.word	0x40020000

08001864 <cs_desel>:

void cs_desel() {
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8001868:	2201      	movs	r2, #1
 800186a:	2110      	movs	r1, #16
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <cs_desel+0x14>)
 800186e:	f002 fcdd 	bl	800422c <HAL_GPIO_WritePin>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40020000 	.word	0x40020000

0800187c <spi_rb>:

uint8_t spi_rb(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8001882:	1df9      	adds	r1, r7, #7
 8001884:	f04f 33ff 	mov.w	r3, #4294967295
 8001888:	2201      	movs	r2, #1
 800188a:	4804      	ldr	r0, [pc, #16]	; (800189c <spi_rb+0x20>)
 800188c:	f003 fe88 	bl	80055a0 <HAL_SPI_Receive>
	return rbuf;
 8001890:	79fb      	ldrb	r3, [r7, #7]
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20000348 	.word	0x20000348

080018a0 <spi_wb>:

void spi_wb(uint8_t b) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 80018aa:	1df9      	adds	r1, r7, #7
 80018ac:	f04f 33ff 	mov.w	r3, #4294967295
 80018b0:	2201      	movs	r2, #1
 80018b2:	4803      	ldr	r0, [pc, #12]	; (80018c0 <spi_wb+0x20>)
 80018b4:	f003 fd38 	bl	8005328 <HAL_SPI_Transmit>
}
 80018b8:	bf00      	nop
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000348 	.word	0x20000348

080018c4 <HAL_UART_RxCpltCallback>:
uint8_t c_buffer[8];		//client sends 8 bytes

/*##########################################################################################################*/

/*uart interrupt test*/ //gto
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a71      	ldr	r2, [pc, #452]	; (8001a98 <HAL_UART_RxCpltCallback+0x1d4>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10d      	bne.n	80018f2 <HAL_UART_RxCpltCallback+0x2e>
			//debugPrintln(&huart1, "uart1 interrupt! ");
	        // When one data is received, an interrupt is generated.

			HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 80018d6:	2201      	movs	r2, #1
 80018d8:	4970      	ldr	r1, [pc, #448]	; (8001a9c <HAL_UART_RxCpltCallback+0x1d8>)
 80018da:	4871      	ldr	r0, [pc, #452]	; (8001aa0 <HAL_UART_RxCpltCallback+0x1dc>)
 80018dc:	f005 f98f 	bl	8006bfe <HAL_UART_Receive_IT>

	        // Send the received data.

			HAL_UART_Transmit(&huart1, &rx_data, 1, 10);
 80018e0:	230a      	movs	r3, #10
 80018e2:	2201      	movs	r2, #1
 80018e4:	496d      	ldr	r1, [pc, #436]	; (8001a9c <HAL_UART_RxCpltCallback+0x1d8>)
 80018e6:	486e      	ldr	r0, [pc, #440]	; (8001aa0 <HAL_UART_RxCpltCallback+0x1dc>)
 80018e8:	f005 f8f7 	bl	8006ada <HAL_UART_Transmit>

			uart1_key_Flag = 1;
 80018ec:	4b6d      	ldr	r3, [pc, #436]	; (8001aa4 <HAL_UART_RxCpltCallback+0x1e0>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]

	}

	if (huart->Instance == USART2) {
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a6c      	ldr	r2, [pc, #432]	; (8001aa8 <HAL_UART_RxCpltCallback+0x1e4>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d15e      	bne.n	80019ba <HAL_UART_RxCpltCallback+0xf6>
		//uart2_key_Flag = 1;
		//debugPrintln(&huart1, "uart2 interrupt! ");
		HAL_UART_Receive_IT(&huart2, (uint8_t *) &rxdata, 1);
 80018fc:	2201      	movs	r2, #1
 80018fe:	496b      	ldr	r1, [pc, #428]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 8001900:	486b      	ldr	r0, [pc, #428]	; (8001ab0 <HAL_UART_RxCpltCallback+0x1ec>)
 8001902:	f005 f97c 	bl	8006bfe <HAL_UART_Receive_IT>

		switch(status){
 8001906:	4b6b      	ldr	r3, [pc, #428]	; (8001ab4 <HAL_UART_RxCpltCallback+0x1f0>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d002      	beq.n	8001914 <HAL_UART_RxCpltCallback+0x50>
 800190e:	2b02      	cmp	r3, #2
 8001910:	d011      	beq.n	8001936 <HAL_UART_RxCpltCallback+0x72>
 8001912:	e055      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>

		    case START:
		        if( rxdata == START_CODE ) {
 8001914:	4b65      	ldr	r3, [pc, #404]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b5b      	cmp	r3, #91	; 0x5b
 800191a:	d150      	bne.n	80019be <HAL_UART_RxCpltCallback+0xfa>
		            rxd[0] = START_CODE ;
 800191c:	4b66      	ldr	r3, [pc, #408]	; (8001ab8 <HAL_UART_RxCpltCallback+0x1f4>)
 800191e:	225b      	movs	r2, #91	; 0x5b
 8001920:	701a      	strb	r2, [r3, #0]
		            rx_cnt = 1 ;
 8001922:	4b66      	ldr	r3, [pc, #408]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001924:	2201      	movs	r2, #1
 8001926:	701a      	strb	r2, [r3, #0]
		            status = PAYLOAD ;
 8001928:	4b62      	ldr	r3, [pc, #392]	; (8001ab4 <HAL_UART_RxCpltCallback+0x1f0>)
 800192a:	2202      	movs	r2, #2
 800192c:	701a      	strb	r2, [r3, #0]
		            uart2_key_Flag = 0 ;
 800192e:	4b64      	ldr	r3, [pc, #400]	; (8001ac0 <HAL_UART_RxCpltCallback+0x1fc>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
		        }
		        break ;
 8001934:	e043      	b.n	80019be <HAL_UART_RxCpltCallback+0xfa>

		    case PAYLOAD :
		        if( rxdata == START_CODE ) {
 8001936:	4b5d      	ldr	r3, [pc, #372]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b5b      	cmp	r3, #91	; 0x5b
 800193c:	d109      	bne.n	8001952 <HAL_UART_RxCpltCallback+0x8e>
		            rxd[0] = START_CODE ;
 800193e:	4b5e      	ldr	r3, [pc, #376]	; (8001ab8 <HAL_UART_RxCpltCallback+0x1f4>)
 8001940:	225b      	movs	r2, #91	; 0x5b
 8001942:	701a      	strb	r2, [r3, #0]
		            rx_cnt = 1 ;
 8001944:	4b5d      	ldr	r3, [pc, #372]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001946:	2201      	movs	r2, #1
 8001948:	701a      	strb	r2, [r3, #0]
		            status = PAYLOAD ;
 800194a:	4b5a      	ldr	r3, [pc, #360]	; (8001ab4 <HAL_UART_RxCpltCallback+0x1f0>)
 800194c:	2202      	movs	r2, #2
 800194e:	701a      	strb	r2, [r3, #0]
		                status = START ;
		                rx_cnt = 0 ;
		                uart2_key_Flag = 0 ;
		            }
		        }
		        break ;
 8001950:	e036      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>
		        else if( rxdata == END_CODE ) {
 8001952:	4b56      	ldr	r3, [pc, #344]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b5d      	cmp	r3, #93	; 0x5d
 8001958:	d115      	bne.n	8001986 <HAL_UART_RxCpltCallback+0xc2>
		            if( rx_cnt == (LENGTH-1) )  {
 800195a:	4b58      	ldr	r3, [pc, #352]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b22      	cmp	r3, #34	; 0x22
 8001960:	d10d      	bne.n	800197e <HAL_UART_RxCpltCallback+0xba>
		                rxd[rx_cnt++] = rxdata ;
 8001962:	4b56      	ldr	r3, [pc, #344]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	b2d1      	uxtb	r1, r2
 800196a:	4a54      	ldr	r2, [pc, #336]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 800196c:	7011      	strb	r1, [r2, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	4b4e      	ldr	r3, [pc, #312]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 8001972:	7819      	ldrb	r1, [r3, #0]
 8001974:	4b50      	ldr	r3, [pc, #320]	; (8001ab8 <HAL_UART_RxCpltCallback+0x1f4>)
 8001976:	5499      	strb	r1, [r3, r2]
		                uart2_key_Flag = 1 ;
 8001978:	4b51      	ldr	r3, [pc, #324]	; (8001ac0 <HAL_UART_RxCpltCallback+0x1fc>)
 800197a:	2201      	movs	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]
		            status = START ;
 800197e:	4b4d      	ldr	r3, [pc, #308]	; (8001ab4 <HAL_UART_RxCpltCallback+0x1f0>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
		        break ;
 8001984:	e01c      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>
		            if( rx_cnt < (LENGTH+2) )  rxd[rx_cnt++] = rxdata ;
 8001986:	4b4d      	ldr	r3, [pc, #308]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b24      	cmp	r3, #36	; 0x24
 800198c:	d80b      	bhi.n	80019a6 <HAL_UART_RxCpltCallback+0xe2>
 800198e:	4b4b      	ldr	r3, [pc, #300]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	1c5a      	adds	r2, r3, #1
 8001994:	b2d1      	uxtb	r1, r2
 8001996:	4a49      	ldr	r2, [pc, #292]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 8001998:	7011      	strb	r1, [r2, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	4b43      	ldr	r3, [pc, #268]	; (8001aac <HAL_UART_RxCpltCallback+0x1e8>)
 800199e:	7819      	ldrb	r1, [r3, #0]
 80019a0:	4b45      	ldr	r3, [pc, #276]	; (8001ab8 <HAL_UART_RxCpltCallback+0x1f4>)
 80019a2:	5499      	strb	r1, [r3, r2]
		        break ;
 80019a4:	e00c      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>
		                status = START ;
 80019a6:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_UART_RxCpltCallback+0x1f0>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	701a      	strb	r2, [r3, #0]
		                rx_cnt = 0 ;
 80019ac:	4b43      	ldr	r3, [pc, #268]	; (8001abc <HAL_UART_RxCpltCallback+0x1f8>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
		                uart2_key_Flag = 0 ;
 80019b2:	4b43      	ldr	r3, [pc, #268]	; (8001ac0 <HAL_UART_RxCpltCallback+0x1fc>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
		        break ;
 80019b8:	e002      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>
		}
	}
 80019ba:	bf00      	nop
 80019bc:	e000      	b.n	80019c0 <HAL_UART_RxCpltCallback+0xfc>
		        break ;
 80019be:	bf00      	nop

	if (huart->Instance == USART6) {
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a3f      	ldr	r2, [pc, #252]	; (8001ac4 <HAL_UART_RxCpltCallback+0x200>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d15e      	bne.n	8001a88 <HAL_UART_RxCpltCallback+0x1c4>

		//uart_6_flag = 1;

		HAL_UART_Receive_IT(&huart6, (uint8_t *) &GTO_rxdata, 1);
 80019ca:	2201      	movs	r2, #1
 80019cc:	493e      	ldr	r1, [pc, #248]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 80019ce:	483f      	ldr	r0, [pc, #252]	; (8001acc <HAL_UART_RxCpltCallback+0x208>)
 80019d0:	f005 f915 	bl	8006bfe <HAL_UART_Receive_IT>

		switch(GTO_status){
 80019d4:	4b3e      	ldr	r3, [pc, #248]	; (8001ad0 <HAL_UART_RxCpltCallback+0x20c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d002      	beq.n	80019e2 <HAL_UART_RxCpltCallback+0x11e>
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d011      	beq.n	8001a04 <HAL_UART_RxCpltCallback+0x140>
					}
					break ;
		}

	}
}
 80019e0:	e055      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
					if( GTO_rxdata == GTO_START_CODE ) {
 80019e2:	4b39      	ldr	r3, [pc, #228]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b28      	cmp	r3, #40	; 0x28
 80019e8:	d150      	bne.n	8001a8c <HAL_UART_RxCpltCallback+0x1c8>
						GTO_rxd[0] = GTO_START_CODE ;
 80019ea:	4b3a      	ldr	r3, [pc, #232]	; (8001ad4 <HAL_UART_RxCpltCallback+0x210>)
 80019ec:	2228      	movs	r2, #40	; 0x28
 80019ee:	701a      	strb	r2, [r3, #0]
						GTO_rx_cnt = 1 ;
 80019f0:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_PAYLOAD ;
 80019f6:	4b36      	ldr	r3, [pc, #216]	; (8001ad0 <HAL_UART_RxCpltCallback+0x20c>)
 80019f8:	2202      	movs	r2, #2
 80019fa:	701a      	strb	r2, [r3, #0]
						uart_6_flag = 0 ;
 80019fc:	4b37      	ldr	r3, [pc, #220]	; (8001adc <HAL_UART_RxCpltCallback+0x218>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]
					break ;
 8001a02:	e043      	b.n	8001a8c <HAL_UART_RxCpltCallback+0x1c8>
					if( GTO_rxdata == GTO_START_CODE ) {
 8001a04:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b28      	cmp	r3, #40	; 0x28
 8001a0a:	d109      	bne.n	8001a20 <HAL_UART_RxCpltCallback+0x15c>
						GTO_rxd[0] = GTO_START_CODE ;
 8001a0c:	4b31      	ldr	r3, [pc, #196]	; (8001ad4 <HAL_UART_RxCpltCallback+0x210>)
 8001a0e:	2228      	movs	r2, #40	; 0x28
 8001a10:	701a      	strb	r2, [r3, #0]
						GTO_rx_cnt = 1 ;
 8001a12:	4b31      	ldr	r3, [pc, #196]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_PAYLOAD ;
 8001a18:	4b2d      	ldr	r3, [pc, #180]	; (8001ad0 <HAL_UART_RxCpltCallback+0x20c>)
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	701a      	strb	r2, [r3, #0]
					break ;
 8001a1e:	e036      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
					else if( GTO_rxdata == GTO_END_CODE ) {
 8001a20:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b29      	cmp	r3, #41	; 0x29
 8001a26:	d115      	bne.n	8001a54 <HAL_UART_RxCpltCallback+0x190>
						if( GTO_rx_cnt == (GTO_LENGTH-1) )  {
 8001a28:	4b2b      	ldr	r3, [pc, #172]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b0a      	cmp	r3, #10
 8001a2e:	d10d      	bne.n	8001a4c <HAL_UART_RxCpltCallback+0x188>
							GTO_rxd[GTO_rx_cnt++] = GTO_rxdata ;
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	b2d1      	uxtb	r1, r2
 8001a38:	4a27      	ldr	r2, [pc, #156]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a3a:	7011      	strb	r1, [r2, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 8001a40:	7819      	ldrb	r1, [r3, #0]
 8001a42:	4b24      	ldr	r3, [pc, #144]	; (8001ad4 <HAL_UART_RxCpltCallback+0x210>)
 8001a44:	5499      	strb	r1, [r3, r2]
							uart_6_flag = 1 ;
 8001a46:	4b25      	ldr	r3, [pc, #148]	; (8001adc <HAL_UART_RxCpltCallback+0x218>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	701a      	strb	r2, [r3, #0]
						GTO_status = GTO_START ;
 8001a4c:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <HAL_UART_RxCpltCallback+0x20c>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
					break ;
 8001a52:	e01c      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
						if( GTO_rx_cnt < (GTO_LENGTH+2) )  GTO_rxd[GTO_rx_cnt++] = GTO_rxdata ;
 8001a54:	4b20      	ldr	r3, [pc, #128]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b0c      	cmp	r3, #12
 8001a5a:	d80b      	bhi.n	8001a74 <HAL_UART_RxCpltCallback+0x1b0>
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	b2d1      	uxtb	r1, r2
 8001a64:	4a1c      	ldr	r2, [pc, #112]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a66:	7011      	strb	r1, [r2, #0]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <HAL_UART_RxCpltCallback+0x204>)
 8001a6c:	7819      	ldrb	r1, [r3, #0]
 8001a6e:	4b19      	ldr	r3, [pc, #100]	; (8001ad4 <HAL_UART_RxCpltCallback+0x210>)
 8001a70:	5499      	strb	r1, [r3, r2]
					break ;
 8001a72:	e00c      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
							GTO_status = GTO_START ;
 8001a74:	4b16      	ldr	r3, [pc, #88]	; (8001ad0 <HAL_UART_RxCpltCallback+0x20c>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
							GTO_rx_cnt = 0 ;
 8001a7a:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <HAL_UART_RxCpltCallback+0x214>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
							uart_6_flag = 0 ;
 8001a80:	4b16      	ldr	r3, [pc, #88]	; (8001adc <HAL_UART_RxCpltCallback+0x218>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
					break ;
 8001a86:	e002      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
	}
 8001a88:	bf00      	nop
 8001a8a:	e000      	b.n	8001a8e <HAL_UART_RxCpltCallback+0x1ca>
					break ;
 8001a8c:	bf00      	nop
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40011000 	.word	0x40011000
 8001a9c:	20000291 	.word	0x20000291
 8001aa0:	200001cc 	.word	0x200001cc
 8001aa4:	200000d9 	.word	0x200000d9
 8001aa8:	40004400 	.word	0x40004400
 8001aac:	200001c8 	.word	0x200001c8
 8001ab0:	200003a4 	.word	0x200003a4
 8001ab4:	2000002f 	.word	0x2000002f
 8001ab8:	2000054c 	.word	0x2000054c
 8001abc:	200000ed 	.word	0x200000ed
 8001ac0:	200000da 	.word	0x200000da
 8001ac4:	40011400 	.word	0x40011400
 8001ac8:	20000344 	.word	0x20000344
 8001acc:	20000294 	.word	0x20000294
 8001ad0:	20000030 	.word	0x20000030
 8001ad4:	200002d8 	.word	0x200002d8
 8001ad8:	20000578 	.word	0x20000578
 8001adc:	200000dc 	.word	0x200000dc

08001ae0 <HAL_GPIO_EXTI_Callback>:
/*##########################################################################################################*/

/*##########################################################################################################*/
//External Interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	80fb      	strh	r3, [r7, #6]
	printf("EXTERNAL INTERRUPT CALLBACK EVENT !! \r\n");
 8001aea:	4807      	ldr	r0, [pc, #28]	; (8001b08 <HAL_GPIO_EXTI_Callback+0x28>)
 8001aec:	f005 ff88 	bl	8007a00 <puts>
	etherNet_Flag = 1;
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_GPIO_EXTI_Callback+0x2c>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
	setSn_IR(0, 0xff);
 8001af6:	21ff      	movs	r1, #255	; 0xff
 8001af8:	f240 4002 	movw	r0, #1026	; 0x402
 8001afc:	f7fe fd3c 	bl	8000578 <WIZCHIP_WRITE>
	//TCP_Ethernet_Server();
}
 8001b00:	bf00      	nop
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	08008ad8 	.word	0x08008ad8
 8001b0c:	200000db 	.word	0x200000db

08001b10 <_write>:
/*##########################################################################################################*/
/*Send information (strings) to the console (PC) */

/*printf for uart1*/	//gto
int _write(int file, char *ptr, int len)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, 500);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	4804      	ldr	r0, [pc, #16]	; (8001b38 <_write+0x28>)
 8001b28:	f004 ffd7 	bl	8006ada <HAL_UART_Transmit>
	return len;
 8001b2c:	687b      	ldr	r3, [r7, #4]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200001cc 	.word	0x200001cc

08001b3c <debugPrint>:

/*Function to write directly to UART*/	//gto
void debugPrint(UART_HandleTypeDef *huart1, char _out[]){
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
 HAL_UART_Transmit(huart1, (uint8_t *) _out, strlen(_out), 10);
 8001b46:	6838      	ldr	r0, [r7, #0]
 8001b48:	f7fe fb42 	bl	80001d0 <strlen>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	230a      	movs	r3, #10
 8001b52:	6839      	ldr	r1, [r7, #0]
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f004 ffc0 	bl	8006ada <HAL_UART_Transmit>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <debugPrintln>:


/*Function to write to UART and new line termination*/ //gto
void debugPrintln(UART_HandleTypeDef *huart, char _out[]){
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b084      	sub	sp, #16
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
 8001b6a:	6039      	str	r1, [r7, #0]
 HAL_UART_Transmit(huart, (uint8_t *) _out, strlen(_out), 10);
 8001b6c:	6838      	ldr	r0, [r7, #0]
 8001b6e:	f7fe fb2f 	bl	80001d0 <strlen>
 8001b72:	4603      	mov	r3, r0
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	230a      	movs	r3, #10
 8001b78:	6839      	ldr	r1, [r7, #0]
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f004 ffad 	bl	8006ada <HAL_UART_Transmit>
 char newline[2] = "\r\n";
 8001b80:	f640 230d 	movw	r3, #2573	; 0xa0d
 8001b84:	81bb      	strh	r3, [r7, #12]
 HAL_UART_Transmit(huart, (uint8_t *) newline, 2, 10);
 8001b86:	f107 010c 	add.w	r1, r7, #12
 8001b8a:	230a      	movs	r3, #10
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f004 ffa3 	bl	8006ada <HAL_UART_Transmit>
}
 8001b94:	bf00      	nop
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b9c:	b5b0      	push	{r4, r5, r7, lr}
 8001b9e:	b08c      	sub	sp, #48	; 0x30
 8001ba0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ba2:	f001 fcef 	bl	8003584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ba6:	f000 fae3 	bl	8002170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001baa:	f000 fdf1 	bl	8002790 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bae:	f000 fdc7 	bl	8002740 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001bb2:	f000 fd45 	bl	8002640 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001bb6:	f000 fd19 	bl	80025ec <MX_USART1_UART_Init>
  MX_UART4_Init();
 8001bba:	f000 fcc3 	bl	8002544 <MX_UART4_Init>
  MX_UART5_Init();
 8001bbe:	f000 fceb 	bl	8002598 <MX_UART5_Init>
  MX_USART6_UART_Init();
 8001bc2:	f000 fd91 	bl	80026e8 <MX_USART6_UART_Init>
  MX_SPI1_Init();
 8001bc6:	f000 fbc1 	bl	800234c <MX_SPI1_Init>
  MX_TIM1_Init();
 8001bca:	f000 fc1d 	bl	8002408 <MX_TIM1_Init>
  MX_TIM7_Init();
 8001bce:	f000 fc83 	bl	80024d8 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8001bd2:	f000 fd5f 	bl	8002694 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001bd6:	f000 fb5f 	bl	8002298 <MX_RTC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001bda:	f000 fb49 	bl	8002270 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  /*##########################################################################################################*/
  /*START DEBUGGING MESSAGE*/

  printf("\r\n * Start STM32F407 for Master Anchor - 20210818 GTO * \r\n\n");
 8001bde:	48c6      	ldr	r0, [pc, #792]	; (8001ef8 <main+0x35c>)
 8001be0:	f005 ff0e 	bl	8007a00 <puts>
  printf(" =============== 1. UART and 4Mbps test Okay (USART 1, 2, 3, 4, 5, 6) \r\n");
 8001be4:	48c5      	ldr	r0, [pc, #788]	; (8001efc <main+0x360>)
 8001be6:	f005 ff0b 	bl	8007a00 <puts>
  printf(" =============== 2. GPIO test Okay \r\n");
 8001bea:	48c5      	ldr	r0, [pc, #788]	; (8001f00 <main+0x364>)
 8001bec:	f005 ff08 	bl	8007a00 <puts>
  printf(" =============== 3. SPI and EXTI test Okay (for Ethernet) \r\n");
 8001bf0:	48c4      	ldr	r0, [pc, #784]	; (8001f04 <main+0x368>)
 8001bf2:	f005 ff05 	bl	8007a00 <puts>
  printf(" =============== 4. ETHERNET test Okay (Handler Callback) \r\n");
 8001bf6:	48c4      	ldr	r0, [pc, #784]	; (8001f08 <main+0x36c>)
 8001bf8:	f005 ff02 	bl	8007a00 <puts>
  /*##########################################################################################################*/

  /*##########################################################################################################*/
  /*INTERRUPT SET*/
  //gto
  HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	49c3      	ldr	r1, [pc, #780]	; (8001f0c <main+0x370>)
 8001c00:	48c3      	ldr	r0, [pc, #780]	; (8001f10 <main+0x374>)
 8001c02:	f004 fffc 	bl	8006bfe <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t *) &data, 1); // interrupt uart 2
 8001c06:	2201      	movs	r2, #1
 8001c08:	49c2      	ldr	r1, [pc, #776]	; (8001f14 <main+0x378>)
 8001c0a:	48c3      	ldr	r0, [pc, #780]	; (8001f18 <main+0x37c>)
 8001c0c:	f004 fff7 	bl	8006bfe <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, (uint8_t *) &GTO_rxdata, 1); // interrupt uart 6
 8001c10:	2201      	movs	r2, #1
 8001c12:	49c2      	ldr	r1, [pc, #776]	; (8001f1c <main+0x380>)
 8001c14:	48c2      	ldr	r0, [pc, #776]	; (8001f20 <main+0x384>)
 8001c16:	f004 fff2 	bl	8006bfe <HAL_UART_Receive_IT>

  /*PIN SET*/
  HAL_GPIO_WritePin(GPIOB, DOWN_EN, 0); 	// GPIO PB9 OUTPUT LOW -> Down enable
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c20:	48c0      	ldr	r0, [pc, #768]	; (8001f24 <main+0x388>)
 8001c22:	f002 fb03 	bl	800422c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 0); 	// SYNC_GEN LOW
 8001c26:	2200      	movs	r2, #0
 8001c28:	2101      	movs	r1, #1
 8001c2a:	48bf      	ldr	r0, [pc, #764]	; (8001f28 <main+0x38c>)
 8001c2c:	f002 fafe 	bl	800422c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOC, TX_EN, 1);		// GPIO PC1 OUTPUT HIGH -> tx enable
 8001c30:	2201      	movs	r2, #1
 8001c32:	2102      	movs	r1, #2
 8001c34:	48bd      	ldr	r0, [pc, #756]	; (8001f2c <main+0x390>)
 8001c36:	f002 faf9 	bl	800422c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RX_EN, 0);		// GPIO PC1 OUTPUT LOW -> rx enable
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2108      	movs	r1, #8
 8001c3e:	48bb      	ldr	r0, [pc, #748]	; (8001f2c <main+0x390>)
 8001c40:	f002 faf4 	bl	800422c <HAL_GPIO_WritePin>

  /*##########################################################################################################*/
  /*ETHERNET SET*/
  //gto
  //printf("\r\n EHTERNET RUNNING .... 20210813 \r\n");
  E_RST_HIGH();								// Ethernet Enable
 8001c44:	2201      	movs	r2, #1
 8001c46:	2110      	movs	r1, #16
 8001c48:	48b8      	ldr	r0, [pc, #736]	; (8001f2c <main+0x390>)
 8001c4a:	f002 faef 	bl	800422c <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(GPIOC, E_RST, 1);		// Ethernet Enable

  //HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 1);	// Ethernet Extra Interrupt Enable

  reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 8001c4e:	49b8      	ldr	r1, [pc, #736]	; (8001f30 <main+0x394>)
 8001c50:	48b8      	ldr	r0, [pc, #736]	; (8001f34 <main+0x398>)
 8001c52:	f7ff fc17 	bl	8001484 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 8001c56:	49b8      	ldr	r1, [pc, #736]	; (8001f38 <main+0x39c>)
 8001c58:	48b8      	ldr	r0, [pc, #736]	; (8001f3c <main+0x3a0>)
 8001c5a:	f7ff fc39 	bl	80014d0 <reg_wizchip_spi_cbfunc>

  wizchip_init(bufSize, bufSize);
 8001c5e:	49b8      	ldr	r1, [pc, #736]	; (8001f40 <main+0x3a4>)
 8001c60:	48b7      	ldr	r0, [pc, #732]	; (8001f40 <main+0x3a4>)
 8001c62:	f7ff fca5 	bl	80015b0 <wizchip_init>
  wiz_NetInfo netInfo = { .mac 	= {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},	// Mac address
		  	  	  	  	  .ip 	= {192, 168, 2, 192},					// IP address
						  .sn 	= {255, 255, 255, 0},					// Subnet mask
						  .gw 	= {192, 168, 2, 1}};					// Gateway address
  */
  wiz_NetInfo netInfo = { .mac 	= {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},	// Mac address
 8001c66:	463b      	mov	r3, r7
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
 8001c74:	f8c3 2013 	str.w	r2, [r3, #19]
 8001c78:	4ab2      	ldr	r2, [pc, #712]	; (8001f44 <main+0x3a8>)
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c80:	6018      	str	r0, [r3, #0]
 8001c82:	3304      	adds	r3, #4
 8001c84:	8019      	strh	r1, [r3, #0]
 8001c86:	4ab0      	ldr	r2, [pc, #704]	; (8001f48 <main+0x3ac>)
 8001c88:	1dbb      	adds	r3, r7, #6
 8001c8a:	6810      	ldr	r0, [r2, #0]
 8001c8c:	6018      	str	r0, [r3, #0]
 8001c8e:	4aaf      	ldr	r2, [pc, #700]	; (8001f4c <main+0x3b0>)
 8001c90:	f107 030a 	add.w	r3, r7, #10
 8001c94:	6810      	ldr	r0, [r2, #0]
 8001c96:	6018      	str	r0, [r3, #0]
 8001c98:	4aad      	ldr	r2, [pc, #692]	; (8001f50 <main+0x3b4>)
 8001c9a:	f107 030e 	add.w	r3, r7, #14
 8001c9e:	6810      	ldr	r0, [r2, #0]
 8001ca0:	6018      	str	r0, [r3, #0]
 		  	  	  	  	  .ip 	= {10, 0, 7, 211},						// IP address
 						  .sn 	= {255, 255, 248, 0},					// Subnet mask
 						  .gw 	= {10, 0, 0, 1}};						// Gateway address

  wizchip_setnetinfo(&netInfo);
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fd35 	bl	8001714 <wizchip_setnetinfo>
  wizchip_getnetinfo(&netInfo);
 8001caa:	463b      	mov	r3, r7
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fd6d 	bl	800178c <wizchip_getnetinfo>
  PRINT_NETINFO(netInfo);
 8001cb2:	2364      	movs	r3, #100	; 0x64
 8001cb4:	2218      	movs	r2, #24
 8001cb6:	49a7      	ldr	r1, [pc, #668]	; (8001f54 <main+0x3b8>)
 8001cb8:	4897      	ldr	r0, [pc, #604]	; (8001f18 <main+0x37c>)
 8001cba:	f004 ff0e 	bl	8006ada <HAL_UART_Transmit>
 8001cbe:	783b      	ldrb	r3, [r7, #0]
 8001cc0:	461c      	mov	r4, r3
 8001cc2:	787b      	ldrb	r3, [r7, #1]
 8001cc4:	461d      	mov	r5, r3
 8001cc6:	78bb      	ldrb	r3, [r7, #2]
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	7939      	ldrb	r1, [r7, #4]
 8001ccc:	7978      	ldrb	r0, [r7, #5]
 8001cce:	9003      	str	r0, [sp, #12]
 8001cd0:	9102      	str	r1, [sp, #8]
 8001cd2:	9201      	str	r2, [sp, #4]
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	462b      	mov	r3, r5
 8001cd8:	4622      	mov	r2, r4
 8001cda:	499f      	ldr	r1, [pc, #636]	; (8001f58 <main+0x3bc>)
 8001cdc:	489f      	ldr	r0, [pc, #636]	; (8001f5c <main+0x3c0>)
 8001cde:	f005 fea7 	bl	8007a30 <siprintf>
 8001ce2:	489e      	ldr	r0, [pc, #632]	; (8001f5c <main+0x3c0>)
 8001ce4:	f7fe fa74 	bl	80001d0 <strlen>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	2364      	movs	r3, #100	; 0x64
 8001cee:	499b      	ldr	r1, [pc, #620]	; (8001f5c <main+0x3c0>)
 8001cf0:	4889      	ldr	r0, [pc, #548]	; (8001f18 <main+0x37c>)
 8001cf2:	f004 fef2 	bl	8006ada <HAL_UART_Transmit>
 8001cf6:	79bb      	ldrb	r3, [r7, #6]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	7a3b      	ldrb	r3, [r7, #8]
 8001d00:	7a7a      	ldrb	r2, [r7, #9]
 8001d02:	9201      	str	r2, [sp, #4]
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	4603      	mov	r3, r0
 8001d08:	460a      	mov	r2, r1
 8001d0a:	4995      	ldr	r1, [pc, #596]	; (8001f60 <main+0x3c4>)
 8001d0c:	4893      	ldr	r0, [pc, #588]	; (8001f5c <main+0x3c0>)
 8001d0e:	f005 fe8f 	bl	8007a30 <siprintf>
 8001d12:	4892      	ldr	r0, [pc, #584]	; (8001f5c <main+0x3c0>)
 8001d14:	f7fe fa5c 	bl	80001d0 <strlen>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2364      	movs	r3, #100	; 0x64
 8001d1e:	498f      	ldr	r1, [pc, #572]	; (8001f5c <main+0x3c0>)
 8001d20:	487d      	ldr	r0, [pc, #500]	; (8001f18 <main+0x37c>)
 8001d22:	f004 feda 	bl	8006ada <HAL_UART_Transmit>
 8001d26:	7abb      	ldrb	r3, [r7, #10]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	7afb      	ldrb	r3, [r7, #11]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	7b3b      	ldrb	r3, [r7, #12]
 8001d30:	7b7a      	ldrb	r2, [r7, #13]
 8001d32:	9201      	str	r2, [sp, #4]
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	4603      	mov	r3, r0
 8001d38:	460a      	mov	r2, r1
 8001d3a:	498a      	ldr	r1, [pc, #552]	; (8001f64 <main+0x3c8>)
 8001d3c:	4887      	ldr	r0, [pc, #540]	; (8001f5c <main+0x3c0>)
 8001d3e:	f005 fe77 	bl	8007a30 <siprintf>
 8001d42:	4886      	ldr	r0, [pc, #536]	; (8001f5c <main+0x3c0>)
 8001d44:	f7fe fa44 	bl	80001d0 <strlen>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	2364      	movs	r3, #100	; 0x64
 8001d4e:	4983      	ldr	r1, [pc, #524]	; (8001f5c <main+0x3c0>)
 8001d50:	4871      	ldr	r0, [pc, #452]	; (8001f18 <main+0x37c>)
 8001d52:	f004 fec2 	bl	8006ada <HAL_UART_Transmit>
 8001d56:	7bbb      	ldrb	r3, [r7, #14]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	7c3b      	ldrb	r3, [r7, #16]
 8001d60:	7c7a      	ldrb	r2, [r7, #17]
 8001d62:	9201      	str	r2, [sp, #4]
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	4603      	mov	r3, r0
 8001d68:	460a      	mov	r2, r1
 8001d6a:	497f      	ldr	r1, [pc, #508]	; (8001f68 <main+0x3cc>)
 8001d6c:	487b      	ldr	r0, [pc, #492]	; (8001f5c <main+0x3c0>)
 8001d6e:	f005 fe5f 	bl	8007a30 <siprintf>
 8001d72:	487a      	ldr	r0, [pc, #488]	; (8001f5c <main+0x3c0>)
 8001d74:	f7fe fa2c 	bl	80001d0 <strlen>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2364      	movs	r3, #100	; 0x64
 8001d7e:	4977      	ldr	r1, [pc, #476]	; (8001f5c <main+0x3c0>)
 8001d80:	4865      	ldr	r0, [pc, #404]	; (8001f18 <main+0x37c>)
 8001d82:	f004 feaa 	bl	8006ada <HAL_UART_Transmit>
  while (1)
  {
	  //DWT_Delay_us(1000);											// 10 microsecond
	  //HAL_UART_Transmit(&huart6, (uint8_t *) &test, 1, 10);		//4mbps test

	  loopback_tcps(SOCK_TCPS, 20, 60500);
 8001d86:	f64e 4254 	movw	r2, #60500	; 0xec54
 8001d8a:	2114      	movs	r1, #20
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f000 fe53 	bl	8002a38 <loopback_tcps>
	  //setIMR(0x01);
	  //setSn_IR(0, Sn_IR_RECV);	//Interrupt occurs only in the recv interrupt of socket '0'.

	  if (uart1_key_Flag){
 8001d92:	4b76      	ldr	r3, [pc, #472]	; (8001f6c <main+0x3d0>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f000 8147 	beq.w	800202a <main+0x48e>
		  uart1_key_Flag = 0;
 8001d9c:	4b73      	ldr	r3, [pc, #460]	; (8001f6c <main+0x3d0>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
		  switch(rx_data){
 8001da2:	4b5a      	ldr	r3, [pc, #360]	; (8001f0c <main+0x370>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	3b32      	subs	r3, #50	; 0x32
 8001da8:	2b48      	cmp	r3, #72	; 0x48
 8001daa:	f200 8141 	bhi.w	8002030 <main+0x494>
 8001dae:	a201      	add	r2, pc, #4	; (adr r2, 8001db4 <main+0x218>)
 8001db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db4:	08001f7d 	.word	0x08001f7d
 8001db8:	08002031 	.word	0x08002031
 8001dbc:	08002031 	.word	0x08002031
 8001dc0:	08002031 	.word	0x08002031
 8001dc4:	08001f93 	.word	0x08001f93
 8001dc8:	08002031 	.word	0x08002031
 8001dcc:	08002031 	.word	0x08002031
 8001dd0:	08002031 	.word	0x08002031
 8001dd4:	08002031 	.word	0x08002031
 8001dd8:	08002031 	.word	0x08002031
 8001ddc:	08002031 	.word	0x08002031
 8001de0:	08002031 	.word	0x08002031
 8001de4:	08002031 	.word	0x08002031
 8001de8:	08002031 	.word	0x08002031
 8001dec:	08002031 	.word	0x08002031
 8001df0:	08002031 	.word	0x08002031
 8001df4:	08002031 	.word	0x08002031
 8001df8:	08002031 	.word	0x08002031
 8001dfc:	08002031 	.word	0x08002031
 8001e00:	08002031 	.word	0x08002031
 8001e04:	08002031 	.word	0x08002031
 8001e08:	08002031 	.word	0x08002031
 8001e0c:	08002031 	.word	0x08002031
 8001e10:	08002031 	.word	0x08002031
 8001e14:	08002031 	.word	0x08002031
 8001e18:	08002031 	.word	0x08002031
 8001e1c:	08002031 	.word	0x08002031
 8001e20:	08002031 	.word	0x08002031
 8001e24:	08002031 	.word	0x08002031
 8001e28:	08002031 	.word	0x08002031
 8001e2c:	08002031 	.word	0x08002031
 8001e30:	08002031 	.word	0x08002031
 8001e34:	08002031 	.word	0x08002031
 8001e38:	08002031 	.word	0x08002031
 8001e3c:	08002031 	.word	0x08002031
 8001e40:	08002031 	.word	0x08002031
 8001e44:	08002031 	.word	0x08002031
 8001e48:	08002031 	.word	0x08002031
 8001e4c:	08002031 	.word	0x08002031
 8001e50:	08002031 	.word	0x08002031
 8001e54:	08002031 	.word	0x08002031
 8001e58:	08002031 	.word	0x08002031
 8001e5c:	08002031 	.word	0x08002031
 8001e60:	08002031 	.word	0x08002031
 8001e64:	08002031 	.word	0x08002031
 8001e68:	08002031 	.word	0x08002031
 8001e6c:	08002031 	.word	0x08002031
 8001e70:	08001ed9 	.word	0x08001ed9
 8001e74:	08002031 	.word	0x08002031
 8001e78:	08001fe1 	.word	0x08001fe1
 8001e7c:	08002031 	.word	0x08002031
 8001e80:	08001fef 	.word	0x08001fef
 8001e84:	08002031 	.word	0x08002031
 8001e88:	08002031 	.word	0x08002031
 8001e8c:	08002031 	.word	0x08002031
 8001e90:	08002031 	.word	0x08002031
 8001e94:	08002031 	.word	0x08002031
 8001e98:	08002031 	.word	0x08002031
 8001e9c:	08002031 	.word	0x08002031
 8001ea0:	08002031 	.word	0x08002031
 8001ea4:	08002031 	.word	0x08002031
 8001ea8:	08002031 	.word	0x08002031
 8001eac:	08002031 	.word	0x08002031
 8001eb0:	08002031 	.word	0x08002031
 8001eb4:	08001fa9 	.word	0x08001fa9
 8001eb8:	08001ef1 	.word	0x08001ef1
 8001ebc:	08001fb7 	.word	0x08001fb7
 8001ec0:	08002031 	.word	0x08002031
 8001ec4:	08002031 	.word	0x08002031
 8001ec8:	08002031 	.word	0x08002031
 8001ecc:	08001fd3 	.word	0x08001fd3
 8001ed0:	08002031 	.word	0x08002031
 8001ed4:	08001fc5 	.word	0x08001fc5
			  case 'a':
				  debugPrint(&huart1, "debugPrint test ");
 8001ed8:	4925      	ldr	r1, [pc, #148]	; (8001f70 <main+0x3d4>)
 8001eda:	480d      	ldr	r0, [pc, #52]	; (8001f10 <main+0x374>)
 8001edc:	f7ff fe2e 	bl	8001b3c <debugPrint>
				  debugPrintln(&huart1, "debugPrintln test");
 8001ee0:	4924      	ldr	r1, [pc, #144]	; (8001f74 <main+0x3d8>)
 8001ee2:	480b      	ldr	r0, [pc, #44]	; (8001f10 <main+0x374>)
 8001ee4:	f7ff fe3d 	bl	8001b62 <debugPrintln>
				  printf("printf test\r\n");
 8001ee8:	4823      	ldr	r0, [pc, #140]	; (8001f78 <main+0x3dc>)
 8001eea:	f005 fd89 	bl	8007a00 <puts>
				  break;
 8001eee:	e09f      	b.n	8002030 <main+0x494>

			  case 's':
				  Sync_out();
 8001ef0:	f000 fd2e 	bl	8002950 <Sync_out>
				  break;
 8001ef4:	e09c      	b.n	8002030 <main+0x494>
 8001ef6:	bf00      	nop
 8001ef8:	08008b00 	.word	0x08008b00
 8001efc:	08008b3c 	.word	0x08008b3c
 8001f00:	08008b84 	.word	0x08008b84
 8001f04:	08008bac 	.word	0x08008bac
 8001f08:	08008be8 	.word	0x08008be8
 8001f0c:	20000291 	.word	0x20000291
 8001f10:	200001cc 	.word	0x200001cc
 8001f14:	2000002c 	.word	0x2000002c
 8001f18:	200003a4 	.word	0x200003a4
 8001f1c:	20000344 	.word	0x20000344
 8001f20:	20000294 	.word	0x20000294
 8001f24:	40020400 	.word	0x40020400
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40020800 	.word	0x40020800
 8001f30:	08001865 	.word	0x08001865
 8001f34:	0800184d 	.word	0x0800184d
 8001f38:	080018a1 	.word	0x080018a1
 8001f3c:	0800187d 	.word	0x0800187d
 8001f40:	20000034 	.word	0x20000034
 8001f44:	08008e34 	.word	0x08008e34
 8001f48:	08008e3c 	.word	0x08008e3c
 8001f4c:	08008e40 	.word	0x08008e40
 8001f50:	08008e44 	.word	0x08008e44
 8001f54:	08008c24 	.word	0x08008c24
 8001f58:	08008c40 	.word	0x08008c40
 8001f5c:	20000144 	.word	0x20000144
 8001f60:	08008c64 	.word	0x08008c64
 8001f64:	08008c84 	.word	0x08008c84
 8001f68:	08008ca4 	.word	0x08008ca4
 8001f6c:	200000d9 	.word	0x200000d9
 8001f70:	08008cc4 	.word	0x08008cc4
 8001f74:	08008cd8 	.word	0x08008cd8
 8001f78:	08008cec 	.word	0x08008cec

			  case '2':
				  HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 0);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	2101      	movs	r1, #1
 8001f80:	4860      	ldr	r0, [pc, #384]	; (8002104 <main+0x568>)
 8001f82:	f002 f953 	bl	800422c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_A, 0);								// GPIO PB5 OUTPUT LOW  -> USART2 enable
 8001f86:	2200      	movs	r2, #0
 8001f88:	2120      	movs	r1, #32
 8001f8a:	485f      	ldr	r0, [pc, #380]	; (8002108 <main+0x56c>)
 8001f8c:	f002 f94e 	bl	800422c <HAL_GPIO_WritePin>
				  break;
 8001f90:	e04e      	b.n	8002030 <main+0x494>

			  case '6':
				  HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2101      	movs	r1, #1
 8001f96:	485b      	ldr	r0, [pc, #364]	; (8002104 <main+0x568>)
 8001f98:	f002 f948 	bl	800422c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_A, 1);								// GPIO PB5 OUTPUT HIGH -> USART6 enable
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	2120      	movs	r1, #32
 8001fa0:	4859      	ldr	r0, [pc, #356]	; (8002108 <main+0x56c>)
 8001fa2:	f002 f943 	bl	800422c <HAL_GPIO_WritePin>
				  break;
 8001fa6:	e043      	b.n	8002030 <main+0x494>

			  case 'r':
				  HAL_UART_Transmit(&huart2, (uint8_t *) data, 1, 10);				// send data(0x00)
 8001fa8:	230a      	movs	r3, #10
 8001faa:	2201      	movs	r2, #1
 8001fac:	4957      	ldr	r1, [pc, #348]	; (800210c <main+0x570>)
 8001fae:	4858      	ldr	r0, [pc, #352]	; (8002110 <main+0x574>)
 8001fb0:	f004 fd93 	bl	8006ada <HAL_UART_Transmit>
				  break;
 8001fb4:	e03c      	b.n	8002030 <main+0x494>

			  case 't':
				  HAL_UART_Transmit(&huart6, (uint8_t *) &uart6_Signal, 1, 10);		// send data(0x00)
 8001fb6:	230a      	movs	r3, #10
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4956      	ldr	r1, [pc, #344]	; (8002114 <main+0x578>)
 8001fbc:	4856      	ldr	r0, [pc, #344]	; (8002118 <main+0x57c>)
 8001fbe:	f004 fd8c 	bl	8006ada <HAL_UART_Transmit>
				  break;
 8001fc2:	e035      	b.n	8002030 <main+0x494>

			  case 'z':
				  HAL_UART_Transmit(&huart2, (uint8_t *) "[RID=00 407 TO SLAVE ANCHOR DEVICE]", 35, 100);
 8001fc4:	2364      	movs	r3, #100	; 0x64
 8001fc6:	2223      	movs	r2, #35	; 0x23
 8001fc8:	4954      	ldr	r1, [pc, #336]	; (800211c <main+0x580>)
 8001fca:	4851      	ldr	r0, [pc, #324]	; (8002110 <main+0x574>)
 8001fcc:	f004 fd85 	bl	8006ada <HAL_UART_Transmit>
				  break;
 8001fd0:	e02e      	b.n	8002030 <main+0x494>

			  case 'x':
				  HAL_UART_Transmit(&huart2, (uint8_t *) "[RID=01 407 TO SLAVE ANCHOR DEVICE]", 35, 100);
 8001fd2:	2364      	movs	r3, #100	; 0x64
 8001fd4:	2223      	movs	r2, #35	; 0x23
 8001fd6:	4952      	ldr	r1, [pc, #328]	; (8002120 <main+0x584>)
 8001fd8:	484d      	ldr	r0, [pc, #308]	; (8002110 <main+0x574>)
 8001fda:	f004 fd7e 	bl	8006ada <HAL_UART_Transmit>
				  break;
 8001fde:	e027      	b.n	8002030 <main+0x494>

			  case 'c':
				  HAL_UART_Transmit(&huart2, (uint8_t *) "[RID=08 407 TO SLAVE ANCHOR DEVICE]", 35, 100);
 8001fe0:	2364      	movs	r3, #100	; 0x64
 8001fe2:	2223      	movs	r2, #35	; 0x23
 8001fe4:	494f      	ldr	r1, [pc, #316]	; (8002124 <main+0x588>)
 8001fe6:	484a      	ldr	r0, [pc, #296]	; (8002110 <main+0x574>)
 8001fe8:	f004 fd77 	bl	8006ada <HAL_UART_Transmit>
				  break;
 8001fec:	e020      	b.n	8002030 <main+0x494>

			  case 'e':
				  //etherNet_Flag = 1;
				  //setIMR(0x01);
				  //setSn_IR(0, Sn_IR_RECV);	//Interrupt occurs only in the recv interrupt of socket '0'.
				  if (etherNet_Flag == 1){
 8001fee:	4b4e      	ldr	r3, [pc, #312]	; (8002128 <main+0x58c>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d11b      	bne.n	800202e <main+0x492>
					  etherNet_Flag = 0;
 8001ff6:	4b4c      	ldr	r3, [pc, #304]	; (8002128 <main+0x58c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

					  //setSn_IMR(0, 0xff);	//Interrupt occurs only in the recv interrupt of socket '0'.

					  if((retVal = send(SOCK_TCPS, GREETING_MSG, strlen(GREETING_MSG))) == (int16_t)strlen(GREETING_MSG)) {
 8001ffc:	2236      	movs	r2, #54	; 0x36
 8001ffe:	494b      	ldr	r1, [pc, #300]	; (800212c <main+0x590>)
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff f83d 	bl	8001080 <send>
 8002006:	4603      	mov	r3, r0
 8002008:	b2da      	uxtb	r2, r3
 800200a:	4b49      	ldr	r3, [pc, #292]	; (8002130 <main+0x594>)
 800200c:	701a      	strb	r2, [r3, #0]
 800200e:	4b48      	ldr	r3, [pc, #288]	; (8002130 <main+0x594>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b36      	cmp	r3, #54	; 0x36
 8002014:	d10b      	bne.n	800202e <main+0x492>
						  printf("######### 407 board transmits data to server !! \r\n");
 8002016:	4847      	ldr	r0, [pc, #284]	; (8002134 <main+0x598>)
 8002018:	f005 fcf2 	bl	8007a00 <puts>
						  PRINT_STR(SENT_MESSAGE_MSG);
 800201c:	2364      	movs	r3, #100	; 0x64
 800201e:	2229      	movs	r2, #41	; 0x29
 8002020:	4945      	ldr	r1, [pc, #276]	; (8002138 <main+0x59c>)
 8002022:	483b      	ldr	r0, [pc, #236]	; (8002110 <main+0x574>)
 8002024:	f004 fd59 	bl	8006ada <HAL_UART_Transmit>
					  }
				  }

				  break;
 8002028:	e001      	b.n	800202e <main+0x492>
		  }
	  }
 800202a:	bf00      	nop
 800202c:	e000      	b.n	8002030 <main+0x494>
				  break;
 800202e:	bf00      	nop

	  //setIMR(0x01);
	  //setSn_IR(0, Sn_IR_RECV);	//Interrupt occurs only in the recv interrupt of socket '0'.


	  if(uart2_key_Flag) {
 8002030:	4b42      	ldr	r3, [pc, #264]	; (800213c <main+0x5a0>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d024      	beq.n	8002082 <main+0x4e6>
		  uart2_key_Flag = 0;
 8002038:	4b40      	ldr	r3, [pc, #256]	; (800213c <main+0x5a0>)
 800203a:	2200      	movs	r2, #0
 800203c:	701a      	strb	r2, [r3, #0]
		  printf("uart2 flag on \r\n");
 800203e:	4840      	ldr	r0, [pc, #256]	; (8002140 <main+0x5a4>)
 8002040:	f005 fcde 	bl	8007a00 <puts>
		  reset_CMD = SubStr(rxd, 0, 35);
 8002044:	2223      	movs	r2, #35	; 0x23
 8002046:	2100      	movs	r1, #0
 8002048:	483e      	ldr	r0, [pc, #248]	; (8002144 <main+0x5a8>)
 800204a:	f000 fcb1 	bl	80029b0 <SubStr>
 800204e:	4603      	mov	r3, r0
 8002050:	4a3d      	ldr	r2, [pc, #244]	; (8002148 <main+0x5ac>)
 8002052:	6013      	str	r3, [r2, #0]
		  printf("substring %s\r\n", reset_CMD);
 8002054:	4b3c      	ldr	r3, [pc, #240]	; (8002148 <main+0x5ac>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	483c      	ldr	r0, [pc, #240]	; (800214c <main+0x5b0>)
 800205c:	f005 fc4a 	bl	80078f4 <iprintf>
		  //HAL_Delay(1);
		  for (int i = 0; i < LENGTH; i++) {
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	e00a      	b.n	800207c <main+0x4e0>
			  HAL_UART_Transmit(&huart1, (uint8_t *) &rxd[i], 1, 10);
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	4a36      	ldr	r2, [pc, #216]	; (8002144 <main+0x5a8>)
 800206a:	1899      	adds	r1, r3, r2
 800206c:	230a      	movs	r3, #10
 800206e:	2201      	movs	r2, #1
 8002070:	4837      	ldr	r0, [pc, #220]	; (8002150 <main+0x5b4>)
 8002072:	f004 fd32 	bl	8006ada <HAL_UART_Transmit>
		  for (int i = 0; i < LENGTH; i++) {
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	3301      	adds	r3, #1
 800207a:	61fb      	str	r3, [r7, #28]
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	2b22      	cmp	r3, #34	; 0x22
 8002080:	ddf1      	ble.n	8002066 <main+0x4ca>
		  }
	  }

	  if(uart_6_flag) {
 8002082:	4b34      	ldr	r3, [pc, #208]	; (8002154 <main+0x5b8>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d016      	beq.n	80020b8 <main+0x51c>
		  uart_6_flag = 0;
 800208a:	4b32      	ldr	r3, [pc, #200]	; (8002154 <main+0x5b8>)
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]

		  printf("Received 105 Data \r\n");
 8002090:	4831      	ldr	r0, [pc, #196]	; (8002158 <main+0x5bc>)
 8002092:	f005 fcb5 	bl	8007a00 <puts>

		  //HAL_Delay(1);

		  for (int i = 0; i < GTO_LENGTH; i++) {
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	e00a      	b.n	80020b2 <main+0x516>
			  HAL_UART_Transmit(&huart1, (uint8_t *) &GTO_rxd[i], 1, 10);
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	4a2f      	ldr	r2, [pc, #188]	; (800215c <main+0x5c0>)
 80020a0:	1899      	adds	r1, r3, r2
 80020a2:	230a      	movs	r3, #10
 80020a4:	2201      	movs	r2, #1
 80020a6:	482a      	ldr	r0, [pc, #168]	; (8002150 <main+0x5b4>)
 80020a8:	f004 fd17 	bl	8006ada <HAL_UART_Transmit>
		  for (int i = 0; i < GTO_LENGTH; i++) {
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	3301      	adds	r3, #1
 80020b0:	61bb      	str	r3, [r7, #24]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	2b0a      	cmp	r3, #10
 80020b6:	ddf1      	ble.n	800209c <main+0x500>
		  }
		  //printf("\r\n\r\n");

	  }

	  id_1 = HAL_GPIO_ReadPin(GPIOB, ID1);
 80020b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020bc:	4812      	ldr	r0, [pc, #72]	; (8002108 <main+0x56c>)
 80020be:	f002 f89d 	bl	80041fc <HAL_GPIO_ReadPin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b26      	ldr	r3, [pc, #152]	; (8002160 <main+0x5c4>)
 80020c8:	701a      	strb	r2, [r3, #0]
	  id_2 = HAL_GPIO_ReadPin(GPIOB, ID2);
 80020ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020ce:	480e      	ldr	r0, [pc, #56]	; (8002108 <main+0x56c>)
 80020d0:	f002 f894 	bl	80041fc <HAL_GPIO_ReadPin>
 80020d4:	4603      	mov	r3, r0
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b22      	ldr	r3, [pc, #136]	; (8002164 <main+0x5c8>)
 80020da:	701a      	strb	r2, [r3, #0]
	  id_3 = HAL_GPIO_ReadPin(GPIOB, ID3);
 80020dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020e0:	4809      	ldr	r0, [pc, #36]	; (8002108 <main+0x56c>)
 80020e2:	f002 f88b 	bl	80041fc <HAL_GPIO_ReadPin>
 80020e6:	4603      	mov	r3, r0
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <main+0x5cc>)
 80020ec:	701a      	strb	r2, [r3, #0]
	  id_4 = HAL_GPIO_ReadPin(GPIOB, ID4);
 80020ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020f2:	4805      	ldr	r0, [pc, #20]	; (8002108 <main+0x56c>)
 80020f4:	f002 f882 	bl	80041fc <HAL_GPIO_ReadPin>
 80020f8:	4603      	mov	r3, r0
 80020fa:	461a      	mov	r2, r3
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <main+0x5d0>)
 80020fe:	701a      	strb	r2, [r3, #0]
	  loopback_tcps(SOCK_TCPS, 20, 60500);
 8002100:	e641      	b.n	8001d86 <main+0x1ea>
 8002102:	bf00      	nop
 8002104:	40021000 	.word	0x40021000
 8002108:	40020400 	.word	0x40020400
 800210c:	2000002c 	.word	0x2000002c
 8002110:	200003a4 	.word	0x200003a4
 8002114:	2000002e 	.word	0x2000002e
 8002118:	20000294 	.word	0x20000294
 800211c:	08008cfc 	.word	0x08008cfc
 8002120:	08008d20 	.word	0x08008d20
 8002124:	08008d44 	.word	0x08008d44
 8002128:	200000db 	.word	0x200000db
 800212c:	08008d68 	.word	0x08008d68
 8002130:	2000013c 	.word	0x2000013c
 8002134:	08008da0 	.word	0x08008da0
 8002138:	08008dd4 	.word	0x08008dd4
 800213c:	200000da 	.word	0x200000da
 8002140:	08008e00 	.word	0x08008e00
 8002144:	2000054c 	.word	0x2000054c
 8002148:	20000138 	.word	0x20000138
 800214c:	08008e10 	.word	0x08008e10
 8002150:	200001cc 	.word	0x200001cc
 8002154:	200000dc 	.word	0x200000dc
 8002158:	08008e20 	.word	0x08008e20
 800215c:	200002d8 	.word	0x200002d8
 8002160:	20000180 	.word	0x20000180
 8002164:	200004e8 	.word	0x200004e8
 8002168:	20000210 	.word	0x20000210
 800216c:	200000ec 	.word	0x200000ec

08002170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b098      	sub	sp, #96	; 0x60
 8002174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002176:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800217a:	2230      	movs	r2, #48	; 0x30
 800217c:	2100      	movs	r1, #0
 800217e:	4618      	mov	r0, r3
 8002180:	f005 fb06 	bl	8007790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002184:	f107 031c 	add.w	r3, r7, #28
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	4b30      	ldr	r3, [pc, #192]	; (8002268 <SystemClock_Config+0xf8>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	4a2f      	ldr	r2, [pc, #188]	; (8002268 <SystemClock_Config+0xf8>)
 80021ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b0:	6413      	str	r3, [r2, #64]	; 0x40
 80021b2:	4b2d      	ldr	r3, [pc, #180]	; (8002268 <SystemClock_Config+0xf8>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021be:	2300      	movs	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
 80021c2:	4b2a      	ldr	r3, [pc, #168]	; (800226c <SystemClock_Config+0xfc>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a29      	ldr	r2, [pc, #164]	; (800226c <SystemClock_Config+0xfc>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	4b27      	ldr	r3, [pc, #156]	; (800226c <SystemClock_Config+0xfc>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80021da:	230a      	movs	r3, #10
 80021dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021de:	2301      	movs	r3, #1
 80021e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021e2:	2310      	movs	r3, #16
 80021e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80021e6:	2301      	movs	r3, #1
 80021e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021ea:	2302      	movs	r3, #2
 80021ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021ee:	2300      	movs	r3, #0
 80021f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021f2:	2308      	movs	r3, #8
 80021f4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 80021f6:	23a8      	movs	r3, #168	; 0xa8
 80021f8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021fa:	2302      	movs	r3, #2
 80021fc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021fe:	2304      	movs	r3, #4
 8002200:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002202:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002206:	4618      	mov	r0, r3
 8002208:	f002 f842 	bl	8004290 <HAL_RCC_OscConfig>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002212:	f000 fd29 	bl	8002c68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002216:	230f      	movs	r3, #15
 8002218:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800221a:	2302      	movs	r3, #2
 800221c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002222:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002226:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002228:	2300      	movs	r3, #0
 800222a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	2102      	movs	r1, #2
 8002232:	4618      	mov	r0, r3
 8002234:	f002 faa4 	bl	8004780 <HAL_RCC_ClockConfig>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800223e:	f000 fd13 	bl	8002c68 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002242:	2302      	movs	r3, #2
 8002244:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002246:	f44f 7300 	mov.w	r3, #512	; 0x200
 800224a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	4618      	mov	r0, r3
 8002252:	f002 fc97 	bl	8004b84 <HAL_RCCEx_PeriphCLKConfig>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800225c:	f000 fd04 	bl	8002c68 <Error_Handler>
  }
}
 8002260:	bf00      	nop
 8002262:	3760      	adds	r7, #96	; 0x60
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40023800 	.word	0x40023800
 800226c:	40007000 	.word	0x40007000

08002270 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	2025      	movs	r0, #37	; 0x25
 800227a:	f001 fa7d 	bl	8003778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800227e:	2025      	movs	r0, #37	; 0x25
 8002280:	f001 fa96 	bl	80037b0 <HAL_NVIC_EnableIRQ>
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002284:	2200      	movs	r2, #0
 8002286:	2100      	movs	r1, #0
 8002288:	2047      	movs	r0, #71	; 0x47
 800228a:	f001 fa75 	bl	8003778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 800228e:	2047      	movs	r0, #71	; 0x47
 8002290:	f001 fa8e 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}

08002298 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80022ac:	2300      	movs	r3, #0
 80022ae:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80022b0:	4b24      	ldr	r3, [pc, #144]	; (8002344 <MX_RTC_Init+0xac>)
 80022b2:	4a25      	ldr	r2, [pc, #148]	; (8002348 <MX_RTC_Init+0xb0>)
 80022b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80022b6:	4b23      	ldr	r3, [pc, #140]	; (8002344 <MX_RTC_Init+0xac>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80022bc:	4b21      	ldr	r3, [pc, #132]	; (8002344 <MX_RTC_Init+0xac>)
 80022be:	227f      	movs	r2, #127	; 0x7f
 80022c0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80022c2:	4b20      	ldr	r3, [pc, #128]	; (8002344 <MX_RTC_Init+0xac>)
 80022c4:	22ff      	movs	r2, #255	; 0xff
 80022c6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80022c8:	4b1e      	ldr	r3, [pc, #120]	; (8002344 <MX_RTC_Init+0xac>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80022ce:	4b1d      	ldr	r3, [pc, #116]	; (8002344 <MX_RTC_Init+0xac>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80022d4:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <MX_RTC_Init+0xac>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80022da:	481a      	ldr	r0, [pc, #104]	; (8002344 <MX_RTC_Init+0xac>)
 80022dc:	f002 fd34 	bl	8004d48 <HAL_RTC_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80022e6:	f000 fcbf 	bl	8002c68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80022fe:	1d3b      	adds	r3, r7, #4
 8002300:	2201      	movs	r2, #1
 8002302:	4619      	mov	r1, r3
 8002304:	480f      	ldr	r0, [pc, #60]	; (8002344 <MX_RTC_Init+0xac>)
 8002306:	f002 fdb0 	bl	8004e6a <HAL_RTC_SetTime>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002310:	f000 fcaa 	bl	8002c68 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002314:	2301      	movs	r3, #1
 8002316:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002318:	2301      	movs	r3, #1
 800231a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800231c:	2301      	movs	r3, #1
 800231e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002320:	2300      	movs	r3, #0
 8002322:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002324:	463b      	mov	r3, r7
 8002326:	2201      	movs	r2, #1
 8002328:	4619      	mov	r1, r3
 800232a:	4806      	ldr	r0, [pc, #24]	; (8002344 <MX_RTC_Init+0xac>)
 800232c:	f002 fe5a 	bl	8004fe4 <HAL_RTC_SetDate>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002336:	f000 fc97 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	2000021c 	.word	0x2000021c
 8002348:	40002800 	.word	0x40002800

0800234c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002352:	4b2a      	ldr	r3, [pc, #168]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002354:	4a2a      	ldr	r2, [pc, #168]	; (8002400 <MX_SPI1_Init+0xb4>)
 8002356:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002358:	4b28      	ldr	r3, [pc, #160]	; (80023fc <MX_SPI1_Init+0xb0>)
 800235a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800235e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002360:	4b26      	ldr	r3, [pc, #152]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002366:	4b25      	ldr	r3, [pc, #148]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002368:	2200      	movs	r2, #0
 800236a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800236c:	4b23      	ldr	r3, [pc, #140]	; (80023fc <MX_SPI1_Init+0xb0>)
 800236e:	2200      	movs	r2, #0
 8002370:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002372:	4b22      	ldr	r3, [pc, #136]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002374:	2200      	movs	r2, #0
 8002376:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002378:	4b20      	ldr	r3, [pc, #128]	; (80023fc <MX_SPI1_Init+0xb0>)
 800237a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800237e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002380:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002382:	2210      	movs	r2, #16
 8002384:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002386:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002388:	2200      	movs	r2, #0
 800238a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800238c:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <MX_SPI1_Init+0xb0>)
 800238e:	2200      	movs	r2, #0
 8002390:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002392:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <MX_SPI1_Init+0xb0>)
 8002394:	2200      	movs	r2, #0
 8002396:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002398:	4b18      	ldr	r3, [pc, #96]	; (80023fc <MX_SPI1_Init+0xb0>)
 800239a:	220a      	movs	r2, #10
 800239c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800239e:	4817      	ldr	r0, [pc, #92]	; (80023fc <MX_SPI1_Init+0xb0>)
 80023a0:	f002 ff39 	bl	8005216 <HAL_SPI_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80023aa:	f000 fc5d 	bl	8002c68 <Error_Handler>
  /**SPI2 GPIO Configuration
	PB4     ------> SPI1_SCK
	PB6     ------> SPI1_MISO
	PB7     ------> SPI1_MOSI
  */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ae:	1d3b      	adds	r3, r7, #4
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023bc:	23e0      	movs	r3, #224	; 0xe0
 80023be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023cc:	2305      	movs	r3, #5
 80023ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	4619      	mov	r1, r3
 80023d4:	480b      	ldr	r0, [pc, #44]	; (8002404 <MX_SPI1_Init+0xb8>)
 80023d6:	f001 fd75 	bl	8003ec4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023da:	2310      	movs	r3, #16
 80023dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023de:	2301      	movs	r3, #1
 80023e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023e2:	2301      	movs	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ea:	1d3b      	adds	r3, r7, #4
 80023ec:	4619      	mov	r1, r3
 80023ee:	4805      	ldr	r0, [pc, #20]	; (8002404 <MX_SPI1_Init+0xb8>)
 80023f0:	f001 fd68 	bl	8003ec4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_Init 2 */

}
 80023f4:	bf00      	nop
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000348 	.word	0x20000348
 8002400:	40013000 	.word	0x40013000
 8002404:	40020000 	.word	0x40020000

08002408 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08c      	sub	sp, #48	; 0x30
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240e:	f107 0320 	add.w	r3, r7, #32
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800241c:	f107 030c 	add.w	r3, r7, #12
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002434:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002436:	4a27      	ldr	r2, [pc, #156]	; (80024d4 <MX_TIM1_Init+0xcc>)
 8002438:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800243a:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <MX_TIM1_Init+0xc8>)
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002440:	4b23      	ldr	r3, [pc, #140]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002446:	4b22      	ldr	r3, [pc, #136]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002448:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800244c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244e:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002450:	2200      	movs	r2, #0
 8002452:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002454:	4b1e      	ldr	r3, [pc, #120]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002456:	2200      	movs	r2, #0
 8002458:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800245a:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <MX_TIM1_Init+0xc8>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002460:	481b      	ldr	r0, [pc, #108]	; (80024d0 <MX_TIM1_Init+0xc8>)
 8002462:	f003 fd9f 	bl	8005fa4 <HAL_TIM_Base_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800246c:	f000 fbfc 	bl	8002c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002474:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002476:	f107 0320 	add.w	r3, r7, #32
 800247a:	4619      	mov	r1, r3
 800247c:	4814      	ldr	r0, [pc, #80]	; (80024d0 <MX_TIM1_Init+0xc8>)
 800247e:	f003 ff59 	bl	8006334 <HAL_TIM_ConfigClockSource>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002488:	f000 fbee 	bl	8002c68 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800248c:	2306      	movs	r3, #6
 800248e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	4619      	mov	r1, r3
 800249a:	480d      	ldr	r0, [pc, #52]	; (80024d0 <MX_TIM1_Init+0xc8>)
 800249c:	f004 f80e 	bl	80064bc <HAL_TIM_SlaveConfigSynchro>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80024a6:	f000 fbdf 	bl	8002c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024aa:	2300      	movs	r3, #0
 80024ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	4619      	mov	r1, r3
 80024b6:	4806      	ldr	r0, [pc, #24]	; (80024d0 <MX_TIM1_Init+0xc8>)
 80024b8:	f004 fa32 	bl	8006920 <HAL_TIMEx_MasterConfigSynchronization>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80024c2:	f000 fbd1 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024c6:	bf00      	nop
 80024c8:	3730      	adds	r7, #48	; 0x30
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000244 	.word	0x20000244
 80024d4:	40010000 	.word	0x40010000

080024d8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024de:	463b      	mov	r3, r7
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024e6:	4b15      	ldr	r3, [pc, #84]	; (800253c <MX_TIM7_Init+0x64>)
 80024e8:	4a15      	ldr	r2, [pc, #84]	; (8002540 <MX_TIM7_Init+0x68>)
 80024ea:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 41;
 80024ec:	4b13      	ldr	r3, [pc, #76]	; (800253c <MX_TIM7_Init+0x64>)
 80024ee:	2229      	movs	r2, #41	; 0x29
 80024f0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f2:	4b12      	ldr	r3, [pc, #72]	; (800253c <MX_TIM7_Init+0x64>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80024f8:	4b10      	ldr	r3, [pc, #64]	; (800253c <MX_TIM7_Init+0x64>)
 80024fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024fe:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002500:	4b0e      	ldr	r3, [pc, #56]	; (800253c <MX_TIM7_Init+0x64>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002506:	480d      	ldr	r0, [pc, #52]	; (800253c <MX_TIM7_Init+0x64>)
 8002508:	f003 fd4c 	bl	8005fa4 <HAL_TIM_Base_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002512:	f000 fba9 	bl	8002c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800251e:	463b      	mov	r3, r7
 8002520:	4619      	mov	r1, r3
 8002522:	4806      	ldr	r0, [pc, #24]	; (800253c <MX_TIM7_Init+0x64>)
 8002524:	f004 f9fc 	bl	8006920 <HAL_TIMEx_MasterConfigSynchronization>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800252e:	f000 fb9b 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200004a0 	.word	0x200004a0
 8002540:	40001400 	.word	0x40001400

08002544 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <MX_UART4_Init+0x4c>)
 800254a:	4a12      	ldr	r2, [pc, #72]	; (8002594 <MX_UART4_Init+0x50>)
 800254c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <MX_UART4_Init+0x4c>)
 8002550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002554:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002556:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <MX_UART4_Init+0x4c>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <MX_UART4_Init+0x4c>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002562:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <MX_UART4_Init+0x4c>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <MX_UART4_Init+0x4c>)
 800256a:	220c      	movs	r2, #12
 800256c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <MX_UART4_Init+0x4c>)
 8002570:	2200      	movs	r2, #0
 8002572:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <MX_UART4_Init+0x4c>)
 8002576:	2200      	movs	r2, #0
 8002578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800257a:	4805      	ldr	r0, [pc, #20]	; (8002590 <MX_UART4_Init+0x4c>)
 800257c:	f004 fa60 	bl	8006a40 <HAL_UART_Init>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002586:	f000 fb6f 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000300 	.word	0x20000300
 8002594:	40004c00 	.word	0x40004c00

08002598 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800259c:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <MX_UART5_Init+0x4c>)
 800259e:	4a12      	ldr	r2, [pc, #72]	; (80025e8 <MX_UART5_Init+0x50>)
 80025a0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025a8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025be:	220c      	movs	r2, #12
 80025c0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c8:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <MX_UART5_Init+0x4c>)
 80025d0:	f004 fa36 	bl	8006a40 <HAL_UART_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80025da:	f000 fb45 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000184 	.word	0x20000184
 80025e8:	40005000 	.word	0x40005000

080025ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 80025f2:	4a12      	ldr	r2, [pc, #72]	; (800263c <MX_USART1_UART_Init+0x50>)
 80025f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025f6:	4b10      	ldr	r3, [pc, #64]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 80025f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025fe:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800260a:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002610:	4b09      	ldr	r3, [pc, #36]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 8002612:	220c      	movs	r2, #12
 8002614:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002616:	4b08      	ldr	r3, [pc, #32]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 8002618:	2200      	movs	r2, #0
 800261a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 800261e:	2200      	movs	r2, #0
 8002620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002622:	4805      	ldr	r0, [pc, #20]	; (8002638 <MX_USART1_UART_Init+0x4c>)
 8002624:	f004 fa0c 	bl	8006a40 <HAL_UART_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800262e:	f000 fb1b 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200001cc 	.word	0x200001cc
 800263c:	40011000 	.word	0x40011000

08002640 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002646:	4a12      	ldr	r2, [pc, #72]	; (8002690 <MX_USART2_UART_Init+0x50>)
 8002648:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <MX_USART2_UART_Init+0x4c>)
 800264c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002650:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002652:	4b0e      	ldr	r3, [pc, #56]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002654:	2200      	movs	r2, #0
 8002656:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002658:	4b0c      	ldr	r3, [pc, #48]	; (800268c <MX_USART2_UART_Init+0x4c>)
 800265a:	2200      	movs	r2, #0
 800265c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002660:	2200      	movs	r2, #0
 8002662:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002666:	220c      	movs	r2, #12
 8002668:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <MX_USART2_UART_Init+0x4c>)
 800266c:	2200      	movs	r2, #0
 800266e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002672:	2200      	movs	r2, #0
 8002674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002676:	4805      	ldr	r0, [pc, #20]	; (800268c <MX_USART2_UART_Init+0x4c>)
 8002678:	f004 f9e2 	bl	8006a40 <HAL_UART_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002682:	f000 faf1 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200003a4 	.word	0x200003a4
 8002690:	40004400 	.word	0x40004400

08002694 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 800269a:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <MX_USART3_UART_Init+0x50>)
 800269c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026be:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c4:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026ca:	4805      	ldr	r0, [pc, #20]	; (80026e0 <MX_USART3_UART_Init+0x4c>)
 80026cc:	f004 f9b8 	bl	8006a40 <HAL_UART_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80026d6:	f000 fac7 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	200000f0 	.word	0x200000f0
 80026e4:	40004800 	.word	0x40004800

080026e8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  {
    Error_Handler();
  }
  /* USER CODE BEGIN USART6_Init 2 */
#endif
  huart6.Instance = USART6;
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 80026ee:	4a12      	ldr	r2, [pc, #72]	; (8002738 <MX_USART6_UART_Init+0x50>)
 80026f0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 4000000;	//4mbps //115200;
 80026f2:	4b10      	ldr	r3, [pc, #64]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 80026f4:	4a11      	ldr	r2, [pc, #68]	; (800273c <MX_USART6_UART_Init+0x54>)
 80026f6:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80026f8:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80026fe:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 8002700:	2200      	movs	r2, #0
 8002702:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800270a:	4b0a      	ldr	r3, [pc, #40]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 800270c:	220c      	movs	r2, #12
 800270e:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 8002712:	2200      	movs	r2, #0
 8002714:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;	//UART_OVERSAMPLING_16;
 8002716:	4b07      	ldr	r3, [pc, #28]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 8002718:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800271c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800271e:	4805      	ldr	r0, [pc, #20]	; (8002734 <MX_USART6_UART_Init+0x4c>)
 8002720:	f004 f98e 	bl	8006a40 <HAL_UART_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800272a:	f000 fa9d 	bl	8002c68 <Error_Handler>
  }
  /* USER CODE END USART6_Init 2 */

}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000294 	.word	0x20000294
 8002738:	40011400 	.word	0x40011400
 800273c:	003d0900 	.word	0x003d0900

08002740 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <MX_DMA_Init+0x4c>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a0f      	ldr	r2, [pc, #60]	; (800278c <MX_DMA_Init+0x4c>)
 8002750:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <MX_DMA_Init+0x4c>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002762:	2200      	movs	r2, #0
 8002764:	2100      	movs	r1, #0
 8002766:	2038      	movs	r0, #56	; 0x38
 8002768:	f001 f806 	bl	8003778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800276c:	2038      	movs	r0, #56	; 0x38
 800276e:	f001 f81f 	bl	80037b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002772:	2200      	movs	r2, #0
 8002774:	2100      	movs	r1, #0
 8002776:	203b      	movs	r0, #59	; 0x3b
 8002778:	f000 fffe 	bl	8003778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800277c:	203b      	movs	r0, #59	; 0x3b
 800277e:	f001 f817 	bl	80037b0 <HAL_NVIC_EnableIRQ>

}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023800 	.word	0x40023800

08002790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08c      	sub	sp, #48	; 0x30
 8002794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002796:	f107 031c 	add.w	r3, r7, #28
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]
 80027a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	4b63      	ldr	r3, [pc, #396]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	4a62      	ldr	r2, [pc, #392]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027b4:	6313      	str	r3, [r2, #48]	; 0x30
 80027b6:	4b60      	ldr	r3, [pc, #384]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	4b5c      	ldr	r3, [pc, #368]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	4a5b      	ldr	r2, [pc, #364]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027cc:	f043 0304 	orr.w	r3, r3, #4
 80027d0:	6313      	str	r3, [r2, #48]	; 0x30
 80027d2:	4b59      	ldr	r3, [pc, #356]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	4b55      	ldr	r3, [pc, #340]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a54      	ldr	r2, [pc, #336]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b52      	ldr	r3, [pc, #328]	; (8002938 <MX_GPIO_Init+0x1a8>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	613b      	str	r3, [r7, #16]
 80027f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	4b4e      	ldr	r3, [pc, #312]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	4a4d      	ldr	r2, [pc, #308]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002804:	f043 0310 	orr.w	r3, r3, #16
 8002808:	6313      	str	r3, [r2, #48]	; 0x30
 800280a:	4b4b      	ldr	r3, [pc, #300]	; (8002938 <MX_GPIO_Init+0x1a8>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	4b47      	ldr	r3, [pc, #284]	; (8002938 <MX_GPIO_Init+0x1a8>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	4a46      	ldr	r2, [pc, #280]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002820:	f043 0302 	orr.w	r3, r3, #2
 8002824:	6313      	str	r3, [r2, #48]	; 0x30
 8002826:	4b44      	ldr	r3, [pc, #272]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4b40      	ldr	r3, [pc, #256]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	4a3f      	ldr	r2, [pc, #252]	; (8002938 <MX_GPIO_Init+0x1a8>)
 800283c:	f043 0308 	orr.w	r3, r3, #8
 8002840:	6313      	str	r3, [r2, #48]	; 0x30
 8002842:	4b3d      	ldr	r3, [pc, #244]	; (8002938 <MX_GPIO_Init+0x1a8>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 800284e:	2200      	movs	r2, #0
 8002850:	211a      	movs	r1, #26
 8002852:	483a      	ldr	r0, [pc, #232]	; (800293c <MX_GPIO_Init+0x1ac>)
 8002854:	f001 fcea 	bl	800422c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002858:	2200      	movs	r2, #0
 800285a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800285e:	4838      	ldr	r0, [pc, #224]	; (8002940 <MX_GPIO_Init+0x1b0>)
 8002860:	f001 fce4 	bl	800422c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002864:	2200      	movs	r2, #0
 8002866:	f44f 710c 	mov.w	r1, #560	; 0x230
 800286a:	4836      	ldr	r0, [pc, #216]	; (8002944 <MX_GPIO_Init+0x1b4>)
 800286c:	f001 fcde 	bl	800422c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 8002870:	2200      	movs	r2, #0
 8002872:	2101      	movs	r1, #1
 8002874:	4834      	ldr	r0, [pc, #208]	; (8002948 <MX_GPIO_Init+0x1b8>)
 8002876:	f001 fcd9 	bl	800422c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 800287a:	231a      	movs	r3, #26
 800287c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287e:	2301      	movs	r3, #1
 8002880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800288a:	f107 031c 	add.w	r3, r7, #28
 800288e:	4619      	mov	r1, r3
 8002890:	482a      	ldr	r0, [pc, #168]	; (800293c <MX_GPIO_Init+0x1ac>)
 8002892:	f001 fb17 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800289a:	4b2c      	ldr	r3, [pc, #176]	; (800294c <MX_GPIO_Init+0x1bc>)
 800289c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028a2:	f107 031c 	add.w	r3, r7, #28
 80028a6:	4619      	mov	r1, r3
 80028a8:	4827      	ldr	r0, [pc, #156]	; (8002948 <MX_GPIO_Init+0x1b8>)
 80028aa:	f001 fb0b 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80028ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80028b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	4619      	mov	r1, r3
 80028c2:	4820      	ldr	r0, [pc, #128]	; (8002944 <MX_GPIO_Init+0x1b4>)
 80028c4:	f001 fafe 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ce:	2301      	movs	r3, #1
 80028d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d6:	2300      	movs	r3, #0
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028da:	f107 031c 	add.w	r3, r7, #28
 80028de:	4619      	mov	r1, r3
 80028e0:	4817      	ldr	r0, [pc, #92]	; (8002940 <MX_GPIO_Init+0x1b0>)
 80028e2:	f001 faef 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
 80028e6:	f44f 730c 	mov.w	r3, #560	; 0x230
 80028ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ec:	2301      	movs	r3, #1
 80028ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f8:	f107 031c 	add.w	r3, r7, #28
 80028fc:	4619      	mov	r1, r3
 80028fe:	4811      	ldr	r0, [pc, #68]	; (8002944 <MX_GPIO_Init+0x1b4>)
 8002900:	f001 fae0 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002904:	2301      	movs	r3, #1
 8002906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002908:	2301      	movs	r3, #1
 800290a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002914:	f107 031c 	add.w	r3, r7, #28
 8002918:	4619      	mov	r1, r3
 800291a:	480b      	ldr	r0, [pc, #44]	; (8002948 <MX_GPIO_Init+0x1b8>)
 800291c:	f001 fad2 	bl	8003ec4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002920:	2200      	movs	r2, #0
 8002922:	2100      	movs	r1, #0
 8002924:	2017      	movs	r0, #23
 8002926:	f000 ff27 	bl	8003778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800292a:	2017      	movs	r0, #23
 800292c:	f000 ff40 	bl	80037b0 <HAL_NVIC_EnableIRQ>

}
 8002930:	bf00      	nop
 8002932:	3730      	adds	r7, #48	; 0x30
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40023800 	.word	0x40023800
 800293c:	40020800 	.word	0x40020800
 8002940:	40020000 	.word	0x40020000
 8002944:	40020400 	.word	0x40020400
 8002948:	40021000 	.word	0x40021000
 800294c:	10110000 	.word	0x10110000

08002950 <Sync_out>:
/* USER CODE BEGIN 4 */
/*##########################################################################################################*/
/*gto*/
/* Synchronization Function */

void Sync_out(){
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	// sync signal
	HAL_GPIO_WritePin(GPIOB, GPIO_A, 1);							// GPIO PB5 OUTPUT HIGH -> USART6 enable
 8002954:	2201      	movs	r2, #1
 8002956:	2120      	movs	r1, #32
 8002958:	4810      	ldr	r0, [pc, #64]	; (800299c <Sync_out+0x4c>)
 800295a:	f001 fc67 	bl	800422c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 1);							// GPIO PE0 OUTPUT High -> SYNC_GEN
 800295e:	2201      	movs	r2, #1
 8002960:	2101      	movs	r1, #1
 8002962:	480f      	ldr	r0, [pc, #60]	; (80029a0 <Sync_out+0x50>)
 8002964:	f001 fc62 	bl	800422c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, TX_EN, 1);								// GPIO PC1 OUTPUT HIGH -> tx enable
 8002968:	2201      	movs	r2, #1
 800296a:	2102      	movs	r1, #2
 800296c:	480d      	ldr	r0, [pc, #52]	; (80029a4 <Sync_out+0x54>)
 800296e:	f001 fc5d 	bl	800422c <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart6, (uint8_t *) &sync_Signal, 1, 10);	// send data(0xff)
 8002972:	230a      	movs	r3, #10
 8002974:	2201      	movs	r2, #1
 8002976:	490c      	ldr	r1, [pc, #48]	; (80029a8 <Sync_out+0x58>)
 8002978:	480c      	ldr	r0, [pc, #48]	; (80029ac <Sync_out+0x5c>)
 800297a:	f004 f8ae 	bl	8006ada <HAL_UART_Transmit>
	DWT_Delay_us(100);												// 10 microsecond
 800297e:	2064      	movs	r0, #100	; 0x64
 8002980:	f7fe ff40 	bl	8001804 <DWT_Delay_us>
	HAL_GPIO_WritePin(GPIOC, TX_EN, 0);								// GPIO PC1 OUTPUT LOW -> tx enable
 8002984:	2200      	movs	r2, #0
 8002986:	2102      	movs	r1, #2
 8002988:	4806      	ldr	r0, [pc, #24]	; (80029a4 <Sync_out+0x54>)
 800298a:	f001 fc4f 	bl	800422c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, SYNC_GEN, 0);							// GPIO PE0 OUTPUT LOW -> SYNC_GEN
 800298e:	2200      	movs	r2, #0
 8002990:	2101      	movs	r1, #1
 8002992:	4803      	ldr	r0, [pc, #12]	; (80029a0 <Sync_out+0x50>)
 8002994:	f001 fc4a 	bl	800422c <HAL_GPIO_WritePin>
}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40020400 	.word	0x40020400
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40020800 	.word	0x40020800
 80029a8:	2000002d 	.word	0x2000002d
 80029ac:	20000294 	.word	0x20000294

080029b0 <SubStr>:
/*##########################################################################################################*/
/*gto*/
/* make a Substring function */

char *SubStr( char *pnInput, int nStart, int nLen )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
    int nLoop ;
    int nLength ;
    char *pszOutPut ;

    if( pnInput == NULL ){
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <SubStr+0x16>
        return NULL ;
 80029c2:	2300      	movs	r3, #0
 80029c4:	e033      	b.n	8002a2e <SubStr+0x7e>
    }
    pszOutPut = (char *)malloc( sizeof(char) * nLen + 1 ) ;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	3301      	adds	r3, #1
 80029ca:	4618      	mov	r0, r3
 80029cc:	f004 feca 	bl	8007764 <malloc>
 80029d0:	4603      	mov	r3, r0
 80029d2:	617b      	str	r3, [r7, #20]
    nLength = strlen( pnInput ) ;
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f7fd fbfb 	bl	80001d0 <strlen>
 80029da:	4603      	mov	r3, r0
 80029dc:	61bb      	str	r3, [r7, #24]
    if( nLength > nStart + nLen ){
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4413      	add	r3, r2
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	dd03      	ble.n	80029f2 <SubStr+0x42>
        nLength = nStart + nLen ;
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4413      	add	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
    }
    for( nLoop = nStart ; nLoop < nLength ; nLoop++ ){
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	61fb      	str	r3, [r7, #28]
 80029f6:	e00d      	b.n	8002a14 <SubStr+0x64>
        pszOutPut[nLoop-nStart] = pnInput[nLoop] ;
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	441a      	add	r2, r3
 80029fe:	69f9      	ldr	r1, [r7, #28]
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	1acb      	subs	r3, r1, r3
 8002a04:	4619      	mov	r1, r3
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	440b      	add	r3, r1
 8002a0a:	7812      	ldrb	r2, [r2, #0]
 8002a0c:	701a      	strb	r2, [r3, #0]
    for( nLoop = nStart ; nLoop < nLength ; nLoop++ ){
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3301      	adds	r3, #1
 8002a12:	61fb      	str	r3, [r7, #28]
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	dbed      	blt.n	80029f8 <SubStr+0x48>
    }
    pszOutPut[nLoop - nStart] = '\0' ;
 8002a1c:	69fa      	ldr	r2, [r7, #28]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	461a      	mov	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	4413      	add	r3, r2
 8002a28:	2200      	movs	r2, #0
 8002a2a:	701a      	strb	r2, [r3, #0]
    return pszOutPut ;
 8002a2c:	697b      	ldr	r3, [r7, #20]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3720      	adds	r7, #32
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <loopback_tcps>:
		printf("%c ", pRcvBuffer[i]);
	}
}

int32_t loopback_tcps(uint8_t sn, uint8_t * buf, uint16_t port)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	4603      	mov	r3, r0
 8002a40:	6039      	str	r1, [r7, #0]
 8002a42:	71fb      	strb	r3, [r7, #7]
 8002a44:	4613      	mov	r3, r2
 8002a46:	80bb      	strh	r3, [r7, #4]
	//setIMR(0x01);
	//setSn_IR(0, Sn_IR_RECV);	//Interrupt occurs only in the recv interrupt of socket '0'.

   switch(getSn_SR(sn))
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	021b      	lsls	r3, r3, #8
 8002a4e:	3303      	adds	r3, #3
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd fdbf 	bl	80005d4 <WIZCHIP_READ>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b1c      	cmp	r3, #28
 8002a5a:	f200 80d5 	bhi.w	8002c08 <loopback_tcps+0x1d0>
 8002a5e:	a201      	add	r2, pc, #4	; (adr r2, 8002a64 <loopback_tcps+0x2c>)
 8002a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a64:	08002bcf 	.word	0x08002bcf
 8002a68:	08002c09 	.word	0x08002c09
 8002a6c:	08002c09 	.word	0x08002c09
 8002a70:	08002c09 	.word	0x08002c09
 8002a74:	08002c09 	.word	0x08002c09
 8002a78:	08002c09 	.word	0x08002c09
 8002a7c:	08002c09 	.word	0x08002c09
 8002a80:	08002c09 	.word	0x08002c09
 8002a84:	08002c09 	.word	0x08002c09
 8002a88:	08002c09 	.word	0x08002c09
 8002a8c:	08002c09 	.word	0x08002c09
 8002a90:	08002c09 	.word	0x08002c09
 8002a94:	08002c09 	.word	0x08002c09
 8002a98:	08002c09 	.word	0x08002c09
 8002a9c:	08002c09 	.word	0x08002c09
 8002aa0:	08002c09 	.word	0x08002c09
 8002aa4:	08002c09 	.word	0x08002c09
 8002aa8:	08002c09 	.word	0x08002c09
 8002aac:	08002c09 	.word	0x08002c09
 8002ab0:	08002ba5 	.word	0x08002ba5
 8002ab4:	08002ad9 	.word	0x08002ad9
 8002ab8:	08002c09 	.word	0x08002c09
 8002abc:	08002c09 	.word	0x08002c09
 8002ac0:	08002add 	.word	0x08002add
 8002ac4:	08002c09 	.word	0x08002c09
 8002ac8:	08002c09 	.word	0x08002c09
 8002acc:	08002c09 	.word	0x08002c09
 8002ad0:	08002c09 	.word	0x08002c09
 8002ad4:	08002b71 	.word	0x08002b71
   {
   	   case SOCK_LISTEN :
   		   asm("nop");
 8002ad8:	bf00      	nop
   		   break;
 8002ada:	e09a      	b.n	8002c12 <loopback_tcps+0x1da>

   	   case SOCK_ESTABLISHED :
   		   setIMR(0x01);
 8002adc:	2101      	movs	r1, #1
 8002ade:	2016      	movs	r0, #22
 8002ae0:	f7fd fd4a 	bl	8000578 <WIZCHIP_WRITE>
   		   setSn_IR(0, Sn_IR_RECV);	//Interrupt occurs only in the recv interrupt of socket '0'.
 8002ae4:	2104      	movs	r1, #4
 8002ae6:	f240 4002 	movw	r0, #1026	; 0x402
 8002aea:	f7fd fd45 	bl	8000578 <WIZCHIP_WRITE>

   		   if(getSn_IR(sn) & Sn_IR_CON)
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	3304      	adds	r3, #4
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	3302      	adds	r3, #2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fd fd6c 	bl	80005d4 <WIZCHIP_READ>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00c      	beq.n	8002b20 <loopback_tcps+0xe8>
   		   {
   			   printf("%d:Connected \r\n", sn);
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4844      	ldr	r0, [pc, #272]	; (8002c1c <loopback_tcps+0x1e4>)
 8002b0c:	f004 fef2 	bl	80078f4 <iprintf>
   			   setSn_IR(sn, Sn_IR_CON);
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	3304      	adds	r3, #4
 8002b14:	021b      	lsls	r3, r3, #8
 8002b16:	3302      	adds	r3, #2
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fd fd2c 	bl	8000578 <WIZCHIP_WRITE>
   		   }
   		   if((size = getSn_RX_RSR(sn)) > 0)
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fd fe63 	bl	80007ee <getSn_RX_RSR>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	4b3c      	ldr	r3, [pc, #240]	; (8002c20 <loopback_tcps+0x1e8>)
 8002b2e:	801a      	strh	r2, [r3, #0]
 8002b30:	4b3b      	ldr	r3, [pc, #236]	; (8002c20 <loopback_tcps+0x1e8>)
 8002b32:	881b      	ldrh	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d069      	beq.n	8002c0c <loopback_tcps+0x1d4>
		   {
			   ret = recv(SOCK_TCPS, c_buffer, sizeof(c_buffer));
 8002b38:	2208      	movs	r2, #8
 8002b3a:	493a      	ldr	r1, [pc, #232]	; (8002c24 <loopback_tcps+0x1ec>)
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f7fe fb93 	bl	8001268 <recv>
 8002b42:	4603      	mov	r3, r0
 8002b44:	461a      	mov	r2, r3
 8002b46:	4b38      	ldr	r3, [pc, #224]	; (8002c28 <loopback_tcps+0x1f0>)
 8002b48:	601a      	str	r2, [r3, #0]
			   //USART1->DR = c_buffer[0] ;
			   printf(" ######### Data received from the server : %s \r\n", c_buffer);
 8002b4a:	4936      	ldr	r1, [pc, #216]	; (8002c24 <loopback_tcps+0x1ec>)
 8002b4c:	4837      	ldr	r0, [pc, #220]	; (8002c2c <loopback_tcps+0x1f4>)
 8002b4e:	f004 fed1 	bl	80078f4 <iprintf>
			   ret = send(SOCK_TCPS, c_buffer, strlen(c_buffer));
 8002b52:	4834      	ldr	r0, [pc, #208]	; (8002c24 <loopback_tcps+0x1ec>)
 8002b54:	f7fd fb3c 	bl	80001d0 <strlen>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4931      	ldr	r1, [pc, #196]	; (8002c24 <loopback_tcps+0x1ec>)
 8002b60:	2000      	movs	r0, #0
 8002b62:	f7fe fa8d 	bl	8001080 <send>
 8002b66:	4603      	mov	r3, r0
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b2f      	ldr	r3, [pc, #188]	; (8002c28 <loopback_tcps+0x1f0>)
 8002b6c:	601a      	str	r2, [r3, #0]
   					   return ret;
   				   }
   				   sentsize += ret; // Don't care SOCKERR_BUSY, because it is zero.
   			   }
   		   }*/
   		   break;
 8002b6e:	e04d      	b.n	8002c0c <loopback_tcps+0x1d4>

   	   case SOCK_CLOSE_WAIT :
   		   printf("%d:CloseWait \r\n",sn);
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	4619      	mov	r1, r3
 8002b74:	482e      	ldr	r0, [pc, #184]	; (8002c30 <loopback_tcps+0x1f8>)
 8002b76:	f004 febd 	bl	80078f4 <iprintf>
   		   if((ret=disconnect(sn)) != SOCK_OK) return ret;
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fa11 	bl	8000fa4 <disconnect>
 8002b82:	4603      	mov	r3, r0
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <loopback_tcps+0x1f0>)
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	4b27      	ldr	r3, [pc, #156]	; (8002c28 <loopback_tcps+0x1f0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d002      	beq.n	8002b98 <loopback_tcps+0x160>
 8002b92:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <loopback_tcps+0x1f0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	e03d      	b.n	8002c14 <loopback_tcps+0x1dc>
   		   printf("%d:Closed \r\n", sn);
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4825      	ldr	r0, [pc, #148]	; (8002c34 <loopback_tcps+0x1fc>)
 8002b9e:	f004 fea9 	bl	80078f4 <iprintf>
   		   break;
 8002ba2:	e036      	b.n	8002c12 <loopback_tcps+0x1da>

   	   case SOCK_INIT :
   		   printf("%d:Listen, port [%d]\r\n",sn, port);
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	88ba      	ldrh	r2, [r7, #4]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4823      	ldr	r0, [pc, #140]	; (8002c38 <loopback_tcps+0x200>)
 8002bac:	f004 fea2 	bl	80078f4 <iprintf>
   		   if( (ret = listen(sn)) != SOCK_OK) return ret;
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe f9a6 	bl	8000f04 <listen>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d023      	beq.n	8002c10 <loopback_tcps+0x1d8>
 8002bc8:	4b17      	ldr	r3, [pc, #92]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	e022      	b.n	8002c14 <loopback_tcps+0x1dc>
   		   break;

   	   case SOCK_CLOSED:
   		   printf("%d:LBTStart \r\n", sn);
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	481a      	ldr	r0, [pc, #104]	; (8002c3c <loopback_tcps+0x204>)
 8002bd4:	f004 fe8e 	bl	80078f4 <iprintf>
   		   if((ret=socket(sn, Sn_MR_TCP, port, 0x00)) != sn)
 8002bd8:	88ba      	ldrh	r2, [r7, #4]
 8002bda:	79f8      	ldrb	r0, [r7, #7]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	2101      	movs	r1, #1
 8002be0:	f7fe f824 	bl	8000c2c <socket>
 8002be4:	4603      	mov	r3, r0
 8002be6:	461a      	mov	r2, r3
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	4b0e      	ldr	r3, [pc, #56]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d002      	beq.n	8002bfc <loopback_tcps+0x1c4>
   			   return ret;
 8002bf6:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <loopback_tcps+0x1f0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	e00b      	b.n	8002c14 <loopback_tcps+0x1dc>
   		   printf("%d:Opened \r\n", sn);
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	4619      	mov	r1, r3
 8002c00:	480f      	ldr	r0, [pc, #60]	; (8002c40 <loopback_tcps+0x208>)
 8002c02:	f004 fe77 	bl	80078f4 <iprintf>
   		   break;
 8002c06:	e004      	b.n	8002c12 <loopback_tcps+0x1da>

   	   default:
   		   break;
 8002c08:	bf00      	nop
 8002c0a:	e002      	b.n	8002c12 <loopback_tcps+0x1da>
   		   break;
 8002c0c:	bf00      	nop
 8002c0e:	e000      	b.n	8002c12 <loopback_tcps+0x1da>
   		   break;
 8002c10:	bf00      	nop
   }
   return 1;
 8002c12:	2301      	movs	r3, #1
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	08008fc4 	.word	0x08008fc4
 8002c20:	200000de 	.word	0x200000de
 8002c24:	20000214 	.word	0x20000214
 8002c28:	2000049c 	.word	0x2000049c
 8002c2c:	08008fd4 	.word	0x08008fd4
 8002c30:	08009008 	.word	0x08009008
 8002c34:	08009018 	.word	0x08009018
 8002c38:	08009028 	.word	0x08009028
 8002c3c:	08009040 	.word	0x08009040
 8002c40:	08009050 	.word	0x08009050

08002c44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c56:	f000 fcb7 	bl	80035c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40001000 	.word	0x40001000

08002c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c6c:	b672      	cpsid	i
}
 8002c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c70:	e7fe      	b.n	8002c70 <Error_Handler+0x8>
	...

08002c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	4a0f      	ldr	r2, [pc, #60]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c88:	6453      	str	r3, [r2, #68]	; 0x44
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	603b      	str	r3, [r7, #0]
 8002c9a:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	4a08      	ldr	r2, [pc, #32]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cae:	603b      	str	r3, [r7, #0]
 8002cb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800

08002cc4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <HAL_RTC_MspInit+0x24>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d102      	bne.n	8002cdc <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002cd6:	4b05      	ldr	r3, [pc, #20]	; (8002cec <HAL_RTC_MspInit+0x28>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	40002800 	.word	0x40002800
 8002cec:	42470e3c 	.word	0x42470e3c

08002cf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08a      	sub	sp, #40	; 0x28
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	f107 0314 	add.w	r3, r7, #20
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a4c      	ldr	r2, [pc, #304]	; (8002e40 <HAL_SPI_MspInit+0x150>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	f040 8091 	bne.w	8002e36 <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	4b4a      	ldr	r3, [pc, #296]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1c:	4a49      	ldr	r2, [pc, #292]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d22:	6453      	str	r3, [r2, #68]	; 0x44
 8002d24:	4b47      	ldr	r3, [pc, #284]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d30:	2300      	movs	r3, #0
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	4b43      	ldr	r3, [pc, #268]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	4a42      	ldr	r2, [pc, #264]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d40:	4b40      	ldr	r3, [pc, #256]	; (8002e44 <HAL_SPI_MspInit+0x154>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d4c:	23f0      	movs	r3, #240	; 0xf0
 8002d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d50:	2302      	movs	r3, #2
 8002d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d5c:	2305      	movs	r3, #5
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	f107 0314 	add.w	r3, r7, #20
 8002d64:	4619      	mov	r1, r3
 8002d66:	4838      	ldr	r0, [pc, #224]	; (8002e48 <HAL_SPI_MspInit+0x158>)
 8002d68:	f001 f8ac 	bl	8003ec4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002d6c:	4b37      	ldr	r3, [pc, #220]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d6e:	4a38      	ldr	r2, [pc, #224]	; (8002e50 <HAL_SPI_MspInit+0x160>)
 8002d70:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002d72:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d74:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002d78:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d7a:	4b34      	ldr	r3, [pc, #208]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d7c:	2240      	movs	r2, #64	; 0x40
 8002d7e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d80:	4b32      	ldr	r3, [pc, #200]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d86:	4b31      	ldr	r3, [pc, #196]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d8c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d8e:	4b2f      	ldr	r3, [pc, #188]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d94:	4b2d      	ldr	r3, [pc, #180]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002d9a:	4b2c      	ldr	r3, [pc, #176]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002da0:	4b2a      	ldr	r3, [pc, #168]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002da6:	4b29      	ldr	r3, [pc, #164]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002dac:	4827      	ldr	r0, [pc, #156]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002dae:	f000 fd0d 	bl	80037cc <HAL_DMA_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002db8:	f7ff ff56 	bl	8002c68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a23      	ldr	r2, [pc, #140]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002dc0:	649a      	str	r2, [r3, #72]	; 0x48
 8002dc2:	4a22      	ldr	r2, [pc, #136]	; (8002e4c <HAL_SPI_MspInit+0x15c>)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002dc8:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002dca:	4a23      	ldr	r2, [pc, #140]	; (8002e58 <HAL_SPI_MspInit+0x168>)
 8002dcc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002dce:	4b21      	ldr	r3, [pc, #132]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002dd0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002dd4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002de4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002de8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002df8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e04:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002e0a:	4812      	ldr	r0, [pc, #72]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002e0c:	f000 fcde 	bl	80037cc <HAL_DMA_Init>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 8002e16:	f7ff ff27 	bl	8002c68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a0d      	ldr	r2, [pc, #52]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002e1e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e20:	4a0c      	ldr	r2, [pc, #48]	; (8002e54 <HAL_SPI_MspInit+0x164>)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002e26:	2200      	movs	r2, #0
 8002e28:	2100      	movs	r1, #0
 8002e2a:	2023      	movs	r0, #35	; 0x23
 8002e2c:	f000 fca4 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002e30:	2023      	movs	r0, #35	; 0x23
 8002e32:	f000 fcbd 	bl	80037b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002e36:	bf00      	nop
 8002e38:	3728      	adds	r7, #40	; 0x28
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40013000 	.word	0x40013000
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	200004ec 	.word	0x200004ec
 8002e50:	40026458 	.word	0x40026458
 8002e54:	200003e8 	.word	0x200003e8
 8002e58:	40026410 	.word	0x40026410

08002e5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a18      	ldr	r2, [pc, #96]	; (8002ecc <HAL_TIM_Base_MspInit+0x70>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d10e      	bne.n	8002e8c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e76:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e7e:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002e8a:	e01a      	b.n	8002ec2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a10      	ldr	r2, [pc, #64]	; (8002ed4 <HAL_TIM_Base_MspInit+0x78>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d115      	bne.n	8002ec2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	4a0c      	ldr	r2, [pc, #48]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002ea0:	f043 0320 	orr.w	r3, r3, #32
 8002ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <HAL_TIM_Base_MspInit+0x74>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2037      	movs	r0, #55	; 0x37
 8002eb8:	f000 fc5e 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ebc:	2037      	movs	r0, #55	; 0x37
 8002ebe:	f000 fc77 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40010000 	.word	0x40010000
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	40001400 	.word	0x40001400

08002ed8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b094      	sub	sp, #80	; 0x50
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a9c      	ldr	r2, [pc, #624]	; (8003168 <HAL_UART_MspInit+0x290>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d135      	bne.n	8002f66 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002efe:	4b9b      	ldr	r3, [pc, #620]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	4a9a      	ldr	r2, [pc, #616]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002f08:	6413      	str	r3, [r2, #64]	; 0x40
 8002f0a:	4b98      	ldr	r3, [pc, #608]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f12:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
 8002f1a:	4b94      	ldr	r3, [pc, #592]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	4a93      	ldr	r2, [pc, #588]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f20:	f043 0304 	orr.w	r3, r3, #4
 8002f24:	6313      	str	r3, [r2, #48]	; 0x30
 8002f26:	4b91      	ldr	r3, [pc, #580]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f36:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f40:	2303      	movs	r3, #3
 8002f42:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002f44:	2308      	movs	r3, #8
 8002f46:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f48:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4888      	ldr	r0, [pc, #544]	; (8003170 <HAL_UART_MspInit+0x298>)
 8002f50:	f000 ffb8 	bl	8003ec4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002f54:	2200      	movs	r2, #0
 8002f56:	2100      	movs	r1, #0
 8002f58:	2034      	movs	r0, #52	; 0x34
 8002f5a:	f000 fc0d 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002f5e:	2034      	movs	r0, #52	; 0x34
 8002f60:	f000 fc26 	bl	80037b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002f64:	e145      	b.n	80031f2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==UART5)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a82      	ldr	r2, [pc, #520]	; (8003174 <HAL_UART_MspInit+0x29c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d153      	bne.n	8003018 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002f70:	2300      	movs	r3, #0
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
 8002f74:	4b7d      	ldr	r3, [pc, #500]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	4a7c      	ldr	r2, [pc, #496]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f80:	4b7a      	ldr	r3, [pc, #488]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f88:	633b      	str	r3, [r7, #48]	; 0x30
 8002f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f90:	4b76      	ldr	r3, [pc, #472]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	4a75      	ldr	r2, [pc, #468]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f96:	f043 0304 	orr.w	r3, r3, #4
 8002f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9c:	4b73      	ldr	r3, [pc, #460]	; (800316c <HAL_UART_MspInit+0x294>)
 8002f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fac:	4b6f      	ldr	r3, [pc, #444]	; (800316c <HAL_UART_MspInit+0x294>)
 8002fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb0:	4a6e      	ldr	r2, [pc, #440]	; (800316c <HAL_UART_MspInit+0x294>)
 8002fb2:	f043 0308 	orr.w	r3, r3, #8
 8002fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb8:	4b6c      	ldr	r3, [pc, #432]	; (800316c <HAL_UART_MspInit+0x294>)
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fca:	2302      	movs	r3, #2
 8002fcc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002fd6:	2308      	movs	r3, #8
 8002fd8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fda:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4863      	ldr	r0, [pc, #396]	; (8003170 <HAL_UART_MspInit+0x298>)
 8002fe2:	f000 ff6f 	bl	8003ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fea:	2302      	movs	r3, #2
 8002fec:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002ff6:	2308      	movs	r3, #8
 8002ff8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ffa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ffe:	4619      	mov	r1, r3
 8003000:	485d      	ldr	r0, [pc, #372]	; (8003178 <HAL_UART_MspInit+0x2a0>)
 8003002:	f000 ff5f 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003006:	2200      	movs	r2, #0
 8003008:	2100      	movs	r1, #0
 800300a:	2035      	movs	r0, #53	; 0x35
 800300c:	f000 fbb4 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003010:	2035      	movs	r0, #53	; 0x35
 8003012:	f000 fbcd 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 8003016:	e0ec      	b.n	80031f2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a57      	ldr	r2, [pc, #348]	; (800317c <HAL_UART_MspInit+0x2a4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d12d      	bne.n	800307e <HAL_UART_MspInit+0x1a6>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	627b      	str	r3, [r7, #36]	; 0x24
 8003026:	4b51      	ldr	r3, [pc, #324]	; (800316c <HAL_UART_MspInit+0x294>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302a:	4a50      	ldr	r2, [pc, #320]	; (800316c <HAL_UART_MspInit+0x294>)
 800302c:	f043 0310 	orr.w	r3, r3, #16
 8003030:	6453      	str	r3, [r2, #68]	; 0x44
 8003032:	4b4e      	ldr	r3, [pc, #312]	; (800316c <HAL_UART_MspInit+0x294>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	623b      	str	r3, [r7, #32]
 8003042:	4b4a      	ldr	r3, [pc, #296]	; (800316c <HAL_UART_MspInit+0x294>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	4a49      	ldr	r2, [pc, #292]	; (800316c <HAL_UART_MspInit+0x294>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6313      	str	r3, [r2, #48]	; 0x30
 800304e:	4b47      	ldr	r3, [pc, #284]	; (800316c <HAL_UART_MspInit+0x294>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	623b      	str	r3, [r7, #32]
 8003058:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800305a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800305e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	2302      	movs	r3, #2
 8003062:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003068:	2303      	movs	r3, #3
 800306a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800306c:	2307      	movs	r3, #7
 800306e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003070:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003074:	4619      	mov	r1, r3
 8003076:	4842      	ldr	r0, [pc, #264]	; (8003180 <HAL_UART_MspInit+0x2a8>)
 8003078:	f000 ff24 	bl	8003ec4 <HAL_GPIO_Init>
}
 800307c:	e0b9      	b.n	80031f2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART2)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a40      	ldr	r2, [pc, #256]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d134      	bne.n	80030f2 <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003088:	2300      	movs	r3, #0
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	4b37      	ldr	r3, [pc, #220]	; (800316c <HAL_UART_MspInit+0x294>)
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	4a36      	ldr	r2, [pc, #216]	; (800316c <HAL_UART_MspInit+0x294>)
 8003092:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003096:	6413      	str	r3, [r2, #64]	; 0x40
 8003098:	4b34      	ldr	r3, [pc, #208]	; (800316c <HAL_UART_MspInit+0x294>)
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030a4:	2300      	movs	r3, #0
 80030a6:	61bb      	str	r3, [r7, #24]
 80030a8:	4b30      	ldr	r3, [pc, #192]	; (800316c <HAL_UART_MspInit+0x294>)
 80030aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ac:	4a2f      	ldr	r2, [pc, #188]	; (800316c <HAL_UART_MspInit+0x294>)
 80030ae:	f043 0301 	orr.w	r3, r3, #1
 80030b2:	6313      	str	r3, [r2, #48]	; 0x30
 80030b4:	4b2d      	ldr	r3, [pc, #180]	; (800316c <HAL_UART_MspInit+0x294>)
 80030b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	61bb      	str	r3, [r7, #24]
 80030be:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030c0:	230c      	movs	r3, #12
 80030c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c4:	2302      	movs	r3, #2
 80030c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030cc:	2303      	movs	r3, #3
 80030ce:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030d0:	2307      	movs	r3, #7
 80030d2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80030d8:	4619      	mov	r1, r3
 80030da:	4829      	ldr	r0, [pc, #164]	; (8003180 <HAL_UART_MspInit+0x2a8>)
 80030dc:	f000 fef2 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80030e0:	2200      	movs	r2, #0
 80030e2:	2100      	movs	r1, #0
 80030e4:	2026      	movs	r0, #38	; 0x26
 80030e6:	f000 fb47 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80030ea:	2026      	movs	r0, #38	; 0x26
 80030ec:	f000 fb60 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 80030f0:	e07f      	b.n	80031f2 <HAL_UART_MspInit+0x31a>
  else if(huart->Instance==USART3)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a24      	ldr	r2, [pc, #144]	; (8003188 <HAL_UART_MspInit+0x2b0>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d149      	bne.n	8003190 <HAL_UART_MspInit+0x2b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_UART_MspInit+0x294>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	4a19      	ldr	r2, [pc, #100]	; (800316c <HAL_UART_MspInit+0x294>)
 8003106:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800310a:	6413      	str	r3, [r2, #64]	; 0x40
 800310c:	4b17      	ldr	r3, [pc, #92]	; (800316c <HAL_UART_MspInit+0x294>)
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]
 800311c:	4b13      	ldr	r3, [pc, #76]	; (800316c <HAL_UART_MspInit+0x294>)
 800311e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003120:	4a12      	ldr	r2, [pc, #72]	; (800316c <HAL_UART_MspInit+0x294>)
 8003122:	f043 0302 	orr.w	r3, r3, #2
 8003126:	6313      	str	r3, [r2, #48]	; 0x30
 8003128:	4b10      	ldr	r3, [pc, #64]	; (800316c <HAL_UART_MspInit+0x294>)
 800312a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003134:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003138:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	2302      	movs	r3, #2
 800313c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313e:	2300      	movs	r3, #0
 8003140:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003142:	2303      	movs	r3, #3
 8003144:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003146:	2307      	movs	r3, #7
 8003148:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800314a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800314e:	4619      	mov	r1, r3
 8003150:	480e      	ldr	r0, [pc, #56]	; (800318c <HAL_UART_MspInit+0x2b4>)
 8003152:	f000 feb7 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003156:	2200      	movs	r2, #0
 8003158:	2100      	movs	r1, #0
 800315a:	2027      	movs	r0, #39	; 0x27
 800315c:	f000 fb0c 	bl	8003778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003160:	2027      	movs	r0, #39	; 0x27
 8003162:	f000 fb25 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 8003166:	e044      	b.n	80031f2 <HAL_UART_MspInit+0x31a>
 8003168:	40004c00 	.word	0x40004c00
 800316c:	40023800 	.word	0x40023800
 8003170:	40020800 	.word	0x40020800
 8003174:	40005000 	.word	0x40005000
 8003178:	40020c00 	.word	0x40020c00
 800317c:	40011000 	.word	0x40011000
 8003180:	40020000 	.word	0x40020000
 8003184:	40004400 	.word	0x40004400
 8003188:	40004800 	.word	0x40004800
 800318c:	40020400 	.word	0x40020400
  else if(huart->Instance==USART6)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a19      	ldr	r2, [pc, #100]	; (80031fc <HAL_UART_MspInit+0x324>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d12b      	bne.n	80031f2 <HAL_UART_MspInit+0x31a>
    __HAL_RCC_USART6_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	4b18      	ldr	r3, [pc, #96]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a2:	4a17      	ldr	r2, [pc, #92]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031a4:	f043 0320 	orr.w	r3, r3, #32
 80031a8:	6453      	str	r3, [r2, #68]	; 0x44
 80031aa:	4b15      	ldr	r3, [pc, #84]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	f003 0320 	and.w	r3, r3, #32
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	4b11      	ldr	r3, [pc, #68]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	4a10      	ldr	r2, [pc, #64]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6313      	str	r3, [r2, #48]	; 0x30
 80031c6:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <HAL_UART_MspInit+0x328>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031d2:	23c0      	movs	r3, #192	; 0xc0
 80031d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d6:	2302      	movs	r3, #2
 80031d8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031da:	2300      	movs	r3, #0
 80031dc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031de:	2303      	movs	r3, #3
 80031e0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80031e2:	2308      	movs	r3, #8
 80031e4:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80031ea:	4619      	mov	r1, r3
 80031ec:	4805      	ldr	r0, [pc, #20]	; (8003204 <HAL_UART_MspInit+0x32c>)
 80031ee:	f000 fe69 	bl	8003ec4 <HAL_GPIO_Init>
}
 80031f2:	bf00      	nop
 80031f4:	3750      	adds	r7, #80	; 0x50
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40011400 	.word	0x40011400
 8003200:	40023800 	.word	0x40023800
 8003204:	40020800 	.word	0x40020800

08003208 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08c      	sub	sp, #48	; 0x30
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003210:	2300      	movs	r3, #0
 8003212:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003218:	2200      	movs	r2, #0
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	2036      	movs	r0, #54	; 0x36
 800321e:	f000 faab 	bl	8003778 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003222:	2036      	movs	r0, #54	; 0x36
 8003224:	f000 fac4 	bl	80037b0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	4b1f      	ldr	r3, [pc, #124]	; (80032ac <HAL_InitTick+0xa4>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	4a1e      	ldr	r2, [pc, #120]	; (80032ac <HAL_InitTick+0xa4>)
 8003232:	f043 0310 	orr.w	r3, r3, #16
 8003236:	6413      	str	r3, [r2, #64]	; 0x40
 8003238:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <HAL_InitTick+0xa4>)
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003244:	f107 0210 	add.w	r2, r7, #16
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	4611      	mov	r1, r2
 800324e:	4618      	mov	r0, r3
 8003250:	f001 fc66 	bl	8004b20 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003254:	f001 fc3c 	bl	8004ad0 <HAL_RCC_GetPCLK1Freq>
 8003258:	4603      	mov	r3, r0
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800325e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003260:	4a13      	ldr	r2, [pc, #76]	; (80032b0 <HAL_InitTick+0xa8>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	0c9b      	lsrs	r3, r3, #18
 8003268:	3b01      	subs	r3, #1
 800326a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <HAL_InitTick+0xac>)
 800326e:	4a12      	ldr	r2, [pc, #72]	; (80032b8 <HAL_InitTick+0xb0>)
 8003270:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <HAL_InitTick+0xac>)
 8003274:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003278:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800327a:	4a0e      	ldr	r2, [pc, #56]	; (80032b4 <HAL_InitTick+0xac>)
 800327c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003280:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <HAL_InitTick+0xac>)
 8003282:	2200      	movs	r2, #0
 8003284:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003286:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <HAL_InitTick+0xac>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800328c:	4809      	ldr	r0, [pc, #36]	; (80032b4 <HAL_InitTick+0xac>)
 800328e:	f002 fe89 	bl	8005fa4 <HAL_TIM_Base_Init>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d104      	bne.n	80032a2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003298:	4806      	ldr	r0, [pc, #24]	; (80032b4 <HAL_InitTick+0xac>)
 800329a:	f002 fed3 	bl	8006044 <HAL_TIM_Base_Start_IT>
 800329e:	4603      	mov	r3, r0
 80032a0:	e000      	b.n	80032a4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3730      	adds	r7, #48	; 0x30
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40023800 	.word	0x40023800
 80032b0:	431bde83 	.word	0x431bde83
 80032b4:	2000057c 	.word	0x2000057c
 80032b8:	40001000 	.word	0x40001000

080032bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032c0:	e7fe      	b.n	80032c0 <NMI_Handler+0x4>

080032c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c6:	e7fe      	b.n	80032c6 <HardFault_Handler+0x4>

080032c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032cc:	e7fe      	b.n	80032cc <MemManage_Handler+0x4>

080032ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032ce:	b480      	push	{r7}
 80032d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032d2:	e7fe      	b.n	80032d2 <BusFault_Handler+0x4>

080032d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032d8:	e7fe      	b.n	80032d8 <UsageFault_Handler+0x4>

080032da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032da:	b480      	push	{r7}
 80032dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032ec:	bf00      	nop
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032f6:	b480      	push	{r7}
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032fa:	bf00      	nop
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003308:	bf00      	nop
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003316:	2080      	movs	r0, #128	; 0x80
 8003318:	f000 ffa2 	bl	8004260 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800331c:	bf00      	nop
 800331e:	bd80      	pop	{r7, pc}

08003320 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003324:	4802      	ldr	r0, [pc, #8]	; (8003330 <SPI1_IRQHandler+0x10>)
 8003326:	f002 fbef 	bl	8005b08 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800332a:	bf00      	nop
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000348 	.word	0x20000348

08003334 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003338:	4802      	ldr	r0, [pc, #8]	; (8003344 <USART1_IRQHandler+0x10>)
 800333a:	f003 fc91 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	200001cc 	.word	0x200001cc

08003348 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800334c:	4802      	ldr	r0, [pc, #8]	; (8003358 <USART2_IRQHandler+0x10>)
 800334e:	f003 fc87 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	200003a4 	.word	0x200003a4

0800335c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003360:	4802      	ldr	r0, [pc, #8]	; (800336c <USART3_IRQHandler+0x10>)
 8003362:	f003 fc7d 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003366:	bf00      	nop
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	200000f0 	.word	0x200000f0

08003370 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003374:	4802      	ldr	r0, [pc, #8]	; (8003380 <UART4_IRQHandler+0x10>)
 8003376:	f003 fc73 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	20000300 	.word	0x20000300

08003384 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <UART5_IRQHandler+0x10>)
 800338a:	f003 fc69 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000184 	.word	0x20000184

08003398 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800339c:	4802      	ldr	r0, [pc, #8]	; (80033a8 <TIM6_DAC_IRQHandler+0x10>)
 800339e:	f002 fec1 	bl	8006124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	2000057c 	.word	0x2000057c

080033ac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80033b0:	4802      	ldr	r0, [pc, #8]	; (80033bc <TIM7_IRQHandler+0x10>)
 80033b2:	f002 feb7 	bl	8006124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	200004a0 	.word	0x200004a0

080033c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80033c4:	4802      	ldr	r0, [pc, #8]	; (80033d0 <DMA2_Stream0_IRQHandler+0x10>)
 80033c6:	f000 fb41 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200003e8 	.word	0x200003e8

080033d4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <DMA2_Stream3_IRQHandler+0x10>)
 80033da:	f000 fb37 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	200004ec 	.word	0x200004ec

080033e8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80033ec:	4802      	ldr	r0, [pc, #8]	; (80033f8 <USART6_IRQHandler+0x10>)
 80033ee:	f003 fc37 	bl	8006c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000294 	.word	0x20000294

080033fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
 800340c:	e00a      	b.n	8003424 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800340e:	f3af 8000 	nop.w
 8003412:	4601      	mov	r1, r0
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	1c5a      	adds	r2, r3, #1
 8003418:	60ba      	str	r2, [r7, #8]
 800341a:	b2ca      	uxtb	r2, r1
 800341c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	3301      	adds	r3, #1
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	429a      	cmp	r2, r3
 800342a:	dbf0      	blt.n	800340e <_read+0x12>
	}

return len;
 800342c:	687b      	ldr	r3, [r7, #4]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
	return -1;
 800343e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003442:	4618      	mov	r0, r3
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800345e:	605a      	str	r2, [r3, #4]
	return 0;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <_isatty>:

int _isatty(int file)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
	return 1;
 8003476:	2301      	movs	r3, #1
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
	return 0;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
	...

080034a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034a8:	4a14      	ldr	r2, [pc, #80]	; (80034fc <_sbrk+0x5c>)
 80034aa:	4b15      	ldr	r3, [pc, #84]	; (8003500 <_sbrk+0x60>)
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034b4:	4b13      	ldr	r3, [pc, #76]	; (8003504 <_sbrk+0x64>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d102      	bne.n	80034c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034bc:	4b11      	ldr	r3, [pc, #68]	; (8003504 <_sbrk+0x64>)
 80034be:	4a12      	ldr	r2, [pc, #72]	; (8003508 <_sbrk+0x68>)
 80034c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034c2:	4b10      	ldr	r3, [pc, #64]	; (8003504 <_sbrk+0x64>)
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4413      	add	r3, r2
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d207      	bcs.n	80034e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034d0:	f004 f91e 	bl	8007710 <__errno>
 80034d4:	4603      	mov	r3, r0
 80034d6:	220c      	movs	r2, #12
 80034d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034da:	f04f 33ff 	mov.w	r3, #4294967295
 80034de:	e009      	b.n	80034f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034e0:	4b08      	ldr	r3, [pc, #32]	; (8003504 <_sbrk+0x64>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034e6:	4b07      	ldr	r3, [pc, #28]	; (8003504 <_sbrk+0x64>)
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4413      	add	r3, r2
 80034ee:	4a05      	ldr	r2, [pc, #20]	; (8003504 <_sbrk+0x64>)
 80034f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034f2:	68fb      	ldr	r3, [r7, #12]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	20020000 	.word	0x20020000
 8003500:	00000400 	.word	0x00000400
 8003504:	200000e0 	.word	0x200000e0
 8003508:	200005d8 	.word	0x200005d8

0800350c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <SystemInit+0x20>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003516:	4a05      	ldr	r2, [pc, #20]	; (800352c <SystemInit+0x20>)
 8003518:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800351c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003530:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003568 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003534:	480d      	ldr	r0, [pc, #52]	; (800356c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003536:	490e      	ldr	r1, [pc, #56]	; (8003570 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003538:	4a0e      	ldr	r2, [pc, #56]	; (8003574 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800353a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800353c:	e002      	b.n	8003544 <LoopCopyDataInit>

0800353e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800353e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003542:	3304      	adds	r3, #4

08003544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003548:	d3f9      	bcc.n	800353e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800354a:	4a0b      	ldr	r2, [pc, #44]	; (8003578 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800354c:	4c0b      	ldr	r4, [pc, #44]	; (800357c <LoopFillZerobss+0x26>)
  movs r3, #0
 800354e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003550:	e001      	b.n	8003556 <LoopFillZerobss>

08003552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003554:	3204      	adds	r2, #4

08003556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003558:	d3fb      	bcc.n	8003552 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800355a:	f7ff ffd7 	bl	800350c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800355e:	f004 f8dd 	bl	800771c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003562:	f7fe fb1b 	bl	8001b9c <main>
  bx  lr    
 8003566:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003568:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800356c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003570:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8003574:	08009128 	.word	0x08009128
  ldr r2, =_sbss
 8003578:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 800357c:	200005d8 	.word	0x200005d8

08003580 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003580:	e7fe      	b.n	8003580 <ADC_IRQHandler>
	...

08003584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003588:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <HAL_Init+0x40>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a0d      	ldr	r2, [pc, #52]	; (80035c4 <HAL_Init+0x40>)
 800358e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003594:	4b0b      	ldr	r3, [pc, #44]	; (80035c4 <HAL_Init+0x40>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a0a      	ldr	r2, [pc, #40]	; (80035c4 <HAL_Init+0x40>)
 800359a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800359e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035a0:	4b08      	ldr	r3, [pc, #32]	; (80035c4 <HAL_Init+0x40>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a07      	ldr	r2, [pc, #28]	; (80035c4 <HAL_Init+0x40>)
 80035a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035ac:	2003      	movs	r0, #3
 80035ae:	f000 f8d8 	bl	8003762 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7ff fe28 	bl	8003208 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035b8:	f7ff fb5c 	bl	8002c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40023c00 	.word	0x40023c00

080035c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035cc:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <HAL_IncTick+0x20>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_IncTick+0x24>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4413      	add	r3, r2
 80035d8:	4a04      	ldr	r2, [pc, #16]	; (80035ec <HAL_IncTick+0x24>)
 80035da:	6013      	str	r3, [r2, #0]
}
 80035dc:	bf00      	nop
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	20000040 	.word	0x20000040
 80035ec:	200005c4 	.word	0x200005c4

080035f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  return uwTick;
 80035f4:	4b03      	ldr	r3, [pc, #12]	; (8003604 <HAL_GetTick+0x14>)
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	200005c4 	.word	0x200005c4

08003608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003618:	4b0c      	ldr	r3, [pc, #48]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003624:	4013      	ands	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363a:	4a04      	ldr	r2, [pc, #16]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	60d3      	str	r3, [r2, #12]
}
 8003640:	bf00      	nop
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <__NVIC_GetPriorityGrouping+0x18>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0a1b      	lsrs	r3, r3, #8
 800365a:	f003 0307 	and.w	r3, r3, #7
}
 800365e:	4618      	mov	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367a:	2b00      	cmp	r3, #0
 800367c:	db0b      	blt.n	8003696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	f003 021f 	and.w	r2, r3, #31
 8003684:	4907      	ldr	r1, [pc, #28]	; (80036a4 <__NVIC_EnableIRQ+0x38>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2001      	movs	r0, #1
 800368e:	fa00 f202 	lsl.w	r2, r0, r2
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	e000e100 	.word	0xe000e100

080036a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	6039      	str	r1, [r7, #0]
 80036b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	db0a      	blt.n	80036d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	490c      	ldr	r1, [pc, #48]	; (80036f4 <__NVIC_SetPriority+0x4c>)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	0112      	lsls	r2, r2, #4
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	440b      	add	r3, r1
 80036cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d0:	e00a      	b.n	80036e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4908      	ldr	r1, [pc, #32]	; (80036f8 <__NVIC_SetPriority+0x50>)
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	3b04      	subs	r3, #4
 80036e0:	0112      	lsls	r2, r2, #4
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	440b      	add	r3, r1
 80036e6:	761a      	strb	r2, [r3, #24]
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000e100 	.word	0xe000e100
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	; 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f1c3 0307 	rsb	r3, r3, #7
 8003716:	2b04      	cmp	r3, #4
 8003718:	bf28      	it	cs
 800371a:	2304      	movcs	r3, #4
 800371c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	3304      	adds	r3, #4
 8003722:	2b06      	cmp	r3, #6
 8003724:	d902      	bls.n	800372c <NVIC_EncodePriority+0x30>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3b03      	subs	r3, #3
 800372a:	e000      	b.n	800372e <NVIC_EncodePriority+0x32>
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003730:	f04f 32ff 	mov.w	r2, #4294967295
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43da      	mvns	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	401a      	ands	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003744:	f04f 31ff 	mov.w	r1, #4294967295
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	43d9      	mvns	r1, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003754:	4313      	orrs	r3, r2
         );
}
 8003756:	4618      	mov	r0, r3
 8003758:	3724      	adds	r7, #36	; 0x24
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7ff ff4c 	bl	8003608 <__NVIC_SetPriorityGrouping>
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800378a:	f7ff ff61 	bl	8003650 <__NVIC_GetPriorityGrouping>
 800378e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	6978      	ldr	r0, [r7, #20]
 8003796:	f7ff ffb1 	bl	80036fc <NVIC_EncodePriority>
 800379a:	4602      	mov	r2, r0
 800379c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a0:	4611      	mov	r1, r2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff ff80 	bl	80036a8 <__NVIC_SetPriority>
}
 80037a8:	bf00      	nop
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff ff54 	bl	800366c <__NVIC_EnableIRQ>
}
 80037c4:	bf00      	nop
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037d8:	f7ff ff0a 	bl	80035f0 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e099      	b.n	800391c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003808:	e00f      	b.n	800382a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800380a:	f7ff fef1 	bl	80035f0 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b05      	cmp	r3, #5
 8003816:	d908      	bls.n	800382a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2220      	movs	r2, #32
 800381c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2203      	movs	r2, #3
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e078      	b.n	800391c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1e8      	bne.n	800380a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	4b38      	ldr	r3, [pc, #224]	; (8003924 <HAL_DMA_Init+0x158>)
 8003844:	4013      	ands	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003856:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003880:	2b04      	cmp	r3, #4
 8003882:	d107      	bne.n	8003894 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	4313      	orrs	r3, r2
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4313      	orrs	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f023 0307 	bic.w	r3, r3, #7
 80038aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d117      	bne.n	80038ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00e      	beq.n	80038ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 fa7b 	bl	8003dcc <DMA_CheckFifoParam>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d008      	beq.n	80038ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2240      	movs	r2, #64	; 0x40
 80038e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038ea:	2301      	movs	r3, #1
 80038ec:	e016      	b.n	800391c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fa32 	bl	8003d60 <DMA_CalcBaseAndBitshift>
 80038fc:	4603      	mov	r3, r0
 80038fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	223f      	movs	r2, #63	; 0x3f
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3718      	adds	r7, #24
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	f010803f 	.word	0xf010803f

08003928 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003934:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003936:	f7ff fe5b 	bl	80035f0 <HAL_GetTick>
 800393a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d008      	beq.n	800395a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2280      	movs	r2, #128	; 0x80
 800394c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e052      	b.n	8003a00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0216 	bic.w	r2, r2, #22
 8003968:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695a      	ldr	r2, [r3, #20]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003978:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d103      	bne.n	800398a <HAL_DMA_Abort+0x62>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0208 	bic.w	r2, r2, #8
 8003998:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0201 	bic.w	r2, r2, #1
 80039a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039aa:	e013      	b.n	80039d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039ac:	f7ff fe20 	bl	80035f0 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	d90c      	bls.n	80039d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2203      	movs	r2, #3
 80039cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e015      	b.n	8003a00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1e4      	bne.n	80039ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e6:	223f      	movs	r2, #63	; 0x3f
 80039e8:	409a      	lsls	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d004      	beq.n	8003a26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2280      	movs	r2, #128	; 0x80
 8003a20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e00c      	b.n	8003a40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2205      	movs	r2, #5
 8003a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a58:	4b92      	ldr	r3, [pc, #584]	; (8003ca4 <HAL_DMA_IRQHandler+0x258>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a92      	ldr	r2, [pc, #584]	; (8003ca8 <HAL_DMA_IRQHandler+0x25c>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	0a9b      	lsrs	r3, r3, #10
 8003a64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a76:	2208      	movs	r2, #8
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d01a      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d013      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0204 	bic.w	r2, r2, #4
 8003a9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa4:	2208      	movs	r2, #8
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab0:	f043 0201 	orr.w	r2, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003abc:	2201      	movs	r2, #1
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d012      	beq.n	8003aee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ada:	2201      	movs	r2, #1
 8003adc:	409a      	lsls	r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae6:	f043 0202 	orr.w	r2, r3, #2
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af2:	2204      	movs	r2, #4
 8003af4:	409a      	lsls	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	4013      	ands	r3, r2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00b      	beq.n	8003b24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b10:	2204      	movs	r2, #4
 8003b12:	409a      	lsls	r2, r3
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1c:	f043 0204 	orr.w	r2, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b28:	2210      	movs	r2, #16
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d043      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d03c      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b46:	2210      	movs	r2, #16
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d018      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d108      	bne.n	8003b7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d024      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
 8003b7a:	e01f      	b.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d01b      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	4798      	blx	r3
 8003b8c:	e016      	b.n	8003bbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d107      	bne.n	8003bac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0208 	bic.w	r2, r2, #8
 8003baa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 808e 	beq.w	8003cea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 8086 	beq.w	8003cea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be2:	2220      	movs	r2, #32
 8003be4:	409a      	lsls	r2, r3
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b05      	cmp	r3, #5
 8003bf4:	d136      	bne.n	8003c64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0216 	bic.w	r2, r2, #22
 8003c04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <HAL_DMA_IRQHandler+0x1da>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d007      	beq.n	8003c36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 0208 	bic.w	r2, r2, #8
 8003c34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3a:	223f      	movs	r2, #63	; 0x3f
 8003c3c:	409a      	lsls	r2, r3
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d07d      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4798      	blx	r3
        }
        return;
 8003c62:	e078      	b.n	8003d56 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d01c      	beq.n	8003cac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d108      	bne.n	8003c92 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d030      	beq.n	8003cea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	4798      	blx	r3
 8003c90:	e02b      	b.n	8003cea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d027      	beq.n	8003cea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	4798      	blx	r3
 8003ca2:	e022      	b.n	8003cea <HAL_DMA_IRQHandler+0x29e>
 8003ca4:	20000038 	.word	0x20000038
 8003ca8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10f      	bne.n	8003cda <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0210 	bic.w	r2, r2, #16
 8003cc8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d032      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d022      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2205      	movs	r2, #5
 8003d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0201 	bic.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	60bb      	str	r3, [r7, #8]
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d307      	bcc.n	8003d32 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f2      	bne.n	8003d16 <HAL_DMA_IRQHandler+0x2ca>
 8003d30:	e000      	b.n	8003d34 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d32:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	4798      	blx	r3
 8003d54:	e000      	b.n	8003d58 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003d56:	bf00      	nop
    }
  }
}
 8003d58:	3718      	adds	r7, #24
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop

08003d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	3b10      	subs	r3, #16
 8003d70:	4a14      	ldr	r2, [pc, #80]	; (8003dc4 <DMA_CalcBaseAndBitshift+0x64>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	091b      	lsrs	r3, r3, #4
 8003d78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d7a:	4a13      	ldr	r2, [pc, #76]	; (8003dc8 <DMA_CalcBaseAndBitshift+0x68>)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4413      	add	r3, r2
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	461a      	mov	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b03      	cmp	r3, #3
 8003d8c:	d909      	bls.n	8003da2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d96:	f023 0303 	bic.w	r3, r3, #3
 8003d9a:	1d1a      	adds	r2, r3, #4
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	659a      	str	r2, [r3, #88]	; 0x58
 8003da0:	e007      	b.n	8003db2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003daa:	f023 0303 	bic.w	r3, r3, #3
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	aaaaaaab 	.word	0xaaaaaaab
 8003dc8:	08009078 	.word	0x08009078

08003dcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ddc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d11f      	bne.n	8003e26 <DMA_CheckFifoParam+0x5a>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b03      	cmp	r3, #3
 8003dea:	d856      	bhi.n	8003e9a <DMA_CheckFifoParam+0xce>
 8003dec:	a201      	add	r2, pc, #4	; (adr r2, 8003df4 <DMA_CheckFifoParam+0x28>)
 8003dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df2:	bf00      	nop
 8003df4:	08003e05 	.word	0x08003e05
 8003df8:	08003e17 	.word	0x08003e17
 8003dfc:	08003e05 	.word	0x08003e05
 8003e00:	08003e9b 	.word	0x08003e9b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d046      	beq.n	8003e9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e14:	e043      	b.n	8003e9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e1e:	d140      	bne.n	8003ea2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e24:	e03d      	b.n	8003ea2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e2e:	d121      	bne.n	8003e74 <DMA_CheckFifoParam+0xa8>
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d837      	bhi.n	8003ea6 <DMA_CheckFifoParam+0xda>
 8003e36:	a201      	add	r2, pc, #4	; (adr r2, 8003e3c <DMA_CheckFifoParam+0x70>)
 8003e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3c:	08003e4d 	.word	0x08003e4d
 8003e40:	08003e53 	.word	0x08003e53
 8003e44:	08003e4d 	.word	0x08003e4d
 8003e48:	08003e65 	.word	0x08003e65
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e50:	e030      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d025      	beq.n	8003eaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e62:	e022      	b.n	8003eaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e6c:	d11f      	bne.n	8003eae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e72:	e01c      	b.n	8003eae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d903      	bls.n	8003e82 <DMA_CheckFifoParam+0xb6>
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	2b03      	cmp	r3, #3
 8003e7e:	d003      	beq.n	8003e88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e80:	e018      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
      break;
 8003e86:	e015      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00e      	beq.n	8003eb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e00b      	b.n	8003eb2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e9a:	bf00      	nop
 8003e9c:	e00a      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e008      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e006      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e004      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003eaa:	bf00      	nop
 8003eac:	e002      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003eae:	bf00      	nop
 8003eb0:	e000      	b.n	8003eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8003eb2:	bf00      	nop
    }
  } 
  
  return status; 
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop

08003ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b089      	sub	sp, #36	; 0x24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	61fb      	str	r3, [r7, #28]
 8003ede:	e16b      	b.n	80041b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	f040 815a 	bne.w	80041b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d005      	beq.n	8003f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d130      	bne.n	8003f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	2203      	movs	r2, #3
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	43db      	mvns	r3, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	f003 0201 	and.w	r2, r3, #1
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d017      	beq.n	8003fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	2203      	movs	r2, #3
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 0303 	and.w	r3, r3, #3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d123      	bne.n	8004008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	08da      	lsrs	r2, r3, #3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3208      	adds	r2, #8
 8003fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	220f      	movs	r2, #15
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	691a      	ldr	r2, [r3, #16]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	08da      	lsrs	r2, r3, #3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3208      	adds	r2, #8
 8004002:	69b9      	ldr	r1, [r7, #24]
 8004004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	2203      	movs	r2, #3
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	43db      	mvns	r3, r3
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	4013      	ands	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0203 	and.w	r2, r3, #3
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 80b4 	beq.w	80041b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	4b60      	ldr	r3, [pc, #384]	; (80041d0 <HAL_GPIO_Init+0x30c>)
 8004050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004052:	4a5f      	ldr	r2, [pc, #380]	; (80041d0 <HAL_GPIO_Init+0x30c>)
 8004054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004058:	6453      	str	r3, [r2, #68]	; 0x44
 800405a:	4b5d      	ldr	r3, [pc, #372]	; (80041d0 <HAL_GPIO_Init+0x30c>)
 800405c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004066:	4a5b      	ldr	r2, [pc, #364]	; (80041d4 <HAL_GPIO_Init+0x310>)
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	089b      	lsrs	r3, r3, #2
 800406c:	3302      	adds	r3, #2
 800406e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	220f      	movs	r2, #15
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	43db      	mvns	r3, r3
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	4013      	ands	r3, r2
 8004088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a52      	ldr	r2, [pc, #328]	; (80041d8 <HAL_GPIO_Init+0x314>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d02b      	beq.n	80040ea <HAL_GPIO_Init+0x226>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a51      	ldr	r2, [pc, #324]	; (80041dc <HAL_GPIO_Init+0x318>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d025      	beq.n	80040e6 <HAL_GPIO_Init+0x222>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a50      	ldr	r2, [pc, #320]	; (80041e0 <HAL_GPIO_Init+0x31c>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01f      	beq.n	80040e2 <HAL_GPIO_Init+0x21e>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a4f      	ldr	r2, [pc, #316]	; (80041e4 <HAL_GPIO_Init+0x320>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d019      	beq.n	80040de <HAL_GPIO_Init+0x21a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a4e      	ldr	r2, [pc, #312]	; (80041e8 <HAL_GPIO_Init+0x324>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d013      	beq.n	80040da <HAL_GPIO_Init+0x216>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a4d      	ldr	r2, [pc, #308]	; (80041ec <HAL_GPIO_Init+0x328>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00d      	beq.n	80040d6 <HAL_GPIO_Init+0x212>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a4c      	ldr	r2, [pc, #304]	; (80041f0 <HAL_GPIO_Init+0x32c>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d007      	beq.n	80040d2 <HAL_GPIO_Init+0x20e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a4b      	ldr	r2, [pc, #300]	; (80041f4 <HAL_GPIO_Init+0x330>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d101      	bne.n	80040ce <HAL_GPIO_Init+0x20a>
 80040ca:	2307      	movs	r3, #7
 80040cc:	e00e      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040ce:	2308      	movs	r3, #8
 80040d0:	e00c      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040d2:	2306      	movs	r3, #6
 80040d4:	e00a      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040d6:	2305      	movs	r3, #5
 80040d8:	e008      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040da:	2304      	movs	r3, #4
 80040dc:	e006      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040de:	2303      	movs	r3, #3
 80040e0:	e004      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e002      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040e6:	2301      	movs	r3, #1
 80040e8:	e000      	b.n	80040ec <HAL_GPIO_Init+0x228>
 80040ea:	2300      	movs	r3, #0
 80040ec:	69fa      	ldr	r2, [r7, #28]
 80040ee:	f002 0203 	and.w	r2, r2, #3
 80040f2:	0092      	lsls	r2, r2, #2
 80040f4:	4093      	lsls	r3, r2
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040fc:	4935      	ldr	r1, [pc, #212]	; (80041d4 <HAL_GPIO_Init+0x310>)
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	089b      	lsrs	r3, r3, #2
 8004102:	3302      	adds	r3, #2
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800410a:	4b3b      	ldr	r3, [pc, #236]	; (80041f8 <HAL_GPIO_Init+0x334>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	43db      	mvns	r3, r3
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	4013      	ands	r3, r2
 8004118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800412e:	4a32      	ldr	r2, [pc, #200]	; (80041f8 <HAL_GPIO_Init+0x334>)
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004134:	4b30      	ldr	r3, [pc, #192]	; (80041f8 <HAL_GPIO_Init+0x334>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	43db      	mvns	r3, r3
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	4013      	ands	r3, r2
 8004142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	4313      	orrs	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004158:	4a27      	ldr	r2, [pc, #156]	; (80041f8 <HAL_GPIO_Init+0x334>)
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800415e:	4b26      	ldr	r3, [pc, #152]	; (80041f8 <HAL_GPIO_Init+0x334>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	43db      	mvns	r3, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4013      	ands	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4313      	orrs	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004182:	4a1d      	ldr	r2, [pc, #116]	; (80041f8 <HAL_GPIO_Init+0x334>)
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004188:	4b1b      	ldr	r3, [pc, #108]	; (80041f8 <HAL_GPIO_Init+0x334>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	43db      	mvns	r3, r3
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	4013      	ands	r3, r2
 8004196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041ac:	4a12      	ldr	r2, [pc, #72]	; (80041f8 <HAL_GPIO_Init+0x334>)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	3301      	adds	r3, #1
 80041b6:	61fb      	str	r3, [r7, #28]
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	2b0f      	cmp	r3, #15
 80041bc:	f67f ae90 	bls.w	8003ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041c0:	bf00      	nop
 80041c2:	bf00      	nop
 80041c4:	3724      	adds	r7, #36	; 0x24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40013800 	.word	0x40013800
 80041d8:	40020000 	.word	0x40020000
 80041dc:	40020400 	.word	0x40020400
 80041e0:	40020800 	.word	0x40020800
 80041e4:	40020c00 	.word	0x40020c00
 80041e8:	40021000 	.word	0x40021000
 80041ec:	40021400 	.word	0x40021400
 80041f0:	40021800 	.word	0x40021800
 80041f4:	40021c00 	.word	0x40021c00
 80041f8:	40013c00 	.word	0x40013c00

080041fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	460b      	mov	r3, r1
 8004206:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	887b      	ldrh	r3, [r7, #2]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004214:	2301      	movs	r3, #1
 8004216:	73fb      	strb	r3, [r7, #15]
 8004218:	e001      	b.n	800421e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800421a:	2300      	movs	r3, #0
 800421c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800421e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3714      	adds	r7, #20
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	807b      	strh	r3, [r7, #2]
 8004238:	4613      	mov	r3, r2
 800423a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800423c:	787b      	ldrb	r3, [r7, #1]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004242:	887a      	ldrh	r2, [r7, #2]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004248:	e003      	b.n	8004252 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800424a:	887b      	ldrh	r3, [r7, #2]
 800424c:	041a      	lsls	r2, r3, #16
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	619a      	str	r2, [r3, #24]
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
	...

08004260 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800426a:	4b08      	ldr	r3, [pc, #32]	; (800428c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800426c:	695a      	ldr	r2, [r3, #20]
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	4013      	ands	r3, r2
 8004272:	2b00      	cmp	r3, #0
 8004274:	d006      	beq.n	8004284 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004276:	4a05      	ldr	r2, [pc, #20]	; (800428c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004278:	88fb      	ldrh	r3, [r7, #6]
 800427a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800427c:	88fb      	ldrh	r3, [r7, #6]
 800427e:	4618      	mov	r0, r3
 8004280:	f7fd fc2e 	bl	8001ae0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40013c00 	.word	0x40013c00

08004290 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e264      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d075      	beq.n	800439a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ae:	4ba3      	ldr	r3, [pc, #652]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 030c 	and.w	r3, r3, #12
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d00c      	beq.n	80042d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ba:	4ba0      	ldr	r3, [pc, #640]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042c2:	2b08      	cmp	r3, #8
 80042c4:	d112      	bne.n	80042ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042c6:	4b9d      	ldr	r3, [pc, #628]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042d2:	d10b      	bne.n	80042ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d4:	4b99      	ldr	r3, [pc, #612]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d05b      	beq.n	8004398 <HAL_RCC_OscConfig+0x108>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d157      	bne.n	8004398 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e23f      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f4:	d106      	bne.n	8004304 <HAL_RCC_OscConfig+0x74>
 80042f6:	4b91      	ldr	r3, [pc, #580]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a90      	ldr	r2, [pc, #576]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	e01d      	b.n	8004340 <HAL_RCC_OscConfig+0xb0>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800430c:	d10c      	bne.n	8004328 <HAL_RCC_OscConfig+0x98>
 800430e:	4b8b      	ldr	r3, [pc, #556]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a8a      	ldr	r2, [pc, #552]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	4b88      	ldr	r3, [pc, #544]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a87      	ldr	r2, [pc, #540]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	e00b      	b.n	8004340 <HAL_RCC_OscConfig+0xb0>
 8004328:	4b84      	ldr	r3, [pc, #528]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a83      	ldr	r2, [pc, #524]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800432e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	4b81      	ldr	r3, [pc, #516]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a80      	ldr	r2, [pc, #512]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800433a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800433e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d013      	beq.n	8004370 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004348:	f7ff f952 	bl	80035f0 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004350:	f7ff f94e 	bl	80035f0 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	; 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e204      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004362:	4b76      	ldr	r3, [pc, #472]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f0      	beq.n	8004350 <HAL_RCC_OscConfig+0xc0>
 800436e:	e014      	b.n	800439a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004370:	f7ff f93e 	bl	80035f0 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004378:	f7ff f93a 	bl	80035f0 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b64      	cmp	r3, #100	; 0x64
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e1f0      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438a:	4b6c      	ldr	r3, [pc, #432]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f0      	bne.n	8004378 <HAL_RCC_OscConfig+0xe8>
 8004396:	e000      	b.n	800439a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d063      	beq.n	800446e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043a6:	4b65      	ldr	r3, [pc, #404]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00b      	beq.n	80043ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043b2:	4b62      	ldr	r3, [pc, #392]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d11c      	bne.n	80043f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043be:	4b5f      	ldr	r3, [pc, #380]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d116      	bne.n	80043f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ca:	4b5c      	ldr	r3, [pc, #368]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d005      	beq.n	80043e2 <HAL_RCC_OscConfig+0x152>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d001      	beq.n	80043e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e1c4      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e2:	4b56      	ldr	r3, [pc, #344]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	4952      	ldr	r1, [pc, #328]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043f6:	e03a      	b.n	800446e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d020      	beq.n	8004442 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004400:	4b4f      	ldr	r3, [pc, #316]	; (8004540 <HAL_RCC_OscConfig+0x2b0>)
 8004402:	2201      	movs	r2, #1
 8004404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004406:	f7ff f8f3 	bl	80035f0 <HAL_GetTick>
 800440a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	e008      	b.n	8004420 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800440e:	f7ff f8ef 	bl	80035f0 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e1a5      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004420:	4b46      	ldr	r3, [pc, #280]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0f0      	beq.n	800440e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800442c:	4b43      	ldr	r3, [pc, #268]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	4940      	ldr	r1, [pc, #256]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800443c:	4313      	orrs	r3, r2
 800443e:	600b      	str	r3, [r1, #0]
 8004440:	e015      	b.n	800446e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004442:	4b3f      	ldr	r3, [pc, #252]	; (8004540 <HAL_RCC_OscConfig+0x2b0>)
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004448:	f7ff f8d2 	bl	80035f0 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004450:	f7ff f8ce 	bl	80035f0 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e184      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004462:	4b36      	ldr	r3, [pc, #216]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f0      	bne.n	8004450 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d030      	beq.n	80044dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d016      	beq.n	80044b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004482:	4b30      	ldr	r3, [pc, #192]	; (8004544 <HAL_RCC_OscConfig+0x2b4>)
 8004484:	2201      	movs	r2, #1
 8004486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004488:	f7ff f8b2 	bl	80035f0 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004490:	f7ff f8ae 	bl	80035f0 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e164      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044a2:	4b26      	ldr	r3, [pc, #152]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80044a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0x200>
 80044ae:	e015      	b.n	80044dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b0:	4b24      	ldr	r3, [pc, #144]	; (8004544 <HAL_RCC_OscConfig+0x2b4>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044b6:	f7ff f89b 	bl	80035f0 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044be:	f7ff f897 	bl	80035f0 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e14d      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d0:	4b1a      	ldr	r3, [pc, #104]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80044d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1f0      	bne.n	80044be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 80a0 	beq.w	800462a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ea:	2300      	movs	r3, #0
 80044ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ee:	4b13      	ldr	r3, [pc, #76]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10f      	bne.n	800451a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044fa:	2300      	movs	r3, #0
 80044fc:	60bb      	str	r3, [r7, #8]
 80044fe:	4b0f      	ldr	r3, [pc, #60]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	4a0e      	ldr	r2, [pc, #56]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 8004504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004508:	6413      	str	r3, [r2, #64]	; 0x40
 800450a:	4b0c      	ldr	r3, [pc, #48]	; (800453c <HAL_RCC_OscConfig+0x2ac>)
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004512:	60bb      	str	r3, [r7, #8]
 8004514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004516:	2301      	movs	r3, #1
 8004518:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451a:	4b0b      	ldr	r3, [pc, #44]	; (8004548 <HAL_RCC_OscConfig+0x2b8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004522:	2b00      	cmp	r3, #0
 8004524:	d121      	bne.n	800456a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004526:	4b08      	ldr	r3, [pc, #32]	; (8004548 <HAL_RCC_OscConfig+0x2b8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a07      	ldr	r2, [pc, #28]	; (8004548 <HAL_RCC_OscConfig+0x2b8>)
 800452c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004532:	f7ff f85d 	bl	80035f0 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004538:	e011      	b.n	800455e <HAL_RCC_OscConfig+0x2ce>
 800453a:	bf00      	nop
 800453c:	40023800 	.word	0x40023800
 8004540:	42470000 	.word	0x42470000
 8004544:	42470e80 	.word	0x42470e80
 8004548:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454c:	f7ff f850 	bl	80035f0 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e106      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800455e:	4b85      	ldr	r3, [pc, #532]	; (8004774 <HAL_RCC_OscConfig+0x4e4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d106      	bne.n	8004580 <HAL_RCC_OscConfig+0x2f0>
 8004572:	4b81      	ldr	r3, [pc, #516]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004576:	4a80      	ldr	r2, [pc, #512]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004578:	f043 0301 	orr.w	r3, r3, #1
 800457c:	6713      	str	r3, [r2, #112]	; 0x70
 800457e:	e01c      	b.n	80045ba <HAL_RCC_OscConfig+0x32a>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b05      	cmp	r3, #5
 8004586:	d10c      	bne.n	80045a2 <HAL_RCC_OscConfig+0x312>
 8004588:	4b7b      	ldr	r3, [pc, #492]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800458c:	4a7a      	ldr	r2, [pc, #488]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800458e:	f043 0304 	orr.w	r3, r3, #4
 8004592:	6713      	str	r3, [r2, #112]	; 0x70
 8004594:	4b78      	ldr	r3, [pc, #480]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004598:	4a77      	ldr	r2, [pc, #476]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800459a:	f043 0301 	orr.w	r3, r3, #1
 800459e:	6713      	str	r3, [r2, #112]	; 0x70
 80045a0:	e00b      	b.n	80045ba <HAL_RCC_OscConfig+0x32a>
 80045a2:	4b75      	ldr	r3, [pc, #468]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80045a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a6:	4a74      	ldr	r2, [pc, #464]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	6713      	str	r3, [r2, #112]	; 0x70
 80045ae:	4b72      	ldr	r3, [pc, #456]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b2:	4a71      	ldr	r2, [pc, #452]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80045b4:	f023 0304 	bic.w	r3, r3, #4
 80045b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d015      	beq.n	80045ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c2:	f7ff f815 	bl	80035f0 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c8:	e00a      	b.n	80045e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ca:	f7ff f811 	bl	80035f0 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d8:	4293      	cmp	r3, r2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e0c5      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045e0:	4b65      	ldr	r3, [pc, #404]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80045e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0ee      	beq.n	80045ca <HAL_RCC_OscConfig+0x33a>
 80045ec:	e014      	b.n	8004618 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ee:	f7fe ffff 	bl	80035f0 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f4:	e00a      	b.n	800460c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045f6:	f7fe fffb 	bl	80035f0 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	f241 3288 	movw	r2, #5000	; 0x1388
 8004604:	4293      	cmp	r3, r2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e0af      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800460c:	4b5a      	ldr	r3, [pc, #360]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1ee      	bne.n	80045f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004618:	7dfb      	ldrb	r3, [r7, #23]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d105      	bne.n	800462a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800461e:	4b56      	ldr	r3, [pc, #344]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	4a55      	ldr	r2, [pc, #340]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004624:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004628:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 809b 	beq.w	800476a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004634:	4b50      	ldr	r3, [pc, #320]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 030c 	and.w	r3, r3, #12
 800463c:	2b08      	cmp	r3, #8
 800463e:	d05c      	beq.n	80046fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d141      	bne.n	80046cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004648:	4b4c      	ldr	r3, [pc, #304]	; (800477c <HAL_RCC_OscConfig+0x4ec>)
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464e:	f7fe ffcf 	bl	80035f0 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004656:	f7fe ffcb 	bl	80035f0 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e081      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004668:	4b43      	ldr	r3, [pc, #268]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1f0      	bne.n	8004656 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69da      	ldr	r2, [r3, #28]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	019b      	lsls	r3, r3, #6
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	085b      	lsrs	r3, r3, #1
 800468c:	3b01      	subs	r3, #1
 800468e:	041b      	lsls	r3, r3, #16
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004696:	061b      	lsls	r3, r3, #24
 8004698:	4937      	ldr	r1, [pc, #220]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 800469a:	4313      	orrs	r3, r2
 800469c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800469e:	4b37      	ldr	r3, [pc, #220]	; (800477c <HAL_RCC_OscConfig+0x4ec>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a4:	f7fe ffa4 	bl	80035f0 <HAL_GetTick>
 80046a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046aa:	e008      	b.n	80046be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ac:	f7fe ffa0 	bl	80035f0 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e056      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046be:	4b2e      	ldr	r3, [pc, #184]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0f0      	beq.n	80046ac <HAL_RCC_OscConfig+0x41c>
 80046ca:	e04e      	b.n	800476a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046cc:	4b2b      	ldr	r3, [pc, #172]	; (800477c <HAL_RCC_OscConfig+0x4ec>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fe ff8d 	bl	80035f0 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046da:	f7fe ff89 	bl	80035f0 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e03f      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ec:	4b22      	ldr	r3, [pc, #136]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_RCC_OscConfig+0x44a>
 80046f8:	e037      	b.n	800476a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d101      	bne.n	8004706 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e032      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004706:	4b1c      	ldr	r3, [pc, #112]	; (8004778 <HAL_RCC_OscConfig+0x4e8>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d028      	beq.n	8004766 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800471e:	429a      	cmp	r2, r3
 8004720:	d121      	bne.n	8004766 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472c:	429a      	cmp	r2, r3
 800472e:	d11a      	bne.n	8004766 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004736:	4013      	ands	r3, r2
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800473c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800473e:	4293      	cmp	r3, r2
 8004740:	d111      	bne.n	8004766 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	3b01      	subs	r3, #1
 8004750:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d107      	bne.n	8004766 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004760:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004762:	429a      	cmp	r2, r3
 8004764:	d001      	beq.n	800476a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e000      	b.n	800476c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3718      	adds	r7, #24
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40007000 	.word	0x40007000
 8004778:	40023800 	.word	0x40023800
 800477c:	42470060 	.word	0x42470060

08004780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e0cc      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004794:	4b68      	ldr	r3, [pc, #416]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d90c      	bls.n	80047bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047a2:	4b65      	ldr	r3, [pc, #404]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b63      	ldr	r3, [pc, #396]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0b8      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d020      	beq.n	800480a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d005      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047d4:	4b59      	ldr	r3, [pc, #356]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	4a58      	ldr	r2, [pc, #352]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0308 	and.w	r3, r3, #8
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047ec:	4b53      	ldr	r3, [pc, #332]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4a52      	ldr	r2, [pc, #328]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047f8:	4b50      	ldr	r3, [pc, #320]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	494d      	ldr	r1, [pc, #308]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d044      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d107      	bne.n	800482e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481e:	4b47      	ldr	r3, [pc, #284]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d119      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e07f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d003      	beq.n	800483e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483a:	2b03      	cmp	r3, #3
 800483c:	d107      	bne.n	800484e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483e:	4b3f      	ldr	r3, [pc, #252]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d109      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e06f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484e:	4b3b      	ldr	r3, [pc, #236]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e067      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800485e:	4b37      	ldr	r3, [pc, #220]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f023 0203 	bic.w	r2, r3, #3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	4934      	ldr	r1, [pc, #208]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	4313      	orrs	r3, r2
 800486e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004870:	f7fe febe 	bl	80035f0 <HAL_GetTick>
 8004874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004876:	e00a      	b.n	800488e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004878:	f7fe feba 	bl	80035f0 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	f241 3288 	movw	r2, #5000	; 0x1388
 8004886:	4293      	cmp	r3, r2
 8004888:	d901      	bls.n	800488e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e04f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488e:	4b2b      	ldr	r3, [pc, #172]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 020c 	and.w	r2, r3, #12
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	429a      	cmp	r2, r3
 800489e:	d1eb      	bne.n	8004878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048a0:	4b25      	ldr	r3, [pc, #148]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d20c      	bcs.n	80048c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ae:	4b22      	ldr	r3, [pc, #136]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b6:	4b20      	ldr	r3, [pc, #128]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0307 	and.w	r3, r3, #7
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d001      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e032      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0304 	and.w	r3, r3, #4
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d008      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048d4:	4b19      	ldr	r3, [pc, #100]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	4916      	ldr	r1, [pc, #88]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d009      	beq.n	8004906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048f2:	4b12      	ldr	r3, [pc, #72]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	490e      	ldr	r1, [pc, #56]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004902:	4313      	orrs	r3, r2
 8004904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004906:	f000 f821 	bl	800494c <HAL_RCC_GetSysClockFreq>
 800490a:	4602      	mov	r2, r0
 800490c:	4b0b      	ldr	r3, [pc, #44]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	091b      	lsrs	r3, r3, #4
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	490a      	ldr	r1, [pc, #40]	; (8004940 <HAL_RCC_ClockConfig+0x1c0>)
 8004918:	5ccb      	ldrb	r3, [r1, r3]
 800491a:	fa22 f303 	lsr.w	r3, r2, r3
 800491e:	4a09      	ldr	r2, [pc, #36]	; (8004944 <HAL_RCC_ClockConfig+0x1c4>)
 8004920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004922:	4b09      	ldr	r3, [pc, #36]	; (8004948 <HAL_RCC_ClockConfig+0x1c8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f7fe fc6e 	bl	8003208 <HAL_InitTick>

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40023c00 	.word	0x40023c00
 800493c:	40023800 	.word	0x40023800
 8004940:	08009060 	.word	0x08009060
 8004944:	20000038 	.word	0x20000038
 8004948:	2000003c 	.word	0x2000003c

0800494c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800494c:	b5b0      	push	{r4, r5, r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004952:	2100      	movs	r1, #0
 8004954:	6079      	str	r1, [r7, #4]
 8004956:	2100      	movs	r1, #0
 8004958:	60f9      	str	r1, [r7, #12]
 800495a:	2100      	movs	r1, #0
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800495e:	2100      	movs	r1, #0
 8004960:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004962:	4952      	ldr	r1, [pc, #328]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 8004964:	6889      	ldr	r1, [r1, #8]
 8004966:	f001 010c 	and.w	r1, r1, #12
 800496a:	2908      	cmp	r1, #8
 800496c:	d00d      	beq.n	800498a <HAL_RCC_GetSysClockFreq+0x3e>
 800496e:	2908      	cmp	r1, #8
 8004970:	f200 8094 	bhi.w	8004a9c <HAL_RCC_GetSysClockFreq+0x150>
 8004974:	2900      	cmp	r1, #0
 8004976:	d002      	beq.n	800497e <HAL_RCC_GetSysClockFreq+0x32>
 8004978:	2904      	cmp	r1, #4
 800497a:	d003      	beq.n	8004984 <HAL_RCC_GetSysClockFreq+0x38>
 800497c:	e08e      	b.n	8004a9c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800497e:	4b4c      	ldr	r3, [pc, #304]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x164>)
 8004980:	60bb      	str	r3, [r7, #8]
       break;
 8004982:	e08e      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004984:	4b4b      	ldr	r3, [pc, #300]	; (8004ab4 <HAL_RCC_GetSysClockFreq+0x168>)
 8004986:	60bb      	str	r3, [r7, #8]
      break;
 8004988:	e08b      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800498a:	4948      	ldr	r1, [pc, #288]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 800498c:	6849      	ldr	r1, [r1, #4]
 800498e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004992:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004994:	4945      	ldr	r1, [pc, #276]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 8004996:	6849      	ldr	r1, [r1, #4]
 8004998:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800499c:	2900      	cmp	r1, #0
 800499e:	d024      	beq.n	80049ea <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049a0:	4942      	ldr	r1, [pc, #264]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 80049a2:	6849      	ldr	r1, [r1, #4]
 80049a4:	0989      	lsrs	r1, r1, #6
 80049a6:	4608      	mov	r0, r1
 80049a8:	f04f 0100 	mov.w	r1, #0
 80049ac:	f240 14ff 	movw	r4, #511	; 0x1ff
 80049b0:	f04f 0500 	mov.w	r5, #0
 80049b4:	ea00 0204 	and.w	r2, r0, r4
 80049b8:	ea01 0305 	and.w	r3, r1, r5
 80049bc:	493d      	ldr	r1, [pc, #244]	; (8004ab4 <HAL_RCC_GetSysClockFreq+0x168>)
 80049be:	fb01 f003 	mul.w	r0, r1, r3
 80049c2:	2100      	movs	r1, #0
 80049c4:	fb01 f102 	mul.w	r1, r1, r2
 80049c8:	1844      	adds	r4, r0, r1
 80049ca:	493a      	ldr	r1, [pc, #232]	; (8004ab4 <HAL_RCC_GetSysClockFreq+0x168>)
 80049cc:	fba2 0101 	umull	r0, r1, r2, r1
 80049d0:	1863      	adds	r3, r4, r1
 80049d2:	4619      	mov	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	461a      	mov	r2, r3
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	f7fb fc50 	bl	8000280 <__aeabi_uldivmod>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	4613      	mov	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	e04a      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ea:	4b30      	ldr	r3, [pc, #192]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	099b      	lsrs	r3, r3, #6
 80049f0:	461a      	mov	r2, r3
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80049fa:	f04f 0100 	mov.w	r1, #0
 80049fe:	ea02 0400 	and.w	r4, r2, r0
 8004a02:	ea03 0501 	and.w	r5, r3, r1
 8004a06:	4620      	mov	r0, r4
 8004a08:	4629      	mov	r1, r5
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	f04f 0300 	mov.w	r3, #0
 8004a12:	014b      	lsls	r3, r1, #5
 8004a14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a18:	0142      	lsls	r2, r0, #5
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	1b00      	subs	r0, r0, r4
 8004a20:	eb61 0105 	sbc.w	r1, r1, r5
 8004a24:	f04f 0200 	mov.w	r2, #0
 8004a28:	f04f 0300 	mov.w	r3, #0
 8004a2c:	018b      	lsls	r3, r1, #6
 8004a2e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a32:	0182      	lsls	r2, r0, #6
 8004a34:	1a12      	subs	r2, r2, r0
 8004a36:	eb63 0301 	sbc.w	r3, r3, r1
 8004a3a:	f04f 0000 	mov.w	r0, #0
 8004a3e:	f04f 0100 	mov.w	r1, #0
 8004a42:	00d9      	lsls	r1, r3, #3
 8004a44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a48:	00d0      	lsls	r0, r2, #3
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	1912      	adds	r2, r2, r4
 8004a50:	eb45 0303 	adc.w	r3, r5, r3
 8004a54:	f04f 0000 	mov.w	r0, #0
 8004a58:	f04f 0100 	mov.w	r1, #0
 8004a5c:	0299      	lsls	r1, r3, #10
 8004a5e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004a62:	0290      	lsls	r0, r2, #10
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	f7fb fc04 	bl	8000280 <__aeabi_uldivmod>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a80:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	0c1b      	lsrs	r3, r3, #16
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a98:	60bb      	str	r3, [r7, #8]
      break;
 8004a9a:	e002      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a9c:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x164>)
 8004a9e:	60bb      	str	r3, [r7, #8]
      break;
 8004aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bdb0      	pop	{r4, r5, r7, pc}
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	00f42400 	.word	0x00f42400
 8004ab4:	017d7840 	.word	0x017d7840

08004ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004abc:	4b03      	ldr	r3, [pc, #12]	; (8004acc <HAL_RCC_GetHCLKFreq+0x14>)
 8004abe:	681b      	ldr	r3, [r3, #0]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	20000038 	.word	0x20000038

08004ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ad4:	f7ff fff0 	bl	8004ab8 <HAL_RCC_GetHCLKFreq>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	4b05      	ldr	r3, [pc, #20]	; (8004af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	0a9b      	lsrs	r3, r3, #10
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	4903      	ldr	r1, [pc, #12]	; (8004af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ae6:	5ccb      	ldrb	r3, [r1, r3]
 8004ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40023800 	.word	0x40023800
 8004af4:	08009070 	.word	0x08009070

08004af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004afc:	f7ff ffdc 	bl	8004ab8 <HAL_RCC_GetHCLKFreq>
 8004b00:	4602      	mov	r2, r0
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	0b5b      	lsrs	r3, r3, #13
 8004b08:	f003 0307 	and.w	r3, r3, #7
 8004b0c:	4903      	ldr	r1, [pc, #12]	; (8004b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b0e:	5ccb      	ldrb	r3, [r1, r3]
 8004b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	08009070 	.word	0x08009070

08004b20 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	220f      	movs	r2, #15
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b30:	4b12      	ldr	r3, [pc, #72]	; (8004b7c <HAL_RCC_GetClockConfig+0x5c>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 0203 	and.w	r2, r3, #3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	; (8004b7c <HAL_RCC_GetClockConfig+0x5c>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b48:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <HAL_RCC_GetClockConfig+0x5c>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b54:	4b09      	ldr	r3, [pc, #36]	; (8004b7c <HAL_RCC_GetClockConfig+0x5c>)
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	08db      	lsrs	r3, r3, #3
 8004b5a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b62:	4b07      	ldr	r3, [pc, #28]	; (8004b80 <HAL_RCC_GetClockConfig+0x60>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0207 	and.w	r2, r3, #7
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	601a      	str	r2, [r3, #0]
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	40023c00 	.word	0x40023c00

08004b84 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d105      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d035      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004bac:	4b62      	ldr	r3, [pc, #392]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bb2:	f7fe fd1d 	bl	80035f0 <HAL_GetTick>
 8004bb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bb8:	e008      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bba:	f7fe fd19 	bl	80035f0 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d901      	bls.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e0b0      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bcc:	4b5b      	ldr	r3, [pc, #364]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1f0      	bne.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	019a      	lsls	r2, r3, #6
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	071b      	lsls	r3, r3, #28
 8004be4:	4955      	ldr	r1, [pc, #340]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bec:	4b52      	ldr	r3, [pc, #328]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004bee:	2201      	movs	r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bf2:	f7fe fcfd 	bl	80035f0 <HAL_GetTick>
 8004bf6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bf8:	e008      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bfa:	f7fe fcf9 	bl	80035f0 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e090      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c0c:	4b4b      	ldr	r3, [pc, #300]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0f0      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 8083 	beq.w	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	4b44      	ldr	r3, [pc, #272]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	4a43      	ldr	r2, [pc, #268]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c34:	6413      	str	r3, [r2, #64]	; 0x40
 8004c36:	4b41      	ldr	r3, [pc, #260]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	60fb      	str	r3, [r7, #12]
 8004c40:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c42:	4b3f      	ldr	r3, [pc, #252]	; (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a3e      	ldr	r2, [pc, #248]	; (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c4c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c4e:	f7fe fccf 	bl	80035f0 <HAL_GetTick>
 8004c52:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c54:	e008      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004c56:	f7fe fccb 	bl	80035f0 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e062      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c68:	4b35      	ldr	r3, [pc, #212]	; (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0f0      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c74:	4b31      	ldr	r3, [pc, #196]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d02f      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d028      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c92:	4b2a      	ldr	r3, [pc, #168]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c9a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c9c:	4b29      	ldr	r3, [pc, #164]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ca2:	4b28      	ldr	r3, [pc, #160]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ca8:	4a24      	ldr	r2, [pc, #144]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004cae:	4b23      	ldr	r3, [pc, #140]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d114      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004cba:	f7fe fc99 	bl	80035f0 <HAL_GetTick>
 8004cbe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc0:	e00a      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cc2:	f7fe fc95 	bl	80035f0 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e02a      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd8:	4b18      	ldr	r3, [pc, #96]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0ee      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cf0:	d10d      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d06:	490d      	ldr	r1, [pc, #52]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	608b      	str	r3, [r1, #8]
 8004d0c:	e005      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004d0e:	4b0b      	ldr	r3, [pc, #44]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	4a0a      	ldr	r2, [pc, #40]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d14:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d18:	6093      	str	r3, [r2, #8]
 8004d1a:	4b08      	ldr	r3, [pc, #32]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d26:	4905      	ldr	r1, [pc, #20]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	42470068 	.word	0x42470068
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	40007000 	.word	0x40007000
 8004d44:	42470e40 	.word	0x42470e40

08004d48 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e083      	b.n	8004e62 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7f5b      	ldrb	r3, [r3, #29]
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d105      	bne.n	8004d70 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7fd ffaa 	bl	8002cc4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2202      	movs	r2, #2
 8004d74:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	22ca      	movs	r2, #202	; 0xca
 8004d7c:	625a      	str	r2, [r3, #36]	; 0x24
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2253      	movs	r2, #83	; 0x53
 8004d84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f9fb 	bl	8005182 <RTC_EnterInitMode>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d008      	beq.n	8004da4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	22ff      	movs	r2, #255	; 0xff
 8004d98:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2204      	movs	r2, #4
 8004d9e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e05e      	b.n	8004e62 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6812      	ldr	r2, [r2, #0]
 8004dae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004db2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004db6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6899      	ldr	r1, [r3, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68d2      	ldr	r2, [r2, #12]
 8004dde:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6919      	ldr	r1, [r3, #16]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	041a      	lsls	r2, r3, #16
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68da      	ldr	r2, [r3, #12]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e02:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10e      	bne.n	8004e30 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f98d 	bl	8005132 <HAL_RTC_WaitForSynchro>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d008      	beq.n	8004e30 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	22ff      	movs	r2, #255	; 0xff
 8004e24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2204      	movs	r2, #4
 8004e2a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e018      	b.n	8004e62 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e3e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699a      	ldr	r2, [r3, #24]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	22ff      	movs	r2, #255	; 0xff
 8004e58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004e60:	2300      	movs	r3, #0
  }
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e6a:	b590      	push	{r4, r7, lr}
 8004e6c:	b087      	sub	sp, #28
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	7f1b      	ldrb	r3, [r3, #28]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_RTC_SetTime+0x1c>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e0aa      	b.n	8004fdc <HAL_RTC_SetTime+0x172>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d126      	bne.n	8004ee6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d102      	bne.n	8004eac <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 f992 	bl	80051da <RTC_ByteToBcd2>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	785b      	ldrb	r3, [r3, #1]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 f98b 	bl	80051da <RTC_ByteToBcd2>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004ec8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	789b      	ldrb	r3, [r3, #2]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 f983 	bl	80051da <RTC_ByteToBcd2>
 8004ed4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004ed6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	78db      	ldrb	r3, [r3, #3]
 8004ede:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	e018      	b.n	8004f18 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d102      	bne.n	8004efa <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	785b      	ldrb	r3, [r3, #1]
 8004f04:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004f06:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004f0c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	78db      	ldrb	r3, [r3, #3]
 8004f12:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	22ca      	movs	r2, #202	; 0xca
 8004f1e:	625a      	str	r2, [r3, #36]	; 0x24
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2253      	movs	r2, #83	; 0x53
 8004f26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f92a 	bl	8005182 <RTC_EnterInitMode>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00b      	beq.n	8004f4c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	22ff      	movs	r2, #255	; 0xff
 8004f3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2204      	movs	r2, #4
 8004f40:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e047      	b.n	8004fdc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004f56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004f5a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689a      	ldr	r2, [r3, #8]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f6a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6899      	ldr	r1, [r3, #8]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f92:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 0320 	and.w	r3, r3, #32
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d111      	bne.n	8004fc6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 f8c5 	bl	8005132 <HAL_RTC_WaitForSynchro>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00b      	beq.n	8004fc6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	22ff      	movs	r2, #255	; 0xff
 8004fb4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2204      	movs	r2, #4
 8004fba:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e00a      	b.n	8004fdc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	22ff      	movs	r2, #255	; 0xff
 8004fcc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8004fda:	2300      	movs	r3, #0
  }
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	371c      	adds	r7, #28
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd90      	pop	{r4, r7, pc}

08004fe4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004fe4:	b590      	push	{r4, r7, lr}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	7f1b      	ldrb	r3, [r3, #28]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d101      	bne.n	8005000 <HAL_RTC_SetDate+0x1c>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e094      	b.n	800512a <HAL_RTC_SetDate+0x146>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2201      	movs	r2, #1
 8005004:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2202      	movs	r2, #2
 800500a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10e      	bne.n	8005030 <HAL_RTC_SetDate+0x4c>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	785b      	ldrb	r3, [r3, #1]
 8005016:	f003 0310 	and.w	r3, r3, #16
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	785b      	ldrb	r3, [r3, #1]
 8005022:	f023 0310 	bic.w	r3, r3, #16
 8005026:	b2db      	uxtb	r3, r3
 8005028:	330a      	adds	r3, #10
 800502a:	b2da      	uxtb	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d11c      	bne.n	8005070 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	78db      	ldrb	r3, [r3, #3]
 800503a:	4618      	mov	r0, r3
 800503c:	f000 f8cd 	bl	80051da <RTC_ByteToBcd2>
 8005040:	4603      	mov	r3, r0
 8005042:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	785b      	ldrb	r3, [r3, #1]
 8005048:	4618      	mov	r0, r3
 800504a:	f000 f8c6 	bl	80051da <RTC_ByteToBcd2>
 800504e:	4603      	mov	r3, r0
 8005050:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005052:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	789b      	ldrb	r3, [r3, #2]
 8005058:	4618      	mov	r0, r3
 800505a:	f000 f8be 	bl	80051da <RTC_ByteToBcd2>
 800505e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005060:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800506a:	4313      	orrs	r3, r2
 800506c:	617b      	str	r3, [r7, #20]
 800506e:	e00e      	b.n	800508e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	78db      	ldrb	r3, [r3, #3]
 8005074:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	785b      	ldrb	r3, [r3, #1]
 800507a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800507c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005082:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	22ca      	movs	r2, #202	; 0xca
 8005094:	625a      	str	r2, [r3, #36]	; 0x24
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2253      	movs	r2, #83	; 0x53
 800509c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f86f 	bl	8005182 <RTC_EnterInitMode>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00b      	beq.n	80050c2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	22ff      	movs	r2, #255	; 0xff
 80050b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2204      	movs	r2, #4
 80050b6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e033      	b.n	800512a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80050cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80050d0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050e0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d111      	bne.n	8005114 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 f81e 	bl	8005132 <HAL_RTC_WaitForSynchro>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	22ff      	movs	r2, #255	; 0xff
 8005102:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2204      	movs	r2, #4
 8005108:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e00a      	b.n	800512a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	22ff      	movs	r2, #255	; 0xff
 800511a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2201      	movs	r2, #1
 8005120:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005128:	2300      	movs	r3, #0
  }
}
 800512a:	4618      	mov	r0, r3
 800512c:	371c      	adds	r7, #28
 800512e:	46bd      	mov	sp, r7
 8005130:	bd90      	pop	{r4, r7, pc}

08005132 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b084      	sub	sp, #16
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800514c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800514e:	f7fe fa4f 	bl	80035f0 <HAL_GetTick>
 8005152:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005154:	e009      	b.n	800516a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005156:	f7fe fa4b 	bl	80035f0 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005164:	d901      	bls.n	800516a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e007      	b.n	800517a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f003 0320 	and.w	r3, r3, #32
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0ee      	beq.n	8005156 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d119      	bne.n	80051d0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f04f 32ff 	mov.w	r2, #4294967295
 80051a4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051a6:	f7fe fa23 	bl	80035f0 <HAL_GetTick>
 80051aa:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80051ac:	e009      	b.n	80051c2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80051ae:	f7fe fa1f 	bl	80035f0 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051bc:	d901      	bls.n	80051c2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e007      	b.n	80051d2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0ee      	beq.n	80051ae <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80051da:	b480      	push	{r7}
 80051dc:	b085      	sub	sp, #20
 80051de:	af00      	add	r7, sp, #0
 80051e0:	4603      	mov	r3, r0
 80051e2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80051e8:	e005      	b.n	80051f6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	3301      	adds	r3, #1
 80051ee:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	3b0a      	subs	r3, #10
 80051f4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	2b09      	cmp	r3, #9
 80051fa:	d8f6      	bhi.n	80051ea <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	011b      	lsls	r3, r3, #4
 8005202:	b2da      	uxtb	r2, r3
 8005204:	79fb      	ldrb	r3, [r7, #7]
 8005206:	4313      	orrs	r3, r2
 8005208:	b2db      	uxtb	r3, r3
}
 800520a:	4618      	mov	r0, r3
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b082      	sub	sp, #8
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d101      	bne.n	8005228 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e07b      	b.n	8005320 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	2b00      	cmp	r3, #0
 800522e:	d108      	bne.n	8005242 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005238:	d009      	beq.n	800524e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	61da      	str	r2, [r3, #28]
 8005240:	e005      	b.n	800524e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d106      	bne.n	800526e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7fd fd41 	bl	8002cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2202      	movs	r2, #2
 8005272:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005284:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	431a      	orrs	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052be:	431a      	orrs	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052c8:	431a      	orrs	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d2:	ea42 0103 	orr.w	r1, r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	0c1b      	lsrs	r3, r3, #16
 80052ec:	f003 0104 	and.w	r1, r3, #4
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	f003 0210 	and.w	r2, r3, #16
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	69da      	ldr	r2, [r3, #28]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800530e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	4613      	mov	r3, r2
 8005336:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005342:	2b01      	cmp	r3, #1
 8005344:	d101      	bne.n	800534a <HAL_SPI_Transmit+0x22>
 8005346:	2302      	movs	r3, #2
 8005348:	e126      	b.n	8005598 <HAL_SPI_Transmit+0x270>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005352:	f7fe f94d 	bl	80035f0 <HAL_GetTick>
 8005356:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005358:	88fb      	ldrh	r3, [r7, #6]
 800535a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b01      	cmp	r3, #1
 8005366:	d002      	beq.n	800536e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005368:	2302      	movs	r3, #2
 800536a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800536c:	e10b      	b.n	8005586 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <HAL_SPI_Transmit+0x52>
 8005374:	88fb      	ldrh	r3, [r7, #6]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800537e:	e102      	b.n	8005586 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2203      	movs	r2, #3
 8005384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	88fa      	ldrh	r2, [r7, #6]
 8005398:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	88fa      	ldrh	r2, [r7, #6]
 800539e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053c6:	d10f      	bne.n	80053e8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f2:	2b40      	cmp	r3, #64	; 0x40
 80053f4:	d007      	beq.n	8005406 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005404:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800540e:	d14b      	bne.n	80054a8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <HAL_SPI_Transmit+0xf6>
 8005418:	8afb      	ldrh	r3, [r7, #22]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d13e      	bne.n	800549c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005422:	881a      	ldrh	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542e:	1c9a      	adds	r2, r3, #2
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005438:	b29b      	uxth	r3, r3
 800543a:	3b01      	subs	r3, #1
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005442:	e02b      	b.n	800549c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	2b02      	cmp	r3, #2
 8005450:	d112      	bne.n	8005478 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005456:	881a      	ldrh	r2, [r3, #0]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005462:	1c9a      	adds	r2, r3, #2
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	86da      	strh	r2, [r3, #54]	; 0x36
 8005476:	e011      	b.n	800549c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005478:	f7fe f8ba 	bl	80035f0 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d803      	bhi.n	8005490 <HAL_SPI_Transmit+0x168>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548e:	d102      	bne.n	8005496 <HAL_SPI_Transmit+0x16e>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d102      	bne.n	800549c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	77fb      	strb	r3, [r7, #31]
          goto error;
 800549a:	e074      	b.n	8005586 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1ce      	bne.n	8005444 <HAL_SPI_Transmit+0x11c>
 80054a6:	e04c      	b.n	8005542 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d002      	beq.n	80054b6 <HAL_SPI_Transmit+0x18e>
 80054b0:	8afb      	ldrh	r3, [r7, #22]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d140      	bne.n	8005538 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	330c      	adds	r3, #12
 80054c0:	7812      	ldrb	r2, [r2, #0]
 80054c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c8:	1c5a      	adds	r2, r3, #1
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80054dc:	e02c      	b.n	8005538 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d113      	bne.n	8005514 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	330c      	adds	r3, #12
 80054f6:	7812      	ldrb	r2, [r2, #0]
 80054f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	1c5a      	adds	r2, r3, #1
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	3b01      	subs	r3, #1
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	86da      	strh	r2, [r3, #54]	; 0x36
 8005512:	e011      	b.n	8005538 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005514:	f7fe f86c 	bl	80035f0 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d803      	bhi.n	800552c <HAL_SPI_Transmit+0x204>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552a:	d102      	bne.n	8005532 <HAL_SPI_Transmit+0x20a>
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d102      	bne.n	8005538 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005536:	e026      	b.n	8005586 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1cd      	bne.n	80054de <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	6839      	ldr	r1, [r7, #0]
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 fcea 	bl	8005f20 <SPI_EndRxTxTransaction>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2220      	movs	r2, #32
 8005556:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10a      	bne.n	8005576 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005560:	2300      	movs	r3, #0
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	613b      	str	r3, [r7, #16]
 8005574:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557a:	2b00      	cmp	r3, #0
 800557c:	d002      	beq.n	8005584 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	77fb      	strb	r3, [r7, #31]
 8005582:	e000      	b.n	8005586 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005584:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005596:	7ffb      	ldrb	r3, [r7, #31]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3720      	adds	r7, #32
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b088      	sub	sp, #32
 80055a4:	af02      	add	r7, sp, #8
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	603b      	str	r3, [r7, #0]
 80055ac:	4613      	mov	r3, r2
 80055ae:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055b0:	2300      	movs	r3, #0
 80055b2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055bc:	d112      	bne.n	80055e4 <HAL_SPI_Receive+0x44>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10e      	bne.n	80055e4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2204      	movs	r2, #4
 80055ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80055ce:	88fa      	ldrh	r2, [r7, #6]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 f8f1 	bl	80057c2 <HAL_SPI_TransmitReceive>
 80055e0:	4603      	mov	r3, r0
 80055e2:	e0ea      	b.n	80057ba <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <HAL_SPI_Receive+0x52>
 80055ee:	2302      	movs	r3, #2
 80055f0:	e0e3      	b.n	80057ba <HAL_SPI_Receive+0x21a>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055fa:	f7fd fff9 	bl	80035f0 <HAL_GetTick>
 80055fe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b01      	cmp	r3, #1
 800560a:	d002      	beq.n	8005612 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800560c:	2302      	movs	r3, #2
 800560e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005610:	e0ca      	b.n	80057a8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_SPI_Receive+0x7e>
 8005618:	88fb      	ldrh	r3, [r7, #6]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d102      	bne.n	8005624 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005622:	e0c1      	b.n	80057a8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2204      	movs	r2, #4
 8005628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	88fa      	ldrh	r2, [r7, #6]
 8005642:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800566a:	d10f      	bne.n	800568c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800567a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800568a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005696:	2b40      	cmp	r3, #64	; 0x40
 8005698:	d007      	beq.n	80056aa <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056a8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d162      	bne.n	8005778 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056b2:	e02e      	b.n	8005712 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d115      	bne.n	80056ee <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f103 020c 	add.w	r2, r3, #12
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ce:	7812      	ldrb	r2, [r2, #0]
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056ec:	e011      	b.n	8005712 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ee:	f7fd ff7f 	bl	80035f0 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d803      	bhi.n	8005706 <HAL_SPI_Receive+0x166>
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005704:	d102      	bne.n	800570c <HAL_SPI_Receive+0x16c>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d102      	bne.n	8005712 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005710:	e04a      	b.n	80057a8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005716:	b29b      	uxth	r3, r3
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1cb      	bne.n	80056b4 <HAL_SPI_Receive+0x114>
 800571c:	e031      	b.n	8005782 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b01      	cmp	r3, #1
 800572a:	d113      	bne.n	8005754 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005736:	b292      	uxth	r2, r2
 8005738:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573e:	1c9a      	adds	r2, r3, #2
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005748:	b29b      	uxth	r3, r3
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005752:	e011      	b.n	8005778 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005754:	f7fd ff4c 	bl	80035f0 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d803      	bhi.n	800576c <HAL_SPI_Receive+0x1cc>
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800576a:	d102      	bne.n	8005772 <HAL_SPI_Receive+0x1d2>
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d102      	bne.n	8005778 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005776:	e017      	b.n	80057a8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577c:	b29b      	uxth	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1cd      	bne.n	800571e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	6839      	ldr	r1, [r7, #0]
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fb64 	bl	8005e54 <SPI_EndRxTransaction>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d002      	beq.n	8005798 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	75fb      	strb	r3, [r7, #23]
 80057a4:	e000      	b.n	80057a8 <HAL_SPI_Receive+0x208>
  }

error :
 80057a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b08c      	sub	sp, #48	; 0x30
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	60f8      	str	r0, [r7, #12]
 80057ca:	60b9      	str	r1, [r7, #8]
 80057cc:	607a      	str	r2, [r7, #4]
 80057ce:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057d0:	2301      	movs	r3, #1
 80057d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x26>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e18a      	b.n	8005afe <HAL_SPI_TransmitReceive+0x33c>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057f0:	f7fd fefe 	bl	80035f0 <HAL_GetTick>
 80057f4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005806:	887b      	ldrh	r3, [r7, #2]
 8005808:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800580a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800580e:	2b01      	cmp	r3, #1
 8005810:	d00f      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x70>
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005818:	d107      	bne.n	800582a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d103      	bne.n	800582a <HAL_SPI_TransmitReceive+0x68>
 8005822:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005826:	2b04      	cmp	r3, #4
 8005828:	d003      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800582a:	2302      	movs	r3, #2
 800582c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005830:	e15b      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x82>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x82>
 800583e:	887b      	ldrh	r3, [r7, #2]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d103      	bne.n	800584c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800584a:	e14e      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b04      	cmp	r3, #4
 8005856:	d003      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2205      	movs	r2, #5
 800585c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	887a      	ldrh	r2, [r7, #2]
 8005870:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	887a      	ldrh	r2, [r7, #2]
 8005876:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	887a      	ldrh	r2, [r7, #2]
 8005882:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	887a      	ldrh	r2, [r7, #2]
 8005888:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a0:	2b40      	cmp	r3, #64	; 0x40
 80058a2:	d007      	beq.n	80058b4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058bc:	d178      	bne.n	80059b0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <HAL_SPI_TransmitReceive+0x10a>
 80058c6:	8b7b      	ldrh	r3, [r7, #26]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d166      	bne.n	800599a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d0:	881a      	ldrh	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058dc:	1c9a      	adds	r2, r3, #2
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	3b01      	subs	r3, #1
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f0:	e053      	b.n	800599a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d11b      	bne.n	8005938 <HAL_SPI_TransmitReceive+0x176>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d016      	beq.n	8005938 <HAL_SPI_TransmitReceive+0x176>
 800590a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590c:	2b01      	cmp	r3, #1
 800590e:	d113      	bne.n	8005938 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005914:	881a      	ldrh	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005920:	1c9a      	adds	r2, r3, #2
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b01      	cmp	r3, #1
 8005944:	d119      	bne.n	800597a <HAL_SPI_TransmitReceive+0x1b8>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d014      	beq.n	800597a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	b292      	uxth	r2, r2
 800595c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005976:	2301      	movs	r3, #1
 8005978:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800597a:	f7fd fe39 	bl	80035f0 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005986:	429a      	cmp	r2, r3
 8005988:	d807      	bhi.n	800599a <HAL_SPI_TransmitReceive+0x1d8>
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005990:	d003      	beq.n	800599a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005998:	e0a7      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800599e:	b29b      	uxth	r3, r3
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1a6      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x130>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1a1      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x130>
 80059ae:	e07c      	b.n	8005aaa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SPI_TransmitReceive+0x1fc>
 80059b8:	8b7b      	ldrh	r3, [r7, #26]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d16b      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	330c      	adds	r3, #12
 80059c8:	7812      	ldrb	r2, [r2, #0]
 80059ca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d0:	1c5a      	adds	r2, r3, #1
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059da:	b29b      	uxth	r3, r3
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29a      	uxth	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059e4:	e057      	b.n	8005a96 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d11c      	bne.n	8005a2e <HAL_SPI_TransmitReceive+0x26c>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d017      	beq.n	8005a2e <HAL_SPI_TransmitReceive+0x26c>
 80059fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d114      	bne.n	8005a2e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	7812      	ldrb	r2, [r2, #0]
 8005a10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	3b01      	subs	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d119      	bne.n	8005a70 <HAL_SPI_TransmitReceive+0x2ae>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d014      	beq.n	8005a70 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a58:	1c5a      	adds	r2, r3, #1
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a70:	f7fd fdbe 	bl	80035f0 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d803      	bhi.n	8005a88 <HAL_SPI_TransmitReceive+0x2c6>
 8005a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d102      	bne.n	8005a8e <HAL_SPI_TransmitReceive+0x2cc>
 8005a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d103      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a94:	e029      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1a2      	bne.n	80059e6 <HAL_SPI_TransmitReceive+0x224>
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d19d      	bne.n	80059e6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 fa36 	bl	8005f20 <SPI_EndRxTxTransaction>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d006      	beq.n	8005ac8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005ac6:	e010      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10b      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	617b      	str	r3, [r7, #20]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	617b      	str	r3, [r7, #20]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	e000      	b.n	8005aea <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005ae8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005afa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3730      	adds	r7, #48	; 0x30
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
	...

08005b08 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b088      	sub	sp, #32
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	099b      	lsrs	r3, r3, #6
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10f      	bne.n	8005b4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	099b      	lsrs	r3, r3, #6
 8005b3a:	f003 0301 	and.w	r3, r3, #1
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d004      	beq.n	8005b4c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	4798      	blx	r3
    return;
 8005b4a:	e0d7      	b.n	8005cfc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	085b      	lsrs	r3, r3, #1
 8005b50:	f003 0301 	and.w	r3, r3, #1
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_SPI_IRQHandler+0x66>
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	09db      	lsrs	r3, r3, #7
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d004      	beq.n	8005b6e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	4798      	blx	r3
    return;
 8005b6c:	e0c6      	b.n	8005cfc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10c      	bne.n	8005b94 <HAL_SPI_IRQHandler+0x8c>
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	099b      	lsrs	r3, r3, #6
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	0a1b      	lsrs	r3, r3, #8
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 80b4 	beq.w	8005cfc <HAL_SPI_IRQHandler+0x1f4>
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 80ad 	beq.w	8005cfc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	099b      	lsrs	r3, r3, #6
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d023      	beq.n	8005bf6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b03      	cmp	r3, #3
 8005bb8:	d011      	beq.n	8005bde <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbe:	f043 0204 	orr.w	r2, r3, #4
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	617b      	str	r3, [r7, #20]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	617b      	str	r3, [r7, #20]
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	e00b      	b.n	8005bf6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bde:	2300      	movs	r3, #0
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	613b      	str	r3, [r7, #16]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	693b      	ldr	r3, [r7, #16]
        return;
 8005bf4:	e082      	b.n	8005cfc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	095b      	lsrs	r3, r3, #5
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d014      	beq.n	8005c2c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c06:	f043 0201 	orr.w	r2, r3, #1
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	60fb      	str	r3, [r7, #12]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	0a1b      	lsrs	r3, r3, #8
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00c      	beq.n	8005c52 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c3c:	f043 0208 	orr.w	r2, r3, #8
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005c44:	2300      	movs	r3, #0
 8005c46:	60bb      	str	r3, [r7, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	60bb      	str	r3, [r7, #8]
 8005c50:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d04f      	beq.n	8005cfa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c68:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d104      	bne.n	8005c86 <HAL_SPI_IRQHandler+0x17e>
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d034      	beq.n	8005cf0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0203 	bic.w	r2, r2, #3
 8005c94:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d011      	beq.n	8005cc2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ca2:	4a18      	ldr	r2, [pc, #96]	; (8005d04 <HAL_SPI_IRQHandler+0x1fc>)
 8005ca4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fd feac 	bl	8003a08 <HAL_DMA_Abort_IT>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d005      	beq.n	8005cc2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d016      	beq.n	8005cf8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cce:	4a0d      	ldr	r2, [pc, #52]	; (8005d04 <HAL_SPI_IRQHandler+0x1fc>)
 8005cd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fd fe96 	bl	8003a08 <HAL_DMA_Abort_IT>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005cee:	e003      	b.n	8005cf8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 f809 	bl	8005d08 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005cf6:	e000      	b.n	8005cfa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005cf8:	bf00      	nop
    return;
 8005cfa:	bf00      	nop
  }
}
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	08005d1d 	.word	0x08005d1d

08005d08 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7ff ffe6 	bl	8005d08 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d3c:	bf00      	nop
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b088      	sub	sp, #32
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	603b      	str	r3, [r7, #0]
 8005d50:	4613      	mov	r3, r2
 8005d52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d54:	f7fd fc4c 	bl	80035f0 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	4413      	add	r3, r2
 8005d62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d64:	f7fd fc44 	bl	80035f0 <HAL_GetTick>
 8005d68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d6a:	4b39      	ldr	r3, [pc, #228]	; (8005e50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	015b      	lsls	r3, r3, #5
 8005d70:	0d1b      	lsrs	r3, r3, #20
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	fb02 f303 	mul.w	r3, r2, r3
 8005d78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d7a:	e054      	b.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d82:	d050      	beq.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d84:	f7fd fc34 	bl	80035f0 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d902      	bls.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d13d      	bne.n	8005e16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005da8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005db2:	d111      	bne.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dbc:	d004      	beq.n	8005dc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dc6:	d107      	bne.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ddc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005de0:	d10f      	bne.n	8005e02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e017      	b.n	8005e46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	bf0c      	ite	eq
 8005e36:	2301      	moveq	r3, #1
 8005e38:	2300      	movne	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d19b      	bne.n	8005d7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3720      	adds	r7, #32
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20000038 	.word	0x20000038

08005e54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e68:	d111      	bne.n	8005e8e <SPI_EndRxTransaction+0x3a>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e72:	d004      	beq.n	8005e7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e7c:	d107      	bne.n	8005e8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e8c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e96:	d12a      	bne.n	8005eee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ea0:	d012      	beq.n	8005ec8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2180      	movs	r1, #128	; 0x80
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7ff ff49 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d02d      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebc:	f043 0220 	orr.w	r2, r3, #32
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e026      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f7ff ff36 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d01a      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee2:	f043 0220 	orr.w	r2, r3, #32
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e013      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff ff23 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d007      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f08:	f043 0220 	orr.w	r2, r3, #32
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e000      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af02      	add	r7, sp, #8
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f2c:	4b1b      	ldr	r3, [pc, #108]	; (8005f9c <SPI_EndRxTxTransaction+0x7c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	; (8005fa0 <SPI_EndRxTxTransaction+0x80>)
 8005f32:	fba2 2303 	umull	r2, r3, r2, r3
 8005f36:	0d5b      	lsrs	r3, r3, #21
 8005f38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
 8005f40:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f4a:	d112      	bne.n	8005f72 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2200      	movs	r2, #0
 8005f54:	2180      	movs	r1, #128	; 0x80
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f7ff fef4 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d016      	beq.n	8005f90 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f66:	f043 0220 	orr.w	r2, r3, #32
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e00f      	b.n	8005f92 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00a      	beq.n	8005f8e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f88:	2b80      	cmp	r3, #128	; 0x80
 8005f8a:	d0f2      	beq.n	8005f72 <SPI_EndRxTxTransaction+0x52>
 8005f8c:	e000      	b.n	8005f90 <SPI_EndRxTxTransaction+0x70>
        break;
 8005f8e:	bf00      	nop
  }

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3718      	adds	r7, #24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20000038 	.word	0x20000038
 8005fa0:	165e9f81 	.word	0x165e9f81

08005fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e041      	b.n	800603a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fc ff46 	bl	8002e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	f000 fad4 	bl	8006590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
	...

08006044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b01      	cmp	r3, #1
 8006056:	d001      	beq.n	800605c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e04e      	b.n	80060fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0201 	orr.w	r2, r2, #1
 8006072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a23      	ldr	r2, [pc, #140]	; (8006108 <HAL_TIM_Base_Start_IT+0xc4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d022      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006086:	d01d      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1f      	ldr	r2, [pc, #124]	; (800610c <HAL_TIM_Base_Start_IT+0xc8>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d018      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <HAL_TIM_Base_Start_IT+0xcc>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d013      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1c      	ldr	r2, [pc, #112]	; (8006114 <HAL_TIM_Base_Start_IT+0xd0>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00e      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1b      	ldr	r2, [pc, #108]	; (8006118 <HAL_TIM_Base_Start_IT+0xd4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d009      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a19      	ldr	r2, [pc, #100]	; (800611c <HAL_TIM_Base_Start_IT+0xd8>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d004      	beq.n	80060c4 <HAL_TIM_Base_Start_IT+0x80>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a18      	ldr	r2, [pc, #96]	; (8006120 <HAL_TIM_Base_Start_IT+0xdc>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d111      	bne.n	80060e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b06      	cmp	r3, #6
 80060d4:	d010      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0201 	orr.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e6:	e007      	b.n	80060f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0201 	orr.w	r2, r2, #1
 80060f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40010000 	.word	0x40010000
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40010400 	.word	0x40010400
 800611c:	40014000 	.word	0x40014000
 8006120:	40001800 	.word	0x40001800

08006124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b02      	cmp	r3, #2
 8006138:	d122      	bne.n	8006180 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b02      	cmp	r3, #2
 8006146:	d11b      	bne.n	8006180 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f06f 0202 	mvn.w	r2, #2
 8006150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f9f4 	bl	8006554 <HAL_TIM_IC_CaptureCallback>
 800616c:	e005      	b.n	800617a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f9e6 	bl	8006540 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 f9f7 	bl	8006568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f003 0304 	and.w	r3, r3, #4
 800618a:	2b04      	cmp	r3, #4
 800618c:	d122      	bne.n	80061d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b04      	cmp	r3, #4
 800619a:	d11b      	bne.n	80061d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f06f 0204 	mvn.w	r2, #4
 80061a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2202      	movs	r2, #2
 80061aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f9ca 	bl	8006554 <HAL_TIM_IC_CaptureCallback>
 80061c0:	e005      	b.n	80061ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f9bc 	bl	8006540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f9cd 	bl	8006568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f003 0308 	and.w	r3, r3, #8
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d122      	bne.n	8006228 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f003 0308 	and.w	r3, r3, #8
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d11b      	bne.n	8006228 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0208 	mvn.w	r2, #8
 80061f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2204      	movs	r2, #4
 80061fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f9a0 	bl	8006554 <HAL_TIM_IC_CaptureCallback>
 8006214:	e005      	b.n	8006222 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f992 	bl	8006540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 f9a3 	bl	8006568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0310 	and.w	r3, r3, #16
 8006232:	2b10      	cmp	r3, #16
 8006234:	d122      	bne.n	800627c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b10      	cmp	r3, #16
 8006242:	d11b      	bne.n	800627c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0210 	mvn.w	r2, #16
 800624c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2208      	movs	r2, #8
 8006252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f976 	bl	8006554 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f968 	bl	8006540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f979 	bl	8006568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b01      	cmp	r3, #1
 8006288:	d10e      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b01      	cmp	r3, #1
 8006296:	d107      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0201 	mvn.w	r2, #1
 80062a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fc fcce 	bl	8002c44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b2:	2b80      	cmp	r3, #128	; 0x80
 80062b4:	d10e      	bne.n	80062d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c0:	2b80      	cmp	r3, #128	; 0x80
 80062c2:	d107      	bne.n	80062d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 fbac 	bl	8006a2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062de:	2b40      	cmp	r3, #64	; 0x40
 80062e0:	d10e      	bne.n	8006300 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ec:	2b40      	cmp	r3, #64	; 0x40
 80062ee:	d107      	bne.n	8006300 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f93e 	bl	800657c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	f003 0320 	and.w	r3, r3, #32
 800630a:	2b20      	cmp	r3, #32
 800630c:	d10e      	bne.n	800632c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f003 0320 	and.w	r3, r3, #32
 8006318:	2b20      	cmp	r3, #32
 800631a:	d107      	bne.n	800632c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f06f 0220 	mvn.w	r2, #32
 8006324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 fb76 	bl	8006a18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800632c:	bf00      	nop
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_TIM_ConfigClockSource+0x18>
 8006348:	2302      	movs	r3, #2
 800634a:	e0b3      	b.n	80064b4 <HAL_TIM_ConfigClockSource+0x180>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800636a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006372:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006384:	d03e      	beq.n	8006404 <HAL_TIM_ConfigClockSource+0xd0>
 8006386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800638a:	f200 8087 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x168>
 800638e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006392:	f000 8085 	beq.w	80064a0 <HAL_TIM_ConfigClockSource+0x16c>
 8006396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800639a:	d87f      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 800639c:	2b70      	cmp	r3, #112	; 0x70
 800639e:	d01a      	beq.n	80063d6 <HAL_TIM_ConfigClockSource+0xa2>
 80063a0:	2b70      	cmp	r3, #112	; 0x70
 80063a2:	d87b      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063a4:	2b60      	cmp	r3, #96	; 0x60
 80063a6:	d050      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x116>
 80063a8:	2b60      	cmp	r3, #96	; 0x60
 80063aa:	d877      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063ac:	2b50      	cmp	r3, #80	; 0x50
 80063ae:	d03c      	beq.n	800642a <HAL_TIM_ConfigClockSource+0xf6>
 80063b0:	2b50      	cmp	r3, #80	; 0x50
 80063b2:	d873      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063b4:	2b40      	cmp	r3, #64	; 0x40
 80063b6:	d058      	beq.n	800646a <HAL_TIM_ConfigClockSource+0x136>
 80063b8:	2b40      	cmp	r3, #64	; 0x40
 80063ba:	d86f      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063bc:	2b30      	cmp	r3, #48	; 0x30
 80063be:	d064      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x156>
 80063c0:	2b30      	cmp	r3, #48	; 0x30
 80063c2:	d86b      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063c4:	2b20      	cmp	r3, #32
 80063c6:	d060      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x156>
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d867      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x168>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d05c      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x156>
 80063d0:	2b10      	cmp	r3, #16
 80063d2:	d05a      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80063d4:	e062      	b.n	800649c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6818      	ldr	r0, [r3, #0]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	6899      	ldr	r1, [r3, #8]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	f000 fa7b 	bl	80068e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063f8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	609a      	str	r2, [r3, #8]
      break;
 8006402:	e04e      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6818      	ldr	r0, [r3, #0]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	6899      	ldr	r1, [r3, #8]
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f000 fa64 	bl	80068e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006426:	609a      	str	r2, [r3, #8]
      break;
 8006428:	e03b      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	6859      	ldr	r1, [r3, #4]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	461a      	mov	r2, r3
 8006438:	f000 f9d8 	bl	80067ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2150      	movs	r1, #80	; 0x50
 8006442:	4618      	mov	r0, r3
 8006444:	f000 fa31 	bl	80068aa <TIM_ITRx_SetConfig>
      break;
 8006448:	e02b      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6818      	ldr	r0, [r3, #0]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	6859      	ldr	r1, [r3, #4]
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	461a      	mov	r2, r3
 8006458:	f000 f9f7 	bl	800684a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2160      	movs	r1, #96	; 0x60
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fa21 	bl	80068aa <TIM_ITRx_SetConfig>
      break;
 8006468:	e01b      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6818      	ldr	r0, [r3, #0]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	6859      	ldr	r1, [r3, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	461a      	mov	r2, r3
 8006478:	f000 f9b8 	bl	80067ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2140      	movs	r1, #64	; 0x40
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fa11 	bl	80068aa <TIM_ITRx_SetConfig>
      break;
 8006488:	e00b      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4619      	mov	r1, r3
 8006494:	4610      	mov	r0, r2
 8006496:	f000 fa08 	bl	80068aa <TIM_ITRx_SetConfig>
        break;
 800649a:	e002      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800649c:	bf00      	nop
 800649e:	e000      	b.n	80064a2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80064a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064b2:	2300      	movs	r3, #0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d101      	bne.n	80064d4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80064d0:	2302      	movs	r3, #2
 80064d2:	e031      	b.n	8006538 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2202      	movs	r2, #2
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80064e4:	6839      	ldr	r1, [r7, #0]
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f8f2 	bl	80066d0 <TIM_SlaveTimer_SetConfig>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d009      	beq.n	8006506 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e018      	b.n	8006538 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006514:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68da      	ldr	r2, [r3, #12]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006524:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a40      	ldr	r2, [pc, #256]	; (80066a4 <TIM_Base_SetConfig+0x114>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d013      	beq.n	80065d0 <TIM_Base_SetConfig+0x40>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ae:	d00f      	beq.n	80065d0 <TIM_Base_SetConfig+0x40>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a3d      	ldr	r2, [pc, #244]	; (80066a8 <TIM_Base_SetConfig+0x118>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d00b      	beq.n	80065d0 <TIM_Base_SetConfig+0x40>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a3c      	ldr	r2, [pc, #240]	; (80066ac <TIM_Base_SetConfig+0x11c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d007      	beq.n	80065d0 <TIM_Base_SetConfig+0x40>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a3b      	ldr	r2, [pc, #236]	; (80066b0 <TIM_Base_SetConfig+0x120>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d003      	beq.n	80065d0 <TIM_Base_SetConfig+0x40>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a3a      	ldr	r2, [pc, #232]	; (80066b4 <TIM_Base_SetConfig+0x124>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d108      	bne.n	80065e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a2f      	ldr	r2, [pc, #188]	; (80066a4 <TIM_Base_SetConfig+0x114>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d02b      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f0:	d027      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a2c      	ldr	r2, [pc, #176]	; (80066a8 <TIM_Base_SetConfig+0x118>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d023      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a2b      	ldr	r2, [pc, #172]	; (80066ac <TIM_Base_SetConfig+0x11c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d01f      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2a      	ldr	r2, [pc, #168]	; (80066b0 <TIM_Base_SetConfig+0x120>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01b      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a29      	ldr	r2, [pc, #164]	; (80066b4 <TIM_Base_SetConfig+0x124>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d017      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a28      	ldr	r2, [pc, #160]	; (80066b8 <TIM_Base_SetConfig+0x128>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d013      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a27      	ldr	r2, [pc, #156]	; (80066bc <TIM_Base_SetConfig+0x12c>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00f      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a26      	ldr	r2, [pc, #152]	; (80066c0 <TIM_Base_SetConfig+0x130>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00b      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a25      	ldr	r2, [pc, #148]	; (80066c4 <TIM_Base_SetConfig+0x134>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d007      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a24      	ldr	r2, [pc, #144]	; (80066c8 <TIM_Base_SetConfig+0x138>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_Base_SetConfig+0xb2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a23      	ldr	r2, [pc, #140]	; (80066cc <TIM_Base_SetConfig+0x13c>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d108      	bne.n	8006654 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	689a      	ldr	r2, [r3, #8]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a0a      	ldr	r2, [pc, #40]	; (80066a4 <TIM_Base_SetConfig+0x114>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d003      	beq.n	8006688 <TIM_Base_SetConfig+0xf8>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a0c      	ldr	r2, [pc, #48]	; (80066b4 <TIM_Base_SetConfig+0x124>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d103      	bne.n	8006690 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	615a      	str	r2, [r3, #20]
}
 8006696:	bf00      	nop
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	40010000 	.word	0x40010000
 80066a8:	40000400 	.word	0x40000400
 80066ac:	40000800 	.word	0x40000800
 80066b0:	40000c00 	.word	0x40000c00
 80066b4:	40010400 	.word	0x40010400
 80066b8:	40014000 	.word	0x40014000
 80066bc:	40014400 	.word	0x40014400
 80066c0:	40014800 	.word	0x40014800
 80066c4:	40001800 	.word	0x40001800
 80066c8:	40001c00 	.word	0x40001c00
 80066cc:	40002000 	.word	0x40002000

080066d0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066e8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f023 0307 	bic.w	r3, r3, #7
 80066fa:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	4313      	orrs	r3, r2
 8006704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	2b70      	cmp	r3, #112	; 0x70
 8006714:	d01a      	beq.n	800674c <TIM_SlaveTimer_SetConfig+0x7c>
 8006716:	2b70      	cmp	r3, #112	; 0x70
 8006718:	d860      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 800671a:	2b60      	cmp	r3, #96	; 0x60
 800671c:	d054      	beq.n	80067c8 <TIM_SlaveTimer_SetConfig+0xf8>
 800671e:	2b60      	cmp	r3, #96	; 0x60
 8006720:	d85c      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 8006722:	2b50      	cmp	r3, #80	; 0x50
 8006724:	d046      	beq.n	80067b4 <TIM_SlaveTimer_SetConfig+0xe4>
 8006726:	2b50      	cmp	r3, #80	; 0x50
 8006728:	d858      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 800672a:	2b40      	cmp	r3, #64	; 0x40
 800672c:	d019      	beq.n	8006762 <TIM_SlaveTimer_SetConfig+0x92>
 800672e:	2b40      	cmp	r3, #64	; 0x40
 8006730:	d854      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 8006732:	2b30      	cmp	r3, #48	; 0x30
 8006734:	d054      	beq.n	80067e0 <TIM_SlaveTimer_SetConfig+0x110>
 8006736:	2b30      	cmp	r3, #48	; 0x30
 8006738:	d850      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 800673a:	2b20      	cmp	r3, #32
 800673c:	d050      	beq.n	80067e0 <TIM_SlaveTimer_SetConfig+0x110>
 800673e:	2b20      	cmp	r3, #32
 8006740:	d84c      	bhi.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
 8006742:	2b00      	cmp	r3, #0
 8006744:	d04c      	beq.n	80067e0 <TIM_SlaveTimer_SetConfig+0x110>
 8006746:	2b10      	cmp	r3, #16
 8006748:	d04a      	beq.n	80067e0 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800674a:	e047      	b.n	80067dc <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68d9      	ldr	r1, [r3, #12]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	f000 f8c0 	bl	80068e0 <TIM_ETR_SetConfig>
      break;
 8006760:	e03f      	b.n	80067e2 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b05      	cmp	r3, #5
 8006768:	d101      	bne.n	800676e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e03a      	b.n	80067e4 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6a1a      	ldr	r2, [r3, #32]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0201 	bic.w	r2, r2, #1
 8006784:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006794:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4313      	orrs	r3, r2
 80067a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	621a      	str	r2, [r3, #32]
      break;
 80067b2:	e016      	b.n	80067e2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6818      	ldr	r0, [r3, #0]
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	6899      	ldr	r1, [r3, #8]
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	461a      	mov	r2, r3
 80067c2:	f000 f813 	bl	80067ec <TIM_TI1_ConfigInputStage>
      break;
 80067c6:	e00c      	b.n	80067e2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6818      	ldr	r0, [r3, #0]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	6899      	ldr	r1, [r3, #8]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	461a      	mov	r2, r3
 80067d6:	f000 f838 	bl	800684a <TIM_TI2_ConfigInputStage>
      break;
 80067da:	e002      	b.n	80067e2 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80067dc:	bf00      	nop
 80067de:	e000      	b.n	80067e2 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80067e0:	bf00      	nop
  }
  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3718      	adds	r7, #24
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b087      	sub	sp, #28
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	f023 0201 	bic.w	r2, r3, #1
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f023 030a 	bic.w	r3, r3, #10
 8006828:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4313      	orrs	r3, r2
 8006830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	621a      	str	r2, [r3, #32]
}
 800683e:	bf00      	nop
 8006840:	371c      	adds	r7, #28
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800684a:	b480      	push	{r7}
 800684c:	b087      	sub	sp, #28
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	f023 0210 	bic.w	r2, r3, #16
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006874:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	031b      	lsls	r3, r3, #12
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	4313      	orrs	r3, r2
 800687e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006886:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	011b      	lsls	r3, r3, #4
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	4313      	orrs	r3, r2
 8006890:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	621a      	str	r2, [r3, #32]
}
 800689e:	bf00      	nop
 80068a0:	371c      	adds	r7, #28
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b085      	sub	sp, #20
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
 80068b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f043 0307 	orr.w	r3, r3, #7
 80068cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	609a      	str	r2, [r3, #8]
}
 80068d4:	bf00      	nop
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	021a      	lsls	r2, r3, #8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	431a      	orrs	r2, r3
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	609a      	str	r2, [r3, #8]
}
 8006914:	bf00      	nop
 8006916:	371c      	adds	r7, #28
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006930:	2b01      	cmp	r3, #1
 8006932:	d101      	bne.n	8006938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006934:	2302      	movs	r3, #2
 8006936:	e05a      	b.n	80069ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	4313      	orrs	r3, r2
 8006968:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a21      	ldr	r2, [pc, #132]	; (80069fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d022      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006984:	d01d      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a1d      	ldr	r2, [pc, #116]	; (8006a00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d018      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a1b      	ldr	r2, [pc, #108]	; (8006a04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d013      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a1a      	ldr	r2, [pc, #104]	; (8006a08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d00e      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a18      	ldr	r2, [pc, #96]	; (8006a0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d009      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a17      	ldr	r2, [pc, #92]	; (8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d004      	beq.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a15      	ldr	r2, [pc, #84]	; (8006a14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d10c      	bne.n	80069dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	40010000 	.word	0x40010000
 8006a00:	40000400 	.word	0x40000400
 8006a04:	40000800 	.word	0x40000800
 8006a08:	40000c00 	.word	0x40000c00
 8006a0c:	40010400 	.word	0x40010400
 8006a10:	40014000 	.word	0x40014000
 8006a14:	40001800 	.word	0x40001800

08006a18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e03f      	b.n	8006ad2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d106      	bne.n	8006a6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7fc fa36 	bl	8002ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2224      	movs	r2, #36	; 0x24
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68da      	ldr	r2, [r3, #12]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fc7b 	bl	8007380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	695a      	ldr	r2, [r3, #20]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006aa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ab8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2220      	movs	r2, #32
 8006acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b08a      	sub	sp, #40	; 0x28
 8006ade:	af02      	add	r7, sp, #8
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	603b      	str	r3, [r7, #0]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b20      	cmp	r3, #32
 8006af8:	d17c      	bne.n	8006bf4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d002      	beq.n	8006b06 <HAL_UART_Transmit+0x2c>
 8006b00:	88fb      	ldrh	r3, [r7, #6]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e075      	b.n	8006bf6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d101      	bne.n	8006b18 <HAL_UART_Transmit+0x3e>
 8006b14:	2302      	movs	r3, #2
 8006b16:	e06e      	b.n	8006bf6 <HAL_UART_Transmit+0x11c>
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2221      	movs	r2, #33	; 0x21
 8006b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b2e:	f7fc fd5f 	bl	80035f0 <HAL_GetTick>
 8006b32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	88fa      	ldrh	r2, [r7, #6]
 8006b38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	88fa      	ldrh	r2, [r7, #6]
 8006b3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b48:	d108      	bne.n	8006b5c <HAL_UART_Transmit+0x82>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d104      	bne.n	8006b5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006b52:	2300      	movs	r3, #0
 8006b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	e003      	b.n	8006b64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b60:	2300      	movs	r3, #0
 8006b62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006b6c:	e02a      	b.n	8006bc4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	2200      	movs	r2, #0
 8006b76:	2180      	movs	r1, #128	; 0x80
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fa3d 	bl	8006ff8 <UART_WaitOnFlagUntilTimeout>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d001      	beq.n	8006b88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006b84:	2303      	movs	r3, #3
 8006b86:	e036      	b.n	8006bf6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10b      	bne.n	8006ba6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	461a      	mov	r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	3302      	adds	r3, #2
 8006ba2:	61bb      	str	r3, [r7, #24]
 8006ba4:	e007      	b.n	8006bb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	781a      	ldrb	r2, [r3, #0]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1cf      	bne.n	8006b6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2140      	movs	r1, #64	; 0x40
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 fa0d 	bl	8006ff8 <UART_WaitOnFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d001      	beq.n	8006be8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006be4:	2303      	movs	r3, #3
 8006be6:	e006      	b.n	8006bf6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	e000      	b.n	8006bf6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006bf4:	2302      	movs	r3, #2
  }
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3720      	adds	r7, #32
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b084      	sub	sp, #16
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	60f8      	str	r0, [r7, #12]
 8006c06:	60b9      	str	r1, [r7, #8]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b20      	cmp	r3, #32
 8006c16:	d11d      	bne.n	8006c54 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_UART_Receive_IT+0x26>
 8006c1e:	88fb      	ldrh	r3, [r7, #6]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e016      	b.n	8006c56 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d101      	bne.n	8006c36 <HAL_UART_Receive_IT+0x38>
 8006c32:	2302      	movs	r3, #2
 8006c34:	e00f      	b.n	8006c56 <HAL_UART_Receive_IT+0x58>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2200      	movs	r2, #0
 8006c42:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006c44:	88fb      	ldrh	r3, [r7, #6]
 8006c46:	461a      	mov	r2, r3
 8006c48:	68b9      	ldr	r1, [r7, #8]
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f000 fa1e 	bl	800708c <UART_Start_Receive_IT>
 8006c50:	4603      	mov	r3, r0
 8006c52:	e000      	b.n	8006c56 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006c54:	2302      	movs	r3, #2
  }
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3710      	adds	r7, #16
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
	...

08006c60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b08a      	sub	sp, #40	; 0x28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10d      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	f003 0320 	and.w	r3, r3, #32
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d008      	beq.n	8006cb2 <HAL_UART_IRQHandler+0x52>
 8006ca0:	6a3b      	ldr	r3, [r7, #32]
 8006ca2:	f003 0320 	and.w	r3, r3, #32
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d003      	beq.n	8006cb2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 fad1 	bl	8007252 <UART_Receive_IT>
      return;
 8006cb0:	e17c      	b.n	8006fac <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 80b1 	beq.w	8006e1c <HAL_UART_IRQHandler+0x1bc>
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <HAL_UART_IRQHandler+0x70>
 8006cc4:	6a3b      	ldr	r3, [r7, #32]
 8006cc6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 80a6 	beq.w	8006e1c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x90>
 8006cda:	6a3b      	ldr	r3, [r7, #32]
 8006cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d005      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce8:	f043 0201 	orr.w	r2, r3, #1
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf2:	f003 0304 	and.w	r3, r3, #4
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00a      	beq.n	8006d10 <HAL_UART_IRQHandler+0xb0>
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d005      	beq.n	8006d10 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	f043 0202 	orr.w	r2, r3, #2
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <HAL_UART_IRQHandler+0xd0>
 8006d1a:	69fb      	ldr	r3, [r7, #28]
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d28:	f043 0204 	orr.w	r2, r3, #4
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d32:	f003 0308 	and.w	r3, r3, #8
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00f      	beq.n	8006d5a <HAL_UART_IRQHandler+0xfa>
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	f003 0320 	and.w	r3, r3, #32
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d104      	bne.n	8006d4e <HAL_UART_IRQHandler+0xee>
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d005      	beq.n	8006d5a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d52:	f043 0208 	orr.w	r2, r3, #8
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	f000 811f 	beq.w	8006fa2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	f003 0320 	and.w	r3, r3, #32
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <HAL_UART_IRQHandler+0x11e>
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	f003 0320 	and.w	r3, r3, #32
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d002      	beq.n	8006d7e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 fa6a 	bl	8007252 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d88:	2b40      	cmp	r3, #64	; 0x40
 8006d8a:	bf0c      	ite	eq
 8006d8c:	2301      	moveq	r3, #1
 8006d8e:	2300      	movne	r3, #0
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d98:	f003 0308 	and.w	r3, r3, #8
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d102      	bne.n	8006da6 <HAL_UART_IRQHandler+0x146>
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d031      	beq.n	8006e0a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f9aa 	bl	8007100 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db6:	2b40      	cmp	r3, #64	; 0x40
 8006db8:	d123      	bne.n	8006e02 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	695a      	ldr	r2, [r3, #20]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dc8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d013      	beq.n	8006dfa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd6:	4a77      	ldr	r2, [pc, #476]	; (8006fb4 <HAL_UART_IRQHandler+0x354>)
 8006dd8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7fc fe12 	bl	8003a08 <HAL_DMA_Abort_IT>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d016      	beq.n	8006e18 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006df4:	4610      	mov	r0, r2
 8006df6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006df8:	e00e      	b.n	8006e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f8e6 	bl	8006fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e00:	e00a      	b.n	8006e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f8e2 	bl	8006fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e08:	e006      	b.n	8006e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f8de 	bl	8006fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006e16:	e0c4      	b.n	8006fa2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e18:	bf00      	nop
    return;
 8006e1a:	e0c2      	b.n	8006fa2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	f040 80a2 	bne.w	8006f6a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	f003 0310 	and.w	r3, r3, #16
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 809c 	beq.w	8006f6a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006e32:	6a3b      	ldr	r3, [r7, #32]
 8006e34:	f003 0310 	and.w	r3, r3, #16
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 8096 	beq.w	8006f6a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60fb      	str	r3, [r7, #12]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e5e:	2b40      	cmp	r3, #64	; 0x40
 8006e60:	d14f      	bne.n	8006f02 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006e6c:	8a3b      	ldrh	r3, [r7, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f000 8099 	beq.w	8006fa6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e78:	8a3a      	ldrh	r2, [r7, #16]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	f080 8093 	bcs.w	8006fa6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	8a3a      	ldrh	r2, [r7, #16]
 8006e84:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8a:	69db      	ldr	r3, [r3, #28]
 8006e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e90:	d02b      	beq.n	8006eea <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68da      	ldr	r2, [r3, #12]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ea0:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	695a      	ldr	r2, [r3, #20]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f022 0201 	bic.w	r2, r2, #1
 8006eb0:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	695a      	ldr	r2, [r3, #20]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68da      	ldr	r2, [r3, #12]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0210 	bic.w	r2, r2, #16
 8006ede:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7fc fd1f 	bl	8003928 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	4619      	mov	r1, r3
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f870 	bl	8006fe0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006f00:	e051      	b.n	8006fa6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d047      	beq.n	8006faa <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8006f1a:	8a7b      	ldrh	r3, [r7, #18]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d044      	beq.n	8006faa <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68da      	ldr	r2, [r3, #12]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006f2e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	695a      	ldr	r2, [r3, #20]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f022 0201 	bic.w	r2, r2, #1
 8006f3e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2220      	movs	r2, #32
 8006f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68da      	ldr	r2, [r3, #12]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f022 0210 	bic.w	r2, r2, #16
 8006f5c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f5e:	8a7b      	ldrh	r3, [r7, #18]
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 f83c 	bl	8006fe0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006f68:	e01f      	b.n	8006faa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d008      	beq.n	8006f86 <HAL_UART_IRQHandler+0x326>
 8006f74:	6a3b      	ldr	r3, [r7, #32]
 8006f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f8ff 	bl	8007182 <UART_Transmit_IT>
    return;
 8006f84:	e012      	b.n	8006fac <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00d      	beq.n	8006fac <HAL_UART_IRQHandler+0x34c>
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d008      	beq.n	8006fac <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f941 	bl	8007222 <UART_EndTransmit_IT>
    return;
 8006fa0:	e004      	b.n	8006fac <HAL_UART_IRQHandler+0x34c>
    return;
 8006fa2:	bf00      	nop
 8006fa4:	e002      	b.n	8006fac <HAL_UART_IRQHandler+0x34c>
      return;
 8006fa6:	bf00      	nop
 8006fa8:	e000      	b.n	8006fac <HAL_UART_IRQHandler+0x34c>
      return;
 8006faa:	bf00      	nop
  }
}
 8006fac:	3728      	adds	r7, #40	; 0x28
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	0800715b 	.word	0x0800715b

08006fb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	4613      	mov	r3, r2
 8007006:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007008:	e02c      	b.n	8007064 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007010:	d028      	beq.n	8007064 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d007      	beq.n	8007028 <UART_WaitOnFlagUntilTimeout+0x30>
 8007018:	f7fc faea 	bl	80035f0 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	69ba      	ldr	r2, [r7, #24]
 8007024:	429a      	cmp	r2, r3
 8007026:	d21d      	bcs.n	8007064 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68da      	ldr	r2, [r3, #12]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007036:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	695a      	ldr	r2, [r3, #20]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 0201 	bic.w	r2, r2, #1
 8007046:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2220      	movs	r2, #32
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2220      	movs	r2, #32
 8007054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e00f      	b.n	8007084 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	4013      	ands	r3, r2
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	429a      	cmp	r2, r3
 8007072:	bf0c      	ite	eq
 8007074:	2301      	moveq	r3, #1
 8007076:	2300      	movne	r3, #0
 8007078:	b2db      	uxtb	r3, r3
 800707a:	461a      	mov	r2, r3
 800707c:	79fb      	ldrb	r3, [r7, #7]
 800707e:	429a      	cmp	r2, r3
 8007080:	d0c3      	beq.n	800700a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	4613      	mov	r3, r2
 8007098:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	68ba      	ldr	r2, [r7, #8]
 800709e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	88fa      	ldrh	r2, [r7, #6]
 80070a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	88fa      	ldrh	r2, [r7, #6]
 80070aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2200      	movs	r2, #0
 80070b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2222      	movs	r2, #34	; 0x22
 80070b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68da      	ldr	r2, [r3, #12]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	695a      	ldr	r2, [r3, #20]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0201 	orr.w	r2, r2, #1
 80070e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68da      	ldr	r2, [r3, #12]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f042 0220 	orr.w	r2, r2, #32
 80070f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68da      	ldr	r2, [r3, #12]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007116:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	695a      	ldr	r2, [r3, #20]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f022 0201 	bic.w	r2, r2, #1
 8007126:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712c:	2b01      	cmp	r3, #1
 800712e:	d107      	bne.n	8007140 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f022 0210 	bic.w	r2, r2, #16
 800713e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2220      	movs	r2, #32
 8007144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b084      	sub	sp, #16
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007166:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f7ff ff29 	bl	8006fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800717a:	bf00      	nop
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007182:	b480      	push	{r7}
 8007184:	b085      	sub	sp, #20
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b21      	cmp	r3, #33	; 0x21
 8007194:	d13e      	bne.n	8007214 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800719e:	d114      	bne.n	80071ca <UART_Transmit_IT+0x48>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	691b      	ldr	r3, [r3, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d110      	bne.n	80071ca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a1b      	ldr	r3, [r3, #32]
 80071ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	881b      	ldrh	r3, [r3, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a1b      	ldr	r3, [r3, #32]
 80071c2:	1c9a      	adds	r2, r3, #2
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	621a      	str	r2, [r3, #32]
 80071c8:	e008      	b.n	80071dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	1c59      	adds	r1, r3, #1
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	6211      	str	r1, [r2, #32]
 80071d4:	781a      	ldrb	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	4619      	mov	r1, r3
 80071ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10f      	bne.n	8007210 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68da      	ldr	r2, [r3, #12]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800720e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	e000      	b.n	8007216 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007214:	2302      	movs	r3, #2
  }
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b082      	sub	sp, #8
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007238:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2220      	movs	r2, #32
 800723e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f7ff feb8 	bl	8006fb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b22      	cmp	r3, #34	; 0x22
 8007264:	f040 8087 	bne.w	8007376 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007270:	d117      	bne.n	80072a2 <UART_Receive_IT+0x50>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d113      	bne.n	80072a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800727a:	2300      	movs	r3, #0
 800727c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	b29b      	uxth	r3, r3
 800728c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007290:	b29a      	uxth	r2, r3
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800729a:	1c9a      	adds	r2, r3, #2
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	629a      	str	r2, [r3, #40]	; 0x28
 80072a0:	e026      	b.n	80072f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80072a8:	2300      	movs	r3, #0
 80072aa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072b4:	d007      	beq.n	80072c6 <UART_Receive_IT+0x74>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10a      	bne.n	80072d4 <UART_Receive_IT+0x82>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d106      	bne.n	80072d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	701a      	strb	r2, [r3, #0]
 80072d2:	e008      	b.n	80072e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072e0:	b2da      	uxtb	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	4619      	mov	r1, r3
 80072fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007300:	2b00      	cmp	r3, #0
 8007302:	d136      	bne.n	8007372 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f022 0220 	bic.w	r2, r2, #32
 8007312:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68da      	ldr	r2, [r3, #12]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007322:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	695a      	ldr	r2, [r3, #20]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f022 0201 	bic.w	r2, r2, #1
 8007332:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2220      	movs	r2, #32
 8007338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007340:	2b01      	cmp	r3, #1
 8007342:	d10e      	bne.n	8007362 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68da      	ldr	r2, [r3, #12]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f022 0210 	bic.w	r2, r2, #16
 8007352:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007358:	4619      	mov	r1, r3
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff fe40 	bl	8006fe0 <HAL_UARTEx_RxEventCallback>
 8007360:	e002      	b.n	8007368 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fa faae 	bl	80018c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800736e:	2300      	movs	r3, #0
 8007370:	e002      	b.n	8007378 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	e000      	b.n	8007378 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007376:	2302      	movs	r3, #2
  }
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007384:	b09f      	sub	sp, #124	; 0x7c
 8007386:	af00      	add	r7, sp, #0
 8007388:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800738a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007396:	68d9      	ldr	r1, [r3, #12]
 8007398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	ea40 0301 	orr.w	r3, r0, r1
 80073a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80073a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073a4:	689a      	ldr	r2, [r3, #8]
 80073a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	431a      	orrs	r2, r3
 80073ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ae:	695b      	ldr	r3, [r3, #20]
 80073b0:	431a      	orrs	r2, r3
 80073b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80073ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80073c4:	f021 010c 	bic.w	r1, r1, #12
 80073c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073ce:	430b      	orrs	r3, r1
 80073d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80073dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073de:	6999      	ldr	r1, [r3, #24]
 80073e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	ea40 0301 	orr.w	r3, r0, r1
 80073e8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80073ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	4bc5      	ldr	r3, [pc, #788]	; (8007704 <UART_SetConfig+0x384>)
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d004      	beq.n	80073fe <UART_SetConfig+0x7e>
 80073f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	4bc3      	ldr	r3, [pc, #780]	; (8007708 <UART_SetConfig+0x388>)
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d103      	bne.n	8007406 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80073fe:	f7fd fb7b 	bl	8004af8 <HAL_RCC_GetPCLK2Freq>
 8007402:	6778      	str	r0, [r7, #116]	; 0x74
 8007404:	e002      	b.n	800740c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007406:	f7fd fb63 	bl	8004ad0 <HAL_RCC_GetPCLK1Freq>
 800740a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800740c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800740e:	69db      	ldr	r3, [r3, #28]
 8007410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007414:	f040 80b6 	bne.w	8007584 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007418:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800741a:	461c      	mov	r4, r3
 800741c:	f04f 0500 	mov.w	r5, #0
 8007420:	4622      	mov	r2, r4
 8007422:	462b      	mov	r3, r5
 8007424:	1891      	adds	r1, r2, r2
 8007426:	6439      	str	r1, [r7, #64]	; 0x40
 8007428:	415b      	adcs	r3, r3
 800742a:	647b      	str	r3, [r7, #68]	; 0x44
 800742c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007430:	1912      	adds	r2, r2, r4
 8007432:	eb45 0303 	adc.w	r3, r5, r3
 8007436:	f04f 0000 	mov.w	r0, #0
 800743a:	f04f 0100 	mov.w	r1, #0
 800743e:	00d9      	lsls	r1, r3, #3
 8007440:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007444:	00d0      	lsls	r0, r2, #3
 8007446:	4602      	mov	r2, r0
 8007448:	460b      	mov	r3, r1
 800744a:	1911      	adds	r1, r2, r4
 800744c:	6639      	str	r1, [r7, #96]	; 0x60
 800744e:	416b      	adcs	r3, r5
 8007450:	667b      	str	r3, [r7, #100]	; 0x64
 8007452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	461a      	mov	r2, r3
 8007458:	f04f 0300 	mov.w	r3, #0
 800745c:	1891      	adds	r1, r2, r2
 800745e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007460:	415b      	adcs	r3, r3
 8007462:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007464:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007468:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800746c:	f7f8 ff08 	bl	8000280 <__aeabi_uldivmod>
 8007470:	4602      	mov	r2, r0
 8007472:	460b      	mov	r3, r1
 8007474:	4ba5      	ldr	r3, [pc, #660]	; (800770c <UART_SetConfig+0x38c>)
 8007476:	fba3 2302 	umull	r2, r3, r3, r2
 800747a:	095b      	lsrs	r3, r3, #5
 800747c:	011e      	lsls	r6, r3, #4
 800747e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007480:	461c      	mov	r4, r3
 8007482:	f04f 0500 	mov.w	r5, #0
 8007486:	4622      	mov	r2, r4
 8007488:	462b      	mov	r3, r5
 800748a:	1891      	adds	r1, r2, r2
 800748c:	6339      	str	r1, [r7, #48]	; 0x30
 800748e:	415b      	adcs	r3, r3
 8007490:	637b      	str	r3, [r7, #52]	; 0x34
 8007492:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007496:	1912      	adds	r2, r2, r4
 8007498:	eb45 0303 	adc.w	r3, r5, r3
 800749c:	f04f 0000 	mov.w	r0, #0
 80074a0:	f04f 0100 	mov.w	r1, #0
 80074a4:	00d9      	lsls	r1, r3, #3
 80074a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074aa:	00d0      	lsls	r0, r2, #3
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	1911      	adds	r1, r2, r4
 80074b2:	65b9      	str	r1, [r7, #88]	; 0x58
 80074b4:	416b      	adcs	r3, r5
 80074b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	461a      	mov	r2, r3
 80074be:	f04f 0300 	mov.w	r3, #0
 80074c2:	1891      	adds	r1, r2, r2
 80074c4:	62b9      	str	r1, [r7, #40]	; 0x28
 80074c6:	415b      	adcs	r3, r3
 80074c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80074ce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80074d2:	f7f8 fed5 	bl	8000280 <__aeabi_uldivmod>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	4b8c      	ldr	r3, [pc, #560]	; (800770c <UART_SetConfig+0x38c>)
 80074dc:	fba3 1302 	umull	r1, r3, r3, r2
 80074e0:	095b      	lsrs	r3, r3, #5
 80074e2:	2164      	movs	r1, #100	; 0x64
 80074e4:	fb01 f303 	mul.w	r3, r1, r3
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	00db      	lsls	r3, r3, #3
 80074ec:	3332      	adds	r3, #50	; 0x32
 80074ee:	4a87      	ldr	r2, [pc, #540]	; (800770c <UART_SetConfig+0x38c>)
 80074f0:	fba2 2303 	umull	r2, r3, r2, r3
 80074f4:	095b      	lsrs	r3, r3, #5
 80074f6:	005b      	lsls	r3, r3, #1
 80074f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80074fc:	441e      	add	r6, r3
 80074fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007500:	4618      	mov	r0, r3
 8007502:	f04f 0100 	mov.w	r1, #0
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	1894      	adds	r4, r2, r2
 800750c:	623c      	str	r4, [r7, #32]
 800750e:	415b      	adcs	r3, r3
 8007510:	627b      	str	r3, [r7, #36]	; 0x24
 8007512:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007516:	1812      	adds	r2, r2, r0
 8007518:	eb41 0303 	adc.w	r3, r1, r3
 800751c:	f04f 0400 	mov.w	r4, #0
 8007520:	f04f 0500 	mov.w	r5, #0
 8007524:	00dd      	lsls	r5, r3, #3
 8007526:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800752a:	00d4      	lsls	r4, r2, #3
 800752c:	4622      	mov	r2, r4
 800752e:	462b      	mov	r3, r5
 8007530:	1814      	adds	r4, r2, r0
 8007532:	653c      	str	r4, [r7, #80]	; 0x50
 8007534:	414b      	adcs	r3, r1
 8007536:	657b      	str	r3, [r7, #84]	; 0x54
 8007538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	461a      	mov	r2, r3
 800753e:	f04f 0300 	mov.w	r3, #0
 8007542:	1891      	adds	r1, r2, r2
 8007544:	61b9      	str	r1, [r7, #24]
 8007546:	415b      	adcs	r3, r3
 8007548:	61fb      	str	r3, [r7, #28]
 800754a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800754e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007552:	f7f8 fe95 	bl	8000280 <__aeabi_uldivmod>
 8007556:	4602      	mov	r2, r0
 8007558:	460b      	mov	r3, r1
 800755a:	4b6c      	ldr	r3, [pc, #432]	; (800770c <UART_SetConfig+0x38c>)
 800755c:	fba3 1302 	umull	r1, r3, r3, r2
 8007560:	095b      	lsrs	r3, r3, #5
 8007562:	2164      	movs	r1, #100	; 0x64
 8007564:	fb01 f303 	mul.w	r3, r1, r3
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	00db      	lsls	r3, r3, #3
 800756c:	3332      	adds	r3, #50	; 0x32
 800756e:	4a67      	ldr	r2, [pc, #412]	; (800770c <UART_SetConfig+0x38c>)
 8007570:	fba2 2303 	umull	r2, r3, r2, r3
 8007574:	095b      	lsrs	r3, r3, #5
 8007576:	f003 0207 	and.w	r2, r3, #7
 800757a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4432      	add	r2, r6
 8007580:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007582:	e0b9      	b.n	80076f8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007584:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007586:	461c      	mov	r4, r3
 8007588:	f04f 0500 	mov.w	r5, #0
 800758c:	4622      	mov	r2, r4
 800758e:	462b      	mov	r3, r5
 8007590:	1891      	adds	r1, r2, r2
 8007592:	6139      	str	r1, [r7, #16]
 8007594:	415b      	adcs	r3, r3
 8007596:	617b      	str	r3, [r7, #20]
 8007598:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800759c:	1912      	adds	r2, r2, r4
 800759e:	eb45 0303 	adc.w	r3, r5, r3
 80075a2:	f04f 0000 	mov.w	r0, #0
 80075a6:	f04f 0100 	mov.w	r1, #0
 80075aa:	00d9      	lsls	r1, r3, #3
 80075ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80075b0:	00d0      	lsls	r0, r2, #3
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	eb12 0804 	adds.w	r8, r2, r4
 80075ba:	eb43 0905 	adc.w	r9, r3, r5
 80075be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f04f 0100 	mov.w	r1, #0
 80075c8:	f04f 0200 	mov.w	r2, #0
 80075cc:	f04f 0300 	mov.w	r3, #0
 80075d0:	008b      	lsls	r3, r1, #2
 80075d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80075d6:	0082      	lsls	r2, r0, #2
 80075d8:	4640      	mov	r0, r8
 80075da:	4649      	mov	r1, r9
 80075dc:	f7f8 fe50 	bl	8000280 <__aeabi_uldivmod>
 80075e0:	4602      	mov	r2, r0
 80075e2:	460b      	mov	r3, r1
 80075e4:	4b49      	ldr	r3, [pc, #292]	; (800770c <UART_SetConfig+0x38c>)
 80075e6:	fba3 2302 	umull	r2, r3, r3, r2
 80075ea:	095b      	lsrs	r3, r3, #5
 80075ec:	011e      	lsls	r6, r3, #4
 80075ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075f0:	4618      	mov	r0, r3
 80075f2:	f04f 0100 	mov.w	r1, #0
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	1894      	adds	r4, r2, r2
 80075fc:	60bc      	str	r4, [r7, #8]
 80075fe:	415b      	adcs	r3, r3
 8007600:	60fb      	str	r3, [r7, #12]
 8007602:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007606:	1812      	adds	r2, r2, r0
 8007608:	eb41 0303 	adc.w	r3, r1, r3
 800760c:	f04f 0400 	mov.w	r4, #0
 8007610:	f04f 0500 	mov.w	r5, #0
 8007614:	00dd      	lsls	r5, r3, #3
 8007616:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800761a:	00d4      	lsls	r4, r2, #3
 800761c:	4622      	mov	r2, r4
 800761e:	462b      	mov	r3, r5
 8007620:	1814      	adds	r4, r2, r0
 8007622:	64bc      	str	r4, [r7, #72]	; 0x48
 8007624:	414b      	adcs	r3, r1
 8007626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	4618      	mov	r0, r3
 800762e:	f04f 0100 	mov.w	r1, #0
 8007632:	f04f 0200 	mov.w	r2, #0
 8007636:	f04f 0300 	mov.w	r3, #0
 800763a:	008b      	lsls	r3, r1, #2
 800763c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007640:	0082      	lsls	r2, r0, #2
 8007642:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007646:	f7f8 fe1b 	bl	8000280 <__aeabi_uldivmod>
 800764a:	4602      	mov	r2, r0
 800764c:	460b      	mov	r3, r1
 800764e:	4b2f      	ldr	r3, [pc, #188]	; (800770c <UART_SetConfig+0x38c>)
 8007650:	fba3 1302 	umull	r1, r3, r3, r2
 8007654:	095b      	lsrs	r3, r3, #5
 8007656:	2164      	movs	r1, #100	; 0x64
 8007658:	fb01 f303 	mul.w	r3, r1, r3
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	011b      	lsls	r3, r3, #4
 8007660:	3332      	adds	r3, #50	; 0x32
 8007662:	4a2a      	ldr	r2, [pc, #168]	; (800770c <UART_SetConfig+0x38c>)
 8007664:	fba2 2303 	umull	r2, r3, r2, r3
 8007668:	095b      	lsrs	r3, r3, #5
 800766a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800766e:	441e      	add	r6, r3
 8007670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007672:	4618      	mov	r0, r3
 8007674:	f04f 0100 	mov.w	r1, #0
 8007678:	4602      	mov	r2, r0
 800767a:	460b      	mov	r3, r1
 800767c:	1894      	adds	r4, r2, r2
 800767e:	603c      	str	r4, [r7, #0]
 8007680:	415b      	adcs	r3, r3
 8007682:	607b      	str	r3, [r7, #4]
 8007684:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007688:	1812      	adds	r2, r2, r0
 800768a:	eb41 0303 	adc.w	r3, r1, r3
 800768e:	f04f 0400 	mov.w	r4, #0
 8007692:	f04f 0500 	mov.w	r5, #0
 8007696:	00dd      	lsls	r5, r3, #3
 8007698:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800769c:	00d4      	lsls	r4, r2, #3
 800769e:	4622      	mov	r2, r4
 80076a0:	462b      	mov	r3, r5
 80076a2:	eb12 0a00 	adds.w	sl, r2, r0
 80076a6:	eb43 0b01 	adc.w	fp, r3, r1
 80076aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f04f 0100 	mov.w	r1, #0
 80076b4:	f04f 0200 	mov.w	r2, #0
 80076b8:	f04f 0300 	mov.w	r3, #0
 80076bc:	008b      	lsls	r3, r1, #2
 80076be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80076c2:	0082      	lsls	r2, r0, #2
 80076c4:	4650      	mov	r0, sl
 80076c6:	4659      	mov	r1, fp
 80076c8:	f7f8 fdda 	bl	8000280 <__aeabi_uldivmod>
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	4b0e      	ldr	r3, [pc, #56]	; (800770c <UART_SetConfig+0x38c>)
 80076d2:	fba3 1302 	umull	r1, r3, r3, r2
 80076d6:	095b      	lsrs	r3, r3, #5
 80076d8:	2164      	movs	r1, #100	; 0x64
 80076da:	fb01 f303 	mul.w	r3, r1, r3
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	3332      	adds	r3, #50	; 0x32
 80076e4:	4a09      	ldr	r2, [pc, #36]	; (800770c <UART_SetConfig+0x38c>)
 80076e6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ea:	095b      	lsrs	r3, r3, #5
 80076ec:	f003 020f 	and.w	r2, r3, #15
 80076f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4432      	add	r2, r6
 80076f6:	609a      	str	r2, [r3, #8]
}
 80076f8:	bf00      	nop
 80076fa:	377c      	adds	r7, #124	; 0x7c
 80076fc:	46bd      	mov	sp, r7
 80076fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007702:	bf00      	nop
 8007704:	40011000 	.word	0x40011000
 8007708:	40011400 	.word	0x40011400
 800770c:	51eb851f 	.word	0x51eb851f

08007710 <__errno>:
 8007710:	4b01      	ldr	r3, [pc, #4]	; (8007718 <__errno+0x8>)
 8007712:	6818      	ldr	r0, [r3, #0]
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	20000044 	.word	0x20000044

0800771c <__libc_init_array>:
 800771c:	b570      	push	{r4, r5, r6, lr}
 800771e:	4d0d      	ldr	r5, [pc, #52]	; (8007754 <__libc_init_array+0x38>)
 8007720:	4c0d      	ldr	r4, [pc, #52]	; (8007758 <__libc_init_array+0x3c>)
 8007722:	1b64      	subs	r4, r4, r5
 8007724:	10a4      	asrs	r4, r4, #2
 8007726:	2600      	movs	r6, #0
 8007728:	42a6      	cmp	r6, r4
 800772a:	d109      	bne.n	8007740 <__libc_init_array+0x24>
 800772c:	4d0b      	ldr	r5, [pc, #44]	; (800775c <__libc_init_array+0x40>)
 800772e:	4c0c      	ldr	r4, [pc, #48]	; (8007760 <__libc_init_array+0x44>)
 8007730:	f001 f9c6 	bl	8008ac0 <_init>
 8007734:	1b64      	subs	r4, r4, r5
 8007736:	10a4      	asrs	r4, r4, #2
 8007738:	2600      	movs	r6, #0
 800773a:	42a6      	cmp	r6, r4
 800773c:	d105      	bne.n	800774a <__libc_init_array+0x2e>
 800773e:	bd70      	pop	{r4, r5, r6, pc}
 8007740:	f855 3b04 	ldr.w	r3, [r5], #4
 8007744:	4798      	blx	r3
 8007746:	3601      	adds	r6, #1
 8007748:	e7ee      	b.n	8007728 <__libc_init_array+0xc>
 800774a:	f855 3b04 	ldr.w	r3, [r5], #4
 800774e:	4798      	blx	r3
 8007750:	3601      	adds	r6, #1
 8007752:	e7f2      	b.n	800773a <__libc_init_array+0x1e>
 8007754:	08009120 	.word	0x08009120
 8007758:	08009120 	.word	0x08009120
 800775c:	08009120 	.word	0x08009120
 8007760:	08009124 	.word	0x08009124

08007764 <malloc>:
 8007764:	4b02      	ldr	r3, [pc, #8]	; (8007770 <malloc+0xc>)
 8007766:	4601      	mov	r1, r0
 8007768:	6818      	ldr	r0, [r3, #0]
 800776a:	f000 b869 	b.w	8007840 <_malloc_r>
 800776e:	bf00      	nop
 8007770:	20000044 	.word	0x20000044

08007774 <memcpy>:
 8007774:	440a      	add	r2, r1
 8007776:	4291      	cmp	r1, r2
 8007778:	f100 33ff 	add.w	r3, r0, #4294967295
 800777c:	d100      	bne.n	8007780 <memcpy+0xc>
 800777e:	4770      	bx	lr
 8007780:	b510      	push	{r4, lr}
 8007782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800778a:	4291      	cmp	r1, r2
 800778c:	d1f9      	bne.n	8007782 <memcpy+0xe>
 800778e:	bd10      	pop	{r4, pc}

08007790 <memset>:
 8007790:	4402      	add	r2, r0
 8007792:	4603      	mov	r3, r0
 8007794:	4293      	cmp	r3, r2
 8007796:	d100      	bne.n	800779a <memset+0xa>
 8007798:	4770      	bx	lr
 800779a:	f803 1b01 	strb.w	r1, [r3], #1
 800779e:	e7f9      	b.n	8007794 <memset+0x4>

080077a0 <_free_r>:
 80077a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077a2:	2900      	cmp	r1, #0
 80077a4:	d048      	beq.n	8007838 <_free_r+0x98>
 80077a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077aa:	9001      	str	r0, [sp, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f1a1 0404 	sub.w	r4, r1, #4
 80077b2:	bfb8      	it	lt
 80077b4:	18e4      	addlt	r4, r4, r3
 80077b6:	f000 fcb1 	bl	800811c <__malloc_lock>
 80077ba:	4a20      	ldr	r2, [pc, #128]	; (800783c <_free_r+0x9c>)
 80077bc:	9801      	ldr	r0, [sp, #4]
 80077be:	6813      	ldr	r3, [r2, #0]
 80077c0:	4615      	mov	r5, r2
 80077c2:	b933      	cbnz	r3, 80077d2 <_free_r+0x32>
 80077c4:	6063      	str	r3, [r4, #4]
 80077c6:	6014      	str	r4, [r2, #0]
 80077c8:	b003      	add	sp, #12
 80077ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077ce:	f000 bcab 	b.w	8008128 <__malloc_unlock>
 80077d2:	42a3      	cmp	r3, r4
 80077d4:	d90b      	bls.n	80077ee <_free_r+0x4e>
 80077d6:	6821      	ldr	r1, [r4, #0]
 80077d8:	1862      	adds	r2, r4, r1
 80077da:	4293      	cmp	r3, r2
 80077dc:	bf04      	itt	eq
 80077de:	681a      	ldreq	r2, [r3, #0]
 80077e0:	685b      	ldreq	r3, [r3, #4]
 80077e2:	6063      	str	r3, [r4, #4]
 80077e4:	bf04      	itt	eq
 80077e6:	1852      	addeq	r2, r2, r1
 80077e8:	6022      	streq	r2, [r4, #0]
 80077ea:	602c      	str	r4, [r5, #0]
 80077ec:	e7ec      	b.n	80077c8 <_free_r+0x28>
 80077ee:	461a      	mov	r2, r3
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	b10b      	cbz	r3, 80077f8 <_free_r+0x58>
 80077f4:	42a3      	cmp	r3, r4
 80077f6:	d9fa      	bls.n	80077ee <_free_r+0x4e>
 80077f8:	6811      	ldr	r1, [r2, #0]
 80077fa:	1855      	adds	r5, r2, r1
 80077fc:	42a5      	cmp	r5, r4
 80077fe:	d10b      	bne.n	8007818 <_free_r+0x78>
 8007800:	6824      	ldr	r4, [r4, #0]
 8007802:	4421      	add	r1, r4
 8007804:	1854      	adds	r4, r2, r1
 8007806:	42a3      	cmp	r3, r4
 8007808:	6011      	str	r1, [r2, #0]
 800780a:	d1dd      	bne.n	80077c8 <_free_r+0x28>
 800780c:	681c      	ldr	r4, [r3, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	6053      	str	r3, [r2, #4]
 8007812:	4421      	add	r1, r4
 8007814:	6011      	str	r1, [r2, #0]
 8007816:	e7d7      	b.n	80077c8 <_free_r+0x28>
 8007818:	d902      	bls.n	8007820 <_free_r+0x80>
 800781a:	230c      	movs	r3, #12
 800781c:	6003      	str	r3, [r0, #0]
 800781e:	e7d3      	b.n	80077c8 <_free_r+0x28>
 8007820:	6825      	ldr	r5, [r4, #0]
 8007822:	1961      	adds	r1, r4, r5
 8007824:	428b      	cmp	r3, r1
 8007826:	bf04      	itt	eq
 8007828:	6819      	ldreq	r1, [r3, #0]
 800782a:	685b      	ldreq	r3, [r3, #4]
 800782c:	6063      	str	r3, [r4, #4]
 800782e:	bf04      	itt	eq
 8007830:	1949      	addeq	r1, r1, r5
 8007832:	6021      	streq	r1, [r4, #0]
 8007834:	6054      	str	r4, [r2, #4]
 8007836:	e7c7      	b.n	80077c8 <_free_r+0x28>
 8007838:	b003      	add	sp, #12
 800783a:	bd30      	pop	{r4, r5, pc}
 800783c:	200000e4 	.word	0x200000e4

08007840 <_malloc_r>:
 8007840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007842:	1ccd      	adds	r5, r1, #3
 8007844:	f025 0503 	bic.w	r5, r5, #3
 8007848:	3508      	adds	r5, #8
 800784a:	2d0c      	cmp	r5, #12
 800784c:	bf38      	it	cc
 800784e:	250c      	movcc	r5, #12
 8007850:	2d00      	cmp	r5, #0
 8007852:	4606      	mov	r6, r0
 8007854:	db01      	blt.n	800785a <_malloc_r+0x1a>
 8007856:	42a9      	cmp	r1, r5
 8007858:	d903      	bls.n	8007862 <_malloc_r+0x22>
 800785a:	230c      	movs	r3, #12
 800785c:	6033      	str	r3, [r6, #0]
 800785e:	2000      	movs	r0, #0
 8007860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007862:	f000 fc5b 	bl	800811c <__malloc_lock>
 8007866:	4921      	ldr	r1, [pc, #132]	; (80078ec <_malloc_r+0xac>)
 8007868:	680a      	ldr	r2, [r1, #0]
 800786a:	4614      	mov	r4, r2
 800786c:	b99c      	cbnz	r4, 8007896 <_malloc_r+0x56>
 800786e:	4f20      	ldr	r7, [pc, #128]	; (80078f0 <_malloc_r+0xb0>)
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	b923      	cbnz	r3, 800787e <_malloc_r+0x3e>
 8007874:	4621      	mov	r1, r4
 8007876:	4630      	mov	r0, r6
 8007878:	f000 f8ca 	bl	8007a10 <_sbrk_r>
 800787c:	6038      	str	r0, [r7, #0]
 800787e:	4629      	mov	r1, r5
 8007880:	4630      	mov	r0, r6
 8007882:	f000 f8c5 	bl	8007a10 <_sbrk_r>
 8007886:	1c43      	adds	r3, r0, #1
 8007888:	d123      	bne.n	80078d2 <_malloc_r+0x92>
 800788a:	230c      	movs	r3, #12
 800788c:	6033      	str	r3, [r6, #0]
 800788e:	4630      	mov	r0, r6
 8007890:	f000 fc4a 	bl	8008128 <__malloc_unlock>
 8007894:	e7e3      	b.n	800785e <_malloc_r+0x1e>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	1b5b      	subs	r3, r3, r5
 800789a:	d417      	bmi.n	80078cc <_malloc_r+0x8c>
 800789c:	2b0b      	cmp	r3, #11
 800789e:	d903      	bls.n	80078a8 <_malloc_r+0x68>
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	441c      	add	r4, r3
 80078a4:	6025      	str	r5, [r4, #0]
 80078a6:	e004      	b.n	80078b2 <_malloc_r+0x72>
 80078a8:	6863      	ldr	r3, [r4, #4]
 80078aa:	42a2      	cmp	r2, r4
 80078ac:	bf0c      	ite	eq
 80078ae:	600b      	streq	r3, [r1, #0]
 80078b0:	6053      	strne	r3, [r2, #4]
 80078b2:	4630      	mov	r0, r6
 80078b4:	f000 fc38 	bl	8008128 <__malloc_unlock>
 80078b8:	f104 000b 	add.w	r0, r4, #11
 80078bc:	1d23      	adds	r3, r4, #4
 80078be:	f020 0007 	bic.w	r0, r0, #7
 80078c2:	1ac2      	subs	r2, r0, r3
 80078c4:	d0cc      	beq.n	8007860 <_malloc_r+0x20>
 80078c6:	1a1b      	subs	r3, r3, r0
 80078c8:	50a3      	str	r3, [r4, r2]
 80078ca:	e7c9      	b.n	8007860 <_malloc_r+0x20>
 80078cc:	4622      	mov	r2, r4
 80078ce:	6864      	ldr	r4, [r4, #4]
 80078d0:	e7cc      	b.n	800786c <_malloc_r+0x2c>
 80078d2:	1cc4      	adds	r4, r0, #3
 80078d4:	f024 0403 	bic.w	r4, r4, #3
 80078d8:	42a0      	cmp	r0, r4
 80078da:	d0e3      	beq.n	80078a4 <_malloc_r+0x64>
 80078dc:	1a21      	subs	r1, r4, r0
 80078de:	4630      	mov	r0, r6
 80078e0:	f000 f896 	bl	8007a10 <_sbrk_r>
 80078e4:	3001      	adds	r0, #1
 80078e6:	d1dd      	bne.n	80078a4 <_malloc_r+0x64>
 80078e8:	e7cf      	b.n	800788a <_malloc_r+0x4a>
 80078ea:	bf00      	nop
 80078ec:	200000e4 	.word	0x200000e4
 80078f0:	200000e8 	.word	0x200000e8

080078f4 <iprintf>:
 80078f4:	b40f      	push	{r0, r1, r2, r3}
 80078f6:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <iprintf+0x2c>)
 80078f8:	b513      	push	{r0, r1, r4, lr}
 80078fa:	681c      	ldr	r4, [r3, #0]
 80078fc:	b124      	cbz	r4, 8007908 <iprintf+0x14>
 80078fe:	69a3      	ldr	r3, [r4, #24]
 8007900:	b913      	cbnz	r3, 8007908 <iprintf+0x14>
 8007902:	4620      	mov	r0, r4
 8007904:	f000 faf4 	bl	8007ef0 <__sinit>
 8007908:	ab05      	add	r3, sp, #20
 800790a:	9a04      	ldr	r2, [sp, #16]
 800790c:	68a1      	ldr	r1, [r4, #8]
 800790e:	9301      	str	r3, [sp, #4]
 8007910:	4620      	mov	r0, r4
 8007912:	f000 fd95 	bl	8008440 <_vfiprintf_r>
 8007916:	b002      	add	sp, #8
 8007918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800791c:	b004      	add	sp, #16
 800791e:	4770      	bx	lr
 8007920:	20000044 	.word	0x20000044

08007924 <_puts_r>:
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	460e      	mov	r6, r1
 8007928:	4605      	mov	r5, r0
 800792a:	b118      	cbz	r0, 8007934 <_puts_r+0x10>
 800792c:	6983      	ldr	r3, [r0, #24]
 800792e:	b90b      	cbnz	r3, 8007934 <_puts_r+0x10>
 8007930:	f000 fade 	bl	8007ef0 <__sinit>
 8007934:	69ab      	ldr	r3, [r5, #24]
 8007936:	68ac      	ldr	r4, [r5, #8]
 8007938:	b913      	cbnz	r3, 8007940 <_puts_r+0x1c>
 800793a:	4628      	mov	r0, r5
 800793c:	f000 fad8 	bl	8007ef0 <__sinit>
 8007940:	4b2c      	ldr	r3, [pc, #176]	; (80079f4 <_puts_r+0xd0>)
 8007942:	429c      	cmp	r4, r3
 8007944:	d120      	bne.n	8007988 <_puts_r+0x64>
 8007946:	686c      	ldr	r4, [r5, #4]
 8007948:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800794a:	07db      	lsls	r3, r3, #31
 800794c:	d405      	bmi.n	800795a <_puts_r+0x36>
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	0598      	lsls	r0, r3, #22
 8007952:	d402      	bmi.n	800795a <_puts_r+0x36>
 8007954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007956:	f000 fb69 	bl	800802c <__retarget_lock_acquire_recursive>
 800795a:	89a3      	ldrh	r3, [r4, #12]
 800795c:	0719      	lsls	r1, r3, #28
 800795e:	d51d      	bpl.n	800799c <_puts_r+0x78>
 8007960:	6923      	ldr	r3, [r4, #16]
 8007962:	b1db      	cbz	r3, 800799c <_puts_r+0x78>
 8007964:	3e01      	subs	r6, #1
 8007966:	68a3      	ldr	r3, [r4, #8]
 8007968:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800796c:	3b01      	subs	r3, #1
 800796e:	60a3      	str	r3, [r4, #8]
 8007970:	bb39      	cbnz	r1, 80079c2 <_puts_r+0x9e>
 8007972:	2b00      	cmp	r3, #0
 8007974:	da38      	bge.n	80079e8 <_puts_r+0xc4>
 8007976:	4622      	mov	r2, r4
 8007978:	210a      	movs	r1, #10
 800797a:	4628      	mov	r0, r5
 800797c:	f000 f8bc 	bl	8007af8 <__swbuf_r>
 8007980:	3001      	adds	r0, #1
 8007982:	d011      	beq.n	80079a8 <_puts_r+0x84>
 8007984:	250a      	movs	r5, #10
 8007986:	e011      	b.n	80079ac <_puts_r+0x88>
 8007988:	4b1b      	ldr	r3, [pc, #108]	; (80079f8 <_puts_r+0xd4>)
 800798a:	429c      	cmp	r4, r3
 800798c:	d101      	bne.n	8007992 <_puts_r+0x6e>
 800798e:	68ac      	ldr	r4, [r5, #8]
 8007990:	e7da      	b.n	8007948 <_puts_r+0x24>
 8007992:	4b1a      	ldr	r3, [pc, #104]	; (80079fc <_puts_r+0xd8>)
 8007994:	429c      	cmp	r4, r3
 8007996:	bf08      	it	eq
 8007998:	68ec      	ldreq	r4, [r5, #12]
 800799a:	e7d5      	b.n	8007948 <_puts_r+0x24>
 800799c:	4621      	mov	r1, r4
 800799e:	4628      	mov	r0, r5
 80079a0:	f000 f90e 	bl	8007bc0 <__swsetup_r>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	d0dd      	beq.n	8007964 <_puts_r+0x40>
 80079a8:	f04f 35ff 	mov.w	r5, #4294967295
 80079ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079ae:	07da      	lsls	r2, r3, #31
 80079b0:	d405      	bmi.n	80079be <_puts_r+0x9a>
 80079b2:	89a3      	ldrh	r3, [r4, #12]
 80079b4:	059b      	lsls	r3, r3, #22
 80079b6:	d402      	bmi.n	80079be <_puts_r+0x9a>
 80079b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079ba:	f000 fb38 	bl	800802e <__retarget_lock_release_recursive>
 80079be:	4628      	mov	r0, r5
 80079c0:	bd70      	pop	{r4, r5, r6, pc}
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	da04      	bge.n	80079d0 <_puts_r+0xac>
 80079c6:	69a2      	ldr	r2, [r4, #24]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	dc06      	bgt.n	80079da <_puts_r+0xb6>
 80079cc:	290a      	cmp	r1, #10
 80079ce:	d004      	beq.n	80079da <_puts_r+0xb6>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	1c5a      	adds	r2, r3, #1
 80079d4:	6022      	str	r2, [r4, #0]
 80079d6:	7019      	strb	r1, [r3, #0]
 80079d8:	e7c5      	b.n	8007966 <_puts_r+0x42>
 80079da:	4622      	mov	r2, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f000 f88b 	bl	8007af8 <__swbuf_r>
 80079e2:	3001      	adds	r0, #1
 80079e4:	d1bf      	bne.n	8007966 <_puts_r+0x42>
 80079e6:	e7df      	b.n	80079a8 <_puts_r+0x84>
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	250a      	movs	r5, #10
 80079ec:	1c5a      	adds	r2, r3, #1
 80079ee:	6022      	str	r2, [r4, #0]
 80079f0:	701d      	strb	r5, [r3, #0]
 80079f2:	e7db      	b.n	80079ac <_puts_r+0x88>
 80079f4:	080090a4 	.word	0x080090a4
 80079f8:	080090c4 	.word	0x080090c4
 80079fc:	08009084 	.word	0x08009084

08007a00 <puts>:
 8007a00:	4b02      	ldr	r3, [pc, #8]	; (8007a0c <puts+0xc>)
 8007a02:	4601      	mov	r1, r0
 8007a04:	6818      	ldr	r0, [r3, #0]
 8007a06:	f7ff bf8d 	b.w	8007924 <_puts_r>
 8007a0a:	bf00      	nop
 8007a0c:	20000044 	.word	0x20000044

08007a10 <_sbrk_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4d06      	ldr	r5, [pc, #24]	; (8007a2c <_sbrk_r+0x1c>)
 8007a14:	2300      	movs	r3, #0
 8007a16:	4604      	mov	r4, r0
 8007a18:	4608      	mov	r0, r1
 8007a1a:	602b      	str	r3, [r5, #0]
 8007a1c:	f7fb fd40 	bl	80034a0 <_sbrk>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d102      	bne.n	8007a2a <_sbrk_r+0x1a>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b103      	cbz	r3, 8007a2a <_sbrk_r+0x1a>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd38      	pop	{r3, r4, r5, pc}
 8007a2c:	200005d4 	.word	0x200005d4

08007a30 <siprintf>:
 8007a30:	b40e      	push	{r1, r2, r3}
 8007a32:	b500      	push	{lr}
 8007a34:	b09c      	sub	sp, #112	; 0x70
 8007a36:	ab1d      	add	r3, sp, #116	; 0x74
 8007a38:	9002      	str	r0, [sp, #8]
 8007a3a:	9006      	str	r0, [sp, #24]
 8007a3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a40:	4809      	ldr	r0, [pc, #36]	; (8007a68 <siprintf+0x38>)
 8007a42:	9107      	str	r1, [sp, #28]
 8007a44:	9104      	str	r1, [sp, #16]
 8007a46:	4909      	ldr	r1, [pc, #36]	; (8007a6c <siprintf+0x3c>)
 8007a48:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a4c:	9105      	str	r1, [sp, #20]
 8007a4e:	6800      	ldr	r0, [r0, #0]
 8007a50:	9301      	str	r3, [sp, #4]
 8007a52:	a902      	add	r1, sp, #8
 8007a54:	f000 fbca 	bl	80081ec <_svfiprintf_r>
 8007a58:	9b02      	ldr	r3, [sp, #8]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	701a      	strb	r2, [r3, #0]
 8007a5e:	b01c      	add	sp, #112	; 0x70
 8007a60:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a64:	b003      	add	sp, #12
 8007a66:	4770      	bx	lr
 8007a68:	20000044 	.word	0x20000044
 8007a6c:	ffff0208 	.word	0xffff0208

08007a70 <__sread>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	460c      	mov	r4, r1
 8007a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a78:	f000 ffa6 	bl	80089c8 <_read_r>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	bfab      	itete	ge
 8007a80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a82:	89a3      	ldrhlt	r3, [r4, #12]
 8007a84:	181b      	addge	r3, r3, r0
 8007a86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a8a:	bfac      	ite	ge
 8007a8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a8e:	81a3      	strhlt	r3, [r4, #12]
 8007a90:	bd10      	pop	{r4, pc}

08007a92 <__swrite>:
 8007a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a96:	461f      	mov	r7, r3
 8007a98:	898b      	ldrh	r3, [r1, #12]
 8007a9a:	05db      	lsls	r3, r3, #23
 8007a9c:	4605      	mov	r5, r0
 8007a9e:	460c      	mov	r4, r1
 8007aa0:	4616      	mov	r6, r2
 8007aa2:	d505      	bpl.n	8007ab0 <__swrite+0x1e>
 8007aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aa8:	2302      	movs	r3, #2
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f000 fac0 	bl	8008030 <_lseek_r>
 8007ab0:	89a3      	ldrh	r3, [r4, #12]
 8007ab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ab6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aba:	81a3      	strh	r3, [r4, #12]
 8007abc:	4632      	mov	r2, r6
 8007abe:	463b      	mov	r3, r7
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ac6:	f000 b869 	b.w	8007b9c <_write_r>

08007aca <__sseek>:
 8007aca:	b510      	push	{r4, lr}
 8007acc:	460c      	mov	r4, r1
 8007ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ad2:	f000 faad 	bl	8008030 <_lseek_r>
 8007ad6:	1c43      	adds	r3, r0, #1
 8007ad8:	89a3      	ldrh	r3, [r4, #12]
 8007ada:	bf15      	itete	ne
 8007adc:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ade:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ae2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ae6:	81a3      	strheq	r3, [r4, #12]
 8007ae8:	bf18      	it	ne
 8007aea:	81a3      	strhne	r3, [r4, #12]
 8007aec:	bd10      	pop	{r4, pc}

08007aee <__sclose>:
 8007aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af2:	f000 b8d3 	b.w	8007c9c <_close_r>
	...

08007af8 <__swbuf_r>:
 8007af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007afa:	460e      	mov	r6, r1
 8007afc:	4614      	mov	r4, r2
 8007afe:	4605      	mov	r5, r0
 8007b00:	b118      	cbz	r0, 8007b0a <__swbuf_r+0x12>
 8007b02:	6983      	ldr	r3, [r0, #24]
 8007b04:	b90b      	cbnz	r3, 8007b0a <__swbuf_r+0x12>
 8007b06:	f000 f9f3 	bl	8007ef0 <__sinit>
 8007b0a:	4b21      	ldr	r3, [pc, #132]	; (8007b90 <__swbuf_r+0x98>)
 8007b0c:	429c      	cmp	r4, r3
 8007b0e:	d12b      	bne.n	8007b68 <__swbuf_r+0x70>
 8007b10:	686c      	ldr	r4, [r5, #4]
 8007b12:	69a3      	ldr	r3, [r4, #24]
 8007b14:	60a3      	str	r3, [r4, #8]
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	071a      	lsls	r2, r3, #28
 8007b1a:	d52f      	bpl.n	8007b7c <__swbuf_r+0x84>
 8007b1c:	6923      	ldr	r3, [r4, #16]
 8007b1e:	b36b      	cbz	r3, 8007b7c <__swbuf_r+0x84>
 8007b20:	6923      	ldr	r3, [r4, #16]
 8007b22:	6820      	ldr	r0, [r4, #0]
 8007b24:	1ac0      	subs	r0, r0, r3
 8007b26:	6963      	ldr	r3, [r4, #20]
 8007b28:	b2f6      	uxtb	r6, r6
 8007b2a:	4283      	cmp	r3, r0
 8007b2c:	4637      	mov	r7, r6
 8007b2e:	dc04      	bgt.n	8007b3a <__swbuf_r+0x42>
 8007b30:	4621      	mov	r1, r4
 8007b32:	4628      	mov	r0, r5
 8007b34:	f000 f948 	bl	8007dc8 <_fflush_r>
 8007b38:	bb30      	cbnz	r0, 8007b88 <__swbuf_r+0x90>
 8007b3a:	68a3      	ldr	r3, [r4, #8]
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	60a3      	str	r3, [r4, #8]
 8007b40:	6823      	ldr	r3, [r4, #0]
 8007b42:	1c5a      	adds	r2, r3, #1
 8007b44:	6022      	str	r2, [r4, #0]
 8007b46:	701e      	strb	r6, [r3, #0]
 8007b48:	6963      	ldr	r3, [r4, #20]
 8007b4a:	3001      	adds	r0, #1
 8007b4c:	4283      	cmp	r3, r0
 8007b4e:	d004      	beq.n	8007b5a <__swbuf_r+0x62>
 8007b50:	89a3      	ldrh	r3, [r4, #12]
 8007b52:	07db      	lsls	r3, r3, #31
 8007b54:	d506      	bpl.n	8007b64 <__swbuf_r+0x6c>
 8007b56:	2e0a      	cmp	r6, #10
 8007b58:	d104      	bne.n	8007b64 <__swbuf_r+0x6c>
 8007b5a:	4621      	mov	r1, r4
 8007b5c:	4628      	mov	r0, r5
 8007b5e:	f000 f933 	bl	8007dc8 <_fflush_r>
 8007b62:	b988      	cbnz	r0, 8007b88 <__swbuf_r+0x90>
 8007b64:	4638      	mov	r0, r7
 8007b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b68:	4b0a      	ldr	r3, [pc, #40]	; (8007b94 <__swbuf_r+0x9c>)
 8007b6a:	429c      	cmp	r4, r3
 8007b6c:	d101      	bne.n	8007b72 <__swbuf_r+0x7a>
 8007b6e:	68ac      	ldr	r4, [r5, #8]
 8007b70:	e7cf      	b.n	8007b12 <__swbuf_r+0x1a>
 8007b72:	4b09      	ldr	r3, [pc, #36]	; (8007b98 <__swbuf_r+0xa0>)
 8007b74:	429c      	cmp	r4, r3
 8007b76:	bf08      	it	eq
 8007b78:	68ec      	ldreq	r4, [r5, #12]
 8007b7a:	e7ca      	b.n	8007b12 <__swbuf_r+0x1a>
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	4628      	mov	r0, r5
 8007b80:	f000 f81e 	bl	8007bc0 <__swsetup_r>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	d0cb      	beq.n	8007b20 <__swbuf_r+0x28>
 8007b88:	f04f 37ff 	mov.w	r7, #4294967295
 8007b8c:	e7ea      	b.n	8007b64 <__swbuf_r+0x6c>
 8007b8e:	bf00      	nop
 8007b90:	080090a4 	.word	0x080090a4
 8007b94:	080090c4 	.word	0x080090c4
 8007b98:	08009084 	.word	0x08009084

08007b9c <_write_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4d07      	ldr	r5, [pc, #28]	; (8007bbc <_write_r+0x20>)
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	4608      	mov	r0, r1
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	602a      	str	r2, [r5, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	f7f9 ffb0 	bl	8001b10 <_write>
 8007bb0:	1c43      	adds	r3, r0, #1
 8007bb2:	d102      	bne.n	8007bba <_write_r+0x1e>
 8007bb4:	682b      	ldr	r3, [r5, #0]
 8007bb6:	b103      	cbz	r3, 8007bba <_write_r+0x1e>
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
 8007bbc:	200005d4 	.word	0x200005d4

08007bc0 <__swsetup_r>:
 8007bc0:	4b32      	ldr	r3, [pc, #200]	; (8007c8c <__swsetup_r+0xcc>)
 8007bc2:	b570      	push	{r4, r5, r6, lr}
 8007bc4:	681d      	ldr	r5, [r3, #0]
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460c      	mov	r4, r1
 8007bca:	b125      	cbz	r5, 8007bd6 <__swsetup_r+0x16>
 8007bcc:	69ab      	ldr	r3, [r5, #24]
 8007bce:	b913      	cbnz	r3, 8007bd6 <__swsetup_r+0x16>
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f000 f98d 	bl	8007ef0 <__sinit>
 8007bd6:	4b2e      	ldr	r3, [pc, #184]	; (8007c90 <__swsetup_r+0xd0>)
 8007bd8:	429c      	cmp	r4, r3
 8007bda:	d10f      	bne.n	8007bfc <__swsetup_r+0x3c>
 8007bdc:	686c      	ldr	r4, [r5, #4]
 8007bde:	89a3      	ldrh	r3, [r4, #12]
 8007be0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007be4:	0719      	lsls	r1, r3, #28
 8007be6:	d42c      	bmi.n	8007c42 <__swsetup_r+0x82>
 8007be8:	06dd      	lsls	r5, r3, #27
 8007bea:	d411      	bmi.n	8007c10 <__swsetup_r+0x50>
 8007bec:	2309      	movs	r3, #9
 8007bee:	6033      	str	r3, [r6, #0]
 8007bf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007bf4:	81a3      	strh	r3, [r4, #12]
 8007bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfa:	e03e      	b.n	8007c7a <__swsetup_r+0xba>
 8007bfc:	4b25      	ldr	r3, [pc, #148]	; (8007c94 <__swsetup_r+0xd4>)
 8007bfe:	429c      	cmp	r4, r3
 8007c00:	d101      	bne.n	8007c06 <__swsetup_r+0x46>
 8007c02:	68ac      	ldr	r4, [r5, #8]
 8007c04:	e7eb      	b.n	8007bde <__swsetup_r+0x1e>
 8007c06:	4b24      	ldr	r3, [pc, #144]	; (8007c98 <__swsetup_r+0xd8>)
 8007c08:	429c      	cmp	r4, r3
 8007c0a:	bf08      	it	eq
 8007c0c:	68ec      	ldreq	r4, [r5, #12]
 8007c0e:	e7e6      	b.n	8007bde <__swsetup_r+0x1e>
 8007c10:	0758      	lsls	r0, r3, #29
 8007c12:	d512      	bpl.n	8007c3a <__swsetup_r+0x7a>
 8007c14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c16:	b141      	cbz	r1, 8007c2a <__swsetup_r+0x6a>
 8007c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c1c:	4299      	cmp	r1, r3
 8007c1e:	d002      	beq.n	8007c26 <__swsetup_r+0x66>
 8007c20:	4630      	mov	r0, r6
 8007c22:	f7ff fdbd 	bl	80077a0 <_free_r>
 8007c26:	2300      	movs	r3, #0
 8007c28:	6363      	str	r3, [r4, #52]	; 0x34
 8007c2a:	89a3      	ldrh	r3, [r4, #12]
 8007c2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c30:	81a3      	strh	r3, [r4, #12]
 8007c32:	2300      	movs	r3, #0
 8007c34:	6063      	str	r3, [r4, #4]
 8007c36:	6923      	ldr	r3, [r4, #16]
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	f043 0308 	orr.w	r3, r3, #8
 8007c40:	81a3      	strh	r3, [r4, #12]
 8007c42:	6923      	ldr	r3, [r4, #16]
 8007c44:	b94b      	cbnz	r3, 8007c5a <__swsetup_r+0x9a>
 8007c46:	89a3      	ldrh	r3, [r4, #12]
 8007c48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c50:	d003      	beq.n	8007c5a <__swsetup_r+0x9a>
 8007c52:	4621      	mov	r1, r4
 8007c54:	4630      	mov	r0, r6
 8007c56:	f000 fa21 	bl	800809c <__smakebuf_r>
 8007c5a:	89a0      	ldrh	r0, [r4, #12]
 8007c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c60:	f010 0301 	ands.w	r3, r0, #1
 8007c64:	d00a      	beq.n	8007c7c <__swsetup_r+0xbc>
 8007c66:	2300      	movs	r3, #0
 8007c68:	60a3      	str	r3, [r4, #8]
 8007c6a:	6963      	ldr	r3, [r4, #20]
 8007c6c:	425b      	negs	r3, r3
 8007c6e:	61a3      	str	r3, [r4, #24]
 8007c70:	6923      	ldr	r3, [r4, #16]
 8007c72:	b943      	cbnz	r3, 8007c86 <__swsetup_r+0xc6>
 8007c74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c78:	d1ba      	bne.n	8007bf0 <__swsetup_r+0x30>
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
 8007c7c:	0781      	lsls	r1, r0, #30
 8007c7e:	bf58      	it	pl
 8007c80:	6963      	ldrpl	r3, [r4, #20]
 8007c82:	60a3      	str	r3, [r4, #8]
 8007c84:	e7f4      	b.n	8007c70 <__swsetup_r+0xb0>
 8007c86:	2000      	movs	r0, #0
 8007c88:	e7f7      	b.n	8007c7a <__swsetup_r+0xba>
 8007c8a:	bf00      	nop
 8007c8c:	20000044 	.word	0x20000044
 8007c90:	080090a4 	.word	0x080090a4
 8007c94:	080090c4 	.word	0x080090c4
 8007c98:	08009084 	.word	0x08009084

08007c9c <_close_r>:
 8007c9c:	b538      	push	{r3, r4, r5, lr}
 8007c9e:	4d06      	ldr	r5, [pc, #24]	; (8007cb8 <_close_r+0x1c>)
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	4604      	mov	r4, r0
 8007ca4:	4608      	mov	r0, r1
 8007ca6:	602b      	str	r3, [r5, #0]
 8007ca8:	f7fb fbc5 	bl	8003436 <_close>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d102      	bne.n	8007cb6 <_close_r+0x1a>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	b103      	cbz	r3, 8007cb6 <_close_r+0x1a>
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	bd38      	pop	{r3, r4, r5, pc}
 8007cb8:	200005d4 	.word	0x200005d4

08007cbc <__sflush_r>:
 8007cbc:	898a      	ldrh	r2, [r1, #12]
 8007cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	0710      	lsls	r0, r2, #28
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	d458      	bmi.n	8007d7c <__sflush_r+0xc0>
 8007cca:	684b      	ldr	r3, [r1, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dc05      	bgt.n	8007cdc <__sflush_r+0x20>
 8007cd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	dc02      	bgt.n	8007cdc <__sflush_r+0x20>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cde:	2e00      	cmp	r6, #0
 8007ce0:	d0f9      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ce8:	682f      	ldr	r7, [r5, #0]
 8007cea:	602b      	str	r3, [r5, #0]
 8007cec:	d032      	beq.n	8007d54 <__sflush_r+0x98>
 8007cee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007cf0:	89a3      	ldrh	r3, [r4, #12]
 8007cf2:	075a      	lsls	r2, r3, #29
 8007cf4:	d505      	bpl.n	8007d02 <__sflush_r+0x46>
 8007cf6:	6863      	ldr	r3, [r4, #4]
 8007cf8:	1ac0      	subs	r0, r0, r3
 8007cfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cfc:	b10b      	cbz	r3, 8007d02 <__sflush_r+0x46>
 8007cfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d00:	1ac0      	subs	r0, r0, r3
 8007d02:	2300      	movs	r3, #0
 8007d04:	4602      	mov	r2, r0
 8007d06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d08:	6a21      	ldr	r1, [r4, #32]
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b0      	blx	r6
 8007d0e:	1c43      	adds	r3, r0, #1
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	d106      	bne.n	8007d22 <__sflush_r+0x66>
 8007d14:	6829      	ldr	r1, [r5, #0]
 8007d16:	291d      	cmp	r1, #29
 8007d18:	d82c      	bhi.n	8007d74 <__sflush_r+0xb8>
 8007d1a:	4a2a      	ldr	r2, [pc, #168]	; (8007dc4 <__sflush_r+0x108>)
 8007d1c:	40ca      	lsrs	r2, r1
 8007d1e:	07d6      	lsls	r6, r2, #31
 8007d20:	d528      	bpl.n	8007d74 <__sflush_r+0xb8>
 8007d22:	2200      	movs	r2, #0
 8007d24:	6062      	str	r2, [r4, #4]
 8007d26:	04d9      	lsls	r1, r3, #19
 8007d28:	6922      	ldr	r2, [r4, #16]
 8007d2a:	6022      	str	r2, [r4, #0]
 8007d2c:	d504      	bpl.n	8007d38 <__sflush_r+0x7c>
 8007d2e:	1c42      	adds	r2, r0, #1
 8007d30:	d101      	bne.n	8007d36 <__sflush_r+0x7a>
 8007d32:	682b      	ldr	r3, [r5, #0]
 8007d34:	b903      	cbnz	r3, 8007d38 <__sflush_r+0x7c>
 8007d36:	6560      	str	r0, [r4, #84]	; 0x54
 8007d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d3a:	602f      	str	r7, [r5, #0]
 8007d3c:	2900      	cmp	r1, #0
 8007d3e:	d0ca      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d44:	4299      	cmp	r1, r3
 8007d46:	d002      	beq.n	8007d4e <__sflush_r+0x92>
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f7ff fd29 	bl	80077a0 <_free_r>
 8007d4e:	2000      	movs	r0, #0
 8007d50:	6360      	str	r0, [r4, #52]	; 0x34
 8007d52:	e7c1      	b.n	8007cd8 <__sflush_r+0x1c>
 8007d54:	6a21      	ldr	r1, [r4, #32]
 8007d56:	2301      	movs	r3, #1
 8007d58:	4628      	mov	r0, r5
 8007d5a:	47b0      	blx	r6
 8007d5c:	1c41      	adds	r1, r0, #1
 8007d5e:	d1c7      	bne.n	8007cf0 <__sflush_r+0x34>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0c4      	beq.n	8007cf0 <__sflush_r+0x34>
 8007d66:	2b1d      	cmp	r3, #29
 8007d68:	d001      	beq.n	8007d6e <__sflush_r+0xb2>
 8007d6a:	2b16      	cmp	r3, #22
 8007d6c:	d101      	bne.n	8007d72 <__sflush_r+0xb6>
 8007d6e:	602f      	str	r7, [r5, #0]
 8007d70:	e7b1      	b.n	8007cd6 <__sflush_r+0x1a>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d78:	81a3      	strh	r3, [r4, #12]
 8007d7a:	e7ad      	b.n	8007cd8 <__sflush_r+0x1c>
 8007d7c:	690f      	ldr	r7, [r1, #16]
 8007d7e:	2f00      	cmp	r7, #0
 8007d80:	d0a9      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007d82:	0793      	lsls	r3, r2, #30
 8007d84:	680e      	ldr	r6, [r1, #0]
 8007d86:	bf08      	it	eq
 8007d88:	694b      	ldreq	r3, [r1, #20]
 8007d8a:	600f      	str	r7, [r1, #0]
 8007d8c:	bf18      	it	ne
 8007d8e:	2300      	movne	r3, #0
 8007d90:	eba6 0807 	sub.w	r8, r6, r7
 8007d94:	608b      	str	r3, [r1, #8]
 8007d96:	f1b8 0f00 	cmp.w	r8, #0
 8007d9a:	dd9c      	ble.n	8007cd6 <__sflush_r+0x1a>
 8007d9c:	6a21      	ldr	r1, [r4, #32]
 8007d9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007da0:	4643      	mov	r3, r8
 8007da2:	463a      	mov	r2, r7
 8007da4:	4628      	mov	r0, r5
 8007da6:	47b0      	blx	r6
 8007da8:	2800      	cmp	r0, #0
 8007daa:	dc06      	bgt.n	8007dba <__sflush_r+0xfe>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007db2:	81a3      	strh	r3, [r4, #12]
 8007db4:	f04f 30ff 	mov.w	r0, #4294967295
 8007db8:	e78e      	b.n	8007cd8 <__sflush_r+0x1c>
 8007dba:	4407      	add	r7, r0
 8007dbc:	eba8 0800 	sub.w	r8, r8, r0
 8007dc0:	e7e9      	b.n	8007d96 <__sflush_r+0xda>
 8007dc2:	bf00      	nop
 8007dc4:	20400001 	.word	0x20400001

08007dc8 <_fflush_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	690b      	ldr	r3, [r1, #16]
 8007dcc:	4605      	mov	r5, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	b913      	cbnz	r3, 8007dd8 <_fflush_r+0x10>
 8007dd2:	2500      	movs	r5, #0
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	bd38      	pop	{r3, r4, r5, pc}
 8007dd8:	b118      	cbz	r0, 8007de2 <_fflush_r+0x1a>
 8007dda:	6983      	ldr	r3, [r0, #24]
 8007ddc:	b90b      	cbnz	r3, 8007de2 <_fflush_r+0x1a>
 8007dde:	f000 f887 	bl	8007ef0 <__sinit>
 8007de2:	4b14      	ldr	r3, [pc, #80]	; (8007e34 <_fflush_r+0x6c>)
 8007de4:	429c      	cmp	r4, r3
 8007de6:	d11b      	bne.n	8007e20 <_fflush_r+0x58>
 8007de8:	686c      	ldr	r4, [r5, #4]
 8007dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d0ef      	beq.n	8007dd2 <_fflush_r+0xa>
 8007df2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007df4:	07d0      	lsls	r0, r2, #31
 8007df6:	d404      	bmi.n	8007e02 <_fflush_r+0x3a>
 8007df8:	0599      	lsls	r1, r3, #22
 8007dfa:	d402      	bmi.n	8007e02 <_fflush_r+0x3a>
 8007dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dfe:	f000 f915 	bl	800802c <__retarget_lock_acquire_recursive>
 8007e02:	4628      	mov	r0, r5
 8007e04:	4621      	mov	r1, r4
 8007e06:	f7ff ff59 	bl	8007cbc <__sflush_r>
 8007e0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e0c:	07da      	lsls	r2, r3, #31
 8007e0e:	4605      	mov	r5, r0
 8007e10:	d4e0      	bmi.n	8007dd4 <_fflush_r+0xc>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	059b      	lsls	r3, r3, #22
 8007e16:	d4dd      	bmi.n	8007dd4 <_fflush_r+0xc>
 8007e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e1a:	f000 f908 	bl	800802e <__retarget_lock_release_recursive>
 8007e1e:	e7d9      	b.n	8007dd4 <_fflush_r+0xc>
 8007e20:	4b05      	ldr	r3, [pc, #20]	; (8007e38 <_fflush_r+0x70>)
 8007e22:	429c      	cmp	r4, r3
 8007e24:	d101      	bne.n	8007e2a <_fflush_r+0x62>
 8007e26:	68ac      	ldr	r4, [r5, #8]
 8007e28:	e7df      	b.n	8007dea <_fflush_r+0x22>
 8007e2a:	4b04      	ldr	r3, [pc, #16]	; (8007e3c <_fflush_r+0x74>)
 8007e2c:	429c      	cmp	r4, r3
 8007e2e:	bf08      	it	eq
 8007e30:	68ec      	ldreq	r4, [r5, #12]
 8007e32:	e7da      	b.n	8007dea <_fflush_r+0x22>
 8007e34:	080090a4 	.word	0x080090a4
 8007e38:	080090c4 	.word	0x080090c4
 8007e3c:	08009084 	.word	0x08009084

08007e40 <std>:
 8007e40:	2300      	movs	r3, #0
 8007e42:	b510      	push	{r4, lr}
 8007e44:	4604      	mov	r4, r0
 8007e46:	e9c0 3300 	strd	r3, r3, [r0]
 8007e4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e4e:	6083      	str	r3, [r0, #8]
 8007e50:	8181      	strh	r1, [r0, #12]
 8007e52:	6643      	str	r3, [r0, #100]	; 0x64
 8007e54:	81c2      	strh	r2, [r0, #14]
 8007e56:	6183      	str	r3, [r0, #24]
 8007e58:	4619      	mov	r1, r3
 8007e5a:	2208      	movs	r2, #8
 8007e5c:	305c      	adds	r0, #92	; 0x5c
 8007e5e:	f7ff fc97 	bl	8007790 <memset>
 8007e62:	4b05      	ldr	r3, [pc, #20]	; (8007e78 <std+0x38>)
 8007e64:	6263      	str	r3, [r4, #36]	; 0x24
 8007e66:	4b05      	ldr	r3, [pc, #20]	; (8007e7c <std+0x3c>)
 8007e68:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e6a:	4b05      	ldr	r3, [pc, #20]	; (8007e80 <std+0x40>)
 8007e6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e6e:	4b05      	ldr	r3, [pc, #20]	; (8007e84 <std+0x44>)
 8007e70:	6224      	str	r4, [r4, #32]
 8007e72:	6323      	str	r3, [r4, #48]	; 0x30
 8007e74:	bd10      	pop	{r4, pc}
 8007e76:	bf00      	nop
 8007e78:	08007a71 	.word	0x08007a71
 8007e7c:	08007a93 	.word	0x08007a93
 8007e80:	08007acb 	.word	0x08007acb
 8007e84:	08007aef 	.word	0x08007aef

08007e88 <_cleanup_r>:
 8007e88:	4901      	ldr	r1, [pc, #4]	; (8007e90 <_cleanup_r+0x8>)
 8007e8a:	f000 b8af 	b.w	8007fec <_fwalk_reent>
 8007e8e:	bf00      	nop
 8007e90:	08007dc9 	.word	0x08007dc9

08007e94 <__sfmoreglue>:
 8007e94:	b570      	push	{r4, r5, r6, lr}
 8007e96:	1e4a      	subs	r2, r1, #1
 8007e98:	2568      	movs	r5, #104	; 0x68
 8007e9a:	4355      	muls	r5, r2
 8007e9c:	460e      	mov	r6, r1
 8007e9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ea2:	f7ff fccd 	bl	8007840 <_malloc_r>
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	b140      	cbz	r0, 8007ebc <__sfmoreglue+0x28>
 8007eaa:	2100      	movs	r1, #0
 8007eac:	e9c0 1600 	strd	r1, r6, [r0]
 8007eb0:	300c      	adds	r0, #12
 8007eb2:	60a0      	str	r0, [r4, #8]
 8007eb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007eb8:	f7ff fc6a 	bl	8007790 <memset>
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}

08007ec0 <__sfp_lock_acquire>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	; (8007ec8 <__sfp_lock_acquire+0x8>)
 8007ec2:	f000 b8b3 	b.w	800802c <__retarget_lock_acquire_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	200005d0 	.word	0x200005d0

08007ecc <__sfp_lock_release>:
 8007ecc:	4801      	ldr	r0, [pc, #4]	; (8007ed4 <__sfp_lock_release+0x8>)
 8007ece:	f000 b8ae 	b.w	800802e <__retarget_lock_release_recursive>
 8007ed2:	bf00      	nop
 8007ed4:	200005d0 	.word	0x200005d0

08007ed8 <__sinit_lock_acquire>:
 8007ed8:	4801      	ldr	r0, [pc, #4]	; (8007ee0 <__sinit_lock_acquire+0x8>)
 8007eda:	f000 b8a7 	b.w	800802c <__retarget_lock_acquire_recursive>
 8007ede:	bf00      	nop
 8007ee0:	200005cb 	.word	0x200005cb

08007ee4 <__sinit_lock_release>:
 8007ee4:	4801      	ldr	r0, [pc, #4]	; (8007eec <__sinit_lock_release+0x8>)
 8007ee6:	f000 b8a2 	b.w	800802e <__retarget_lock_release_recursive>
 8007eea:	bf00      	nop
 8007eec:	200005cb 	.word	0x200005cb

08007ef0 <__sinit>:
 8007ef0:	b510      	push	{r4, lr}
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	f7ff fff0 	bl	8007ed8 <__sinit_lock_acquire>
 8007ef8:	69a3      	ldr	r3, [r4, #24]
 8007efa:	b11b      	cbz	r3, 8007f04 <__sinit+0x14>
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	f7ff bff0 	b.w	8007ee4 <__sinit_lock_release>
 8007f04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f08:	6523      	str	r3, [r4, #80]	; 0x50
 8007f0a:	4b13      	ldr	r3, [pc, #76]	; (8007f58 <__sinit+0x68>)
 8007f0c:	4a13      	ldr	r2, [pc, #76]	; (8007f5c <__sinit+0x6c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f12:	42a3      	cmp	r3, r4
 8007f14:	bf04      	itt	eq
 8007f16:	2301      	moveq	r3, #1
 8007f18:	61a3      	streq	r3, [r4, #24]
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 f820 	bl	8007f60 <__sfp>
 8007f20:	6060      	str	r0, [r4, #4]
 8007f22:	4620      	mov	r0, r4
 8007f24:	f000 f81c 	bl	8007f60 <__sfp>
 8007f28:	60a0      	str	r0, [r4, #8]
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f000 f818 	bl	8007f60 <__sfp>
 8007f30:	2200      	movs	r2, #0
 8007f32:	60e0      	str	r0, [r4, #12]
 8007f34:	2104      	movs	r1, #4
 8007f36:	6860      	ldr	r0, [r4, #4]
 8007f38:	f7ff ff82 	bl	8007e40 <std>
 8007f3c:	68a0      	ldr	r0, [r4, #8]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	2109      	movs	r1, #9
 8007f42:	f7ff ff7d 	bl	8007e40 <std>
 8007f46:	68e0      	ldr	r0, [r4, #12]
 8007f48:	2202      	movs	r2, #2
 8007f4a:	2112      	movs	r1, #18
 8007f4c:	f7ff ff78 	bl	8007e40 <std>
 8007f50:	2301      	movs	r3, #1
 8007f52:	61a3      	str	r3, [r4, #24]
 8007f54:	e7d2      	b.n	8007efc <__sinit+0xc>
 8007f56:	bf00      	nop
 8007f58:	08009080 	.word	0x08009080
 8007f5c:	08007e89 	.word	0x08007e89

08007f60 <__sfp>:
 8007f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f62:	4607      	mov	r7, r0
 8007f64:	f7ff ffac 	bl	8007ec0 <__sfp_lock_acquire>
 8007f68:	4b1e      	ldr	r3, [pc, #120]	; (8007fe4 <__sfp+0x84>)
 8007f6a:	681e      	ldr	r6, [r3, #0]
 8007f6c:	69b3      	ldr	r3, [r6, #24]
 8007f6e:	b913      	cbnz	r3, 8007f76 <__sfp+0x16>
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7ff ffbd 	bl	8007ef0 <__sinit>
 8007f76:	3648      	adds	r6, #72	; 0x48
 8007f78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	d503      	bpl.n	8007f88 <__sfp+0x28>
 8007f80:	6833      	ldr	r3, [r6, #0]
 8007f82:	b30b      	cbz	r3, 8007fc8 <__sfp+0x68>
 8007f84:	6836      	ldr	r6, [r6, #0]
 8007f86:	e7f7      	b.n	8007f78 <__sfp+0x18>
 8007f88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f8c:	b9d5      	cbnz	r5, 8007fc4 <__sfp+0x64>
 8007f8e:	4b16      	ldr	r3, [pc, #88]	; (8007fe8 <__sfp+0x88>)
 8007f90:	60e3      	str	r3, [r4, #12]
 8007f92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f96:	6665      	str	r5, [r4, #100]	; 0x64
 8007f98:	f000 f847 	bl	800802a <__retarget_lock_init_recursive>
 8007f9c:	f7ff ff96 	bl	8007ecc <__sfp_lock_release>
 8007fa0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007fa4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007fa8:	6025      	str	r5, [r4, #0]
 8007faa:	61a5      	str	r5, [r4, #24]
 8007fac:	2208      	movs	r2, #8
 8007fae:	4629      	mov	r1, r5
 8007fb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007fb4:	f7ff fbec 	bl	8007790 <memset>
 8007fb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007fbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc4:	3468      	adds	r4, #104	; 0x68
 8007fc6:	e7d9      	b.n	8007f7c <__sfp+0x1c>
 8007fc8:	2104      	movs	r1, #4
 8007fca:	4638      	mov	r0, r7
 8007fcc:	f7ff ff62 	bl	8007e94 <__sfmoreglue>
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	6030      	str	r0, [r6, #0]
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	d1d5      	bne.n	8007f84 <__sfp+0x24>
 8007fd8:	f7ff ff78 	bl	8007ecc <__sfp_lock_release>
 8007fdc:	230c      	movs	r3, #12
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	e7ee      	b.n	8007fc0 <__sfp+0x60>
 8007fe2:	bf00      	nop
 8007fe4:	08009080 	.word	0x08009080
 8007fe8:	ffff0001 	.word	0xffff0001

08007fec <_fwalk_reent>:
 8007fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	4688      	mov	r8, r1
 8007ff4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ff8:	2700      	movs	r7, #0
 8007ffa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ffe:	f1b9 0901 	subs.w	r9, r9, #1
 8008002:	d505      	bpl.n	8008010 <_fwalk_reent+0x24>
 8008004:	6824      	ldr	r4, [r4, #0]
 8008006:	2c00      	cmp	r4, #0
 8008008:	d1f7      	bne.n	8007ffa <_fwalk_reent+0xe>
 800800a:	4638      	mov	r0, r7
 800800c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008010:	89ab      	ldrh	r3, [r5, #12]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d907      	bls.n	8008026 <_fwalk_reent+0x3a>
 8008016:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800801a:	3301      	adds	r3, #1
 800801c:	d003      	beq.n	8008026 <_fwalk_reent+0x3a>
 800801e:	4629      	mov	r1, r5
 8008020:	4630      	mov	r0, r6
 8008022:	47c0      	blx	r8
 8008024:	4307      	orrs	r7, r0
 8008026:	3568      	adds	r5, #104	; 0x68
 8008028:	e7e9      	b.n	8007ffe <_fwalk_reent+0x12>

0800802a <__retarget_lock_init_recursive>:
 800802a:	4770      	bx	lr

0800802c <__retarget_lock_acquire_recursive>:
 800802c:	4770      	bx	lr

0800802e <__retarget_lock_release_recursive>:
 800802e:	4770      	bx	lr

08008030 <_lseek_r>:
 8008030:	b538      	push	{r3, r4, r5, lr}
 8008032:	4d07      	ldr	r5, [pc, #28]	; (8008050 <_lseek_r+0x20>)
 8008034:	4604      	mov	r4, r0
 8008036:	4608      	mov	r0, r1
 8008038:	4611      	mov	r1, r2
 800803a:	2200      	movs	r2, #0
 800803c:	602a      	str	r2, [r5, #0]
 800803e:	461a      	mov	r2, r3
 8008040:	f7fb fa20 	bl	8003484 <_lseek>
 8008044:	1c43      	adds	r3, r0, #1
 8008046:	d102      	bne.n	800804e <_lseek_r+0x1e>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	b103      	cbz	r3, 800804e <_lseek_r+0x1e>
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	bd38      	pop	{r3, r4, r5, pc}
 8008050:	200005d4 	.word	0x200005d4

08008054 <__swhatbuf_r>:
 8008054:	b570      	push	{r4, r5, r6, lr}
 8008056:	460e      	mov	r6, r1
 8008058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800805c:	2900      	cmp	r1, #0
 800805e:	b096      	sub	sp, #88	; 0x58
 8008060:	4614      	mov	r4, r2
 8008062:	461d      	mov	r5, r3
 8008064:	da07      	bge.n	8008076 <__swhatbuf_r+0x22>
 8008066:	2300      	movs	r3, #0
 8008068:	602b      	str	r3, [r5, #0]
 800806a:	89b3      	ldrh	r3, [r6, #12]
 800806c:	061a      	lsls	r2, r3, #24
 800806e:	d410      	bmi.n	8008092 <__swhatbuf_r+0x3e>
 8008070:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008074:	e00e      	b.n	8008094 <__swhatbuf_r+0x40>
 8008076:	466a      	mov	r2, sp
 8008078:	f000 fcb8 	bl	80089ec <_fstat_r>
 800807c:	2800      	cmp	r0, #0
 800807e:	dbf2      	blt.n	8008066 <__swhatbuf_r+0x12>
 8008080:	9a01      	ldr	r2, [sp, #4]
 8008082:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008086:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800808a:	425a      	negs	r2, r3
 800808c:	415a      	adcs	r2, r3
 800808e:	602a      	str	r2, [r5, #0]
 8008090:	e7ee      	b.n	8008070 <__swhatbuf_r+0x1c>
 8008092:	2340      	movs	r3, #64	; 0x40
 8008094:	2000      	movs	r0, #0
 8008096:	6023      	str	r3, [r4, #0]
 8008098:	b016      	add	sp, #88	; 0x58
 800809a:	bd70      	pop	{r4, r5, r6, pc}

0800809c <__smakebuf_r>:
 800809c:	898b      	ldrh	r3, [r1, #12]
 800809e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080a0:	079d      	lsls	r5, r3, #30
 80080a2:	4606      	mov	r6, r0
 80080a4:	460c      	mov	r4, r1
 80080a6:	d507      	bpl.n	80080b8 <__smakebuf_r+0x1c>
 80080a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	6123      	str	r3, [r4, #16]
 80080b0:	2301      	movs	r3, #1
 80080b2:	6163      	str	r3, [r4, #20]
 80080b4:	b002      	add	sp, #8
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	ab01      	add	r3, sp, #4
 80080ba:	466a      	mov	r2, sp
 80080bc:	f7ff ffca 	bl	8008054 <__swhatbuf_r>
 80080c0:	9900      	ldr	r1, [sp, #0]
 80080c2:	4605      	mov	r5, r0
 80080c4:	4630      	mov	r0, r6
 80080c6:	f7ff fbbb 	bl	8007840 <_malloc_r>
 80080ca:	b948      	cbnz	r0, 80080e0 <__smakebuf_r+0x44>
 80080cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080d0:	059a      	lsls	r2, r3, #22
 80080d2:	d4ef      	bmi.n	80080b4 <__smakebuf_r+0x18>
 80080d4:	f023 0303 	bic.w	r3, r3, #3
 80080d8:	f043 0302 	orr.w	r3, r3, #2
 80080dc:	81a3      	strh	r3, [r4, #12]
 80080de:	e7e3      	b.n	80080a8 <__smakebuf_r+0xc>
 80080e0:	4b0d      	ldr	r3, [pc, #52]	; (8008118 <__smakebuf_r+0x7c>)
 80080e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	6020      	str	r0, [r4, #0]
 80080e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ec:	81a3      	strh	r3, [r4, #12]
 80080ee:	9b00      	ldr	r3, [sp, #0]
 80080f0:	6163      	str	r3, [r4, #20]
 80080f2:	9b01      	ldr	r3, [sp, #4]
 80080f4:	6120      	str	r0, [r4, #16]
 80080f6:	b15b      	cbz	r3, 8008110 <__smakebuf_r+0x74>
 80080f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080fc:	4630      	mov	r0, r6
 80080fe:	f000 fc87 	bl	8008a10 <_isatty_r>
 8008102:	b128      	cbz	r0, 8008110 <__smakebuf_r+0x74>
 8008104:	89a3      	ldrh	r3, [r4, #12]
 8008106:	f023 0303 	bic.w	r3, r3, #3
 800810a:	f043 0301 	orr.w	r3, r3, #1
 800810e:	81a3      	strh	r3, [r4, #12]
 8008110:	89a0      	ldrh	r0, [r4, #12]
 8008112:	4305      	orrs	r5, r0
 8008114:	81a5      	strh	r5, [r4, #12]
 8008116:	e7cd      	b.n	80080b4 <__smakebuf_r+0x18>
 8008118:	08007e89 	.word	0x08007e89

0800811c <__malloc_lock>:
 800811c:	4801      	ldr	r0, [pc, #4]	; (8008124 <__malloc_lock+0x8>)
 800811e:	f7ff bf85 	b.w	800802c <__retarget_lock_acquire_recursive>
 8008122:	bf00      	nop
 8008124:	200005cc 	.word	0x200005cc

08008128 <__malloc_unlock>:
 8008128:	4801      	ldr	r0, [pc, #4]	; (8008130 <__malloc_unlock+0x8>)
 800812a:	f7ff bf80 	b.w	800802e <__retarget_lock_release_recursive>
 800812e:	bf00      	nop
 8008130:	200005cc 	.word	0x200005cc

08008134 <__ssputs_r>:
 8008134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008138:	688e      	ldr	r6, [r1, #8]
 800813a:	429e      	cmp	r6, r3
 800813c:	4682      	mov	sl, r0
 800813e:	460c      	mov	r4, r1
 8008140:	4690      	mov	r8, r2
 8008142:	461f      	mov	r7, r3
 8008144:	d838      	bhi.n	80081b8 <__ssputs_r+0x84>
 8008146:	898a      	ldrh	r2, [r1, #12]
 8008148:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800814c:	d032      	beq.n	80081b4 <__ssputs_r+0x80>
 800814e:	6825      	ldr	r5, [r4, #0]
 8008150:	6909      	ldr	r1, [r1, #16]
 8008152:	eba5 0901 	sub.w	r9, r5, r1
 8008156:	6965      	ldr	r5, [r4, #20]
 8008158:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800815c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008160:	3301      	adds	r3, #1
 8008162:	444b      	add	r3, r9
 8008164:	106d      	asrs	r5, r5, #1
 8008166:	429d      	cmp	r5, r3
 8008168:	bf38      	it	cc
 800816a:	461d      	movcc	r5, r3
 800816c:	0553      	lsls	r3, r2, #21
 800816e:	d531      	bpl.n	80081d4 <__ssputs_r+0xa0>
 8008170:	4629      	mov	r1, r5
 8008172:	f7ff fb65 	bl	8007840 <_malloc_r>
 8008176:	4606      	mov	r6, r0
 8008178:	b950      	cbnz	r0, 8008190 <__ssputs_r+0x5c>
 800817a:	230c      	movs	r3, #12
 800817c:	f8ca 3000 	str.w	r3, [sl]
 8008180:	89a3      	ldrh	r3, [r4, #12]
 8008182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008186:	81a3      	strh	r3, [r4, #12]
 8008188:	f04f 30ff 	mov.w	r0, #4294967295
 800818c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008190:	6921      	ldr	r1, [r4, #16]
 8008192:	464a      	mov	r2, r9
 8008194:	f7ff faee 	bl	8007774 <memcpy>
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800819e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081a2:	81a3      	strh	r3, [r4, #12]
 80081a4:	6126      	str	r6, [r4, #16]
 80081a6:	6165      	str	r5, [r4, #20]
 80081a8:	444e      	add	r6, r9
 80081aa:	eba5 0509 	sub.w	r5, r5, r9
 80081ae:	6026      	str	r6, [r4, #0]
 80081b0:	60a5      	str	r5, [r4, #8]
 80081b2:	463e      	mov	r6, r7
 80081b4:	42be      	cmp	r6, r7
 80081b6:	d900      	bls.n	80081ba <__ssputs_r+0x86>
 80081b8:	463e      	mov	r6, r7
 80081ba:	4632      	mov	r2, r6
 80081bc:	6820      	ldr	r0, [r4, #0]
 80081be:	4641      	mov	r1, r8
 80081c0:	f000 fc36 	bl	8008a30 <memmove>
 80081c4:	68a3      	ldr	r3, [r4, #8]
 80081c6:	6822      	ldr	r2, [r4, #0]
 80081c8:	1b9b      	subs	r3, r3, r6
 80081ca:	4432      	add	r2, r6
 80081cc:	60a3      	str	r3, [r4, #8]
 80081ce:	6022      	str	r2, [r4, #0]
 80081d0:	2000      	movs	r0, #0
 80081d2:	e7db      	b.n	800818c <__ssputs_r+0x58>
 80081d4:	462a      	mov	r2, r5
 80081d6:	f000 fc45 	bl	8008a64 <_realloc_r>
 80081da:	4606      	mov	r6, r0
 80081dc:	2800      	cmp	r0, #0
 80081de:	d1e1      	bne.n	80081a4 <__ssputs_r+0x70>
 80081e0:	6921      	ldr	r1, [r4, #16]
 80081e2:	4650      	mov	r0, sl
 80081e4:	f7ff fadc 	bl	80077a0 <_free_r>
 80081e8:	e7c7      	b.n	800817a <__ssputs_r+0x46>
	...

080081ec <_svfiprintf_r>:
 80081ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f0:	4698      	mov	r8, r3
 80081f2:	898b      	ldrh	r3, [r1, #12]
 80081f4:	061b      	lsls	r3, r3, #24
 80081f6:	b09d      	sub	sp, #116	; 0x74
 80081f8:	4607      	mov	r7, r0
 80081fa:	460d      	mov	r5, r1
 80081fc:	4614      	mov	r4, r2
 80081fe:	d50e      	bpl.n	800821e <_svfiprintf_r+0x32>
 8008200:	690b      	ldr	r3, [r1, #16]
 8008202:	b963      	cbnz	r3, 800821e <_svfiprintf_r+0x32>
 8008204:	2140      	movs	r1, #64	; 0x40
 8008206:	f7ff fb1b 	bl	8007840 <_malloc_r>
 800820a:	6028      	str	r0, [r5, #0]
 800820c:	6128      	str	r0, [r5, #16]
 800820e:	b920      	cbnz	r0, 800821a <_svfiprintf_r+0x2e>
 8008210:	230c      	movs	r3, #12
 8008212:	603b      	str	r3, [r7, #0]
 8008214:	f04f 30ff 	mov.w	r0, #4294967295
 8008218:	e0d1      	b.n	80083be <_svfiprintf_r+0x1d2>
 800821a:	2340      	movs	r3, #64	; 0x40
 800821c:	616b      	str	r3, [r5, #20]
 800821e:	2300      	movs	r3, #0
 8008220:	9309      	str	r3, [sp, #36]	; 0x24
 8008222:	2320      	movs	r3, #32
 8008224:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008228:	f8cd 800c 	str.w	r8, [sp, #12]
 800822c:	2330      	movs	r3, #48	; 0x30
 800822e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80083d8 <_svfiprintf_r+0x1ec>
 8008232:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008236:	f04f 0901 	mov.w	r9, #1
 800823a:	4623      	mov	r3, r4
 800823c:	469a      	mov	sl, r3
 800823e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008242:	b10a      	cbz	r2, 8008248 <_svfiprintf_r+0x5c>
 8008244:	2a25      	cmp	r2, #37	; 0x25
 8008246:	d1f9      	bne.n	800823c <_svfiprintf_r+0x50>
 8008248:	ebba 0b04 	subs.w	fp, sl, r4
 800824c:	d00b      	beq.n	8008266 <_svfiprintf_r+0x7a>
 800824e:	465b      	mov	r3, fp
 8008250:	4622      	mov	r2, r4
 8008252:	4629      	mov	r1, r5
 8008254:	4638      	mov	r0, r7
 8008256:	f7ff ff6d 	bl	8008134 <__ssputs_r>
 800825a:	3001      	adds	r0, #1
 800825c:	f000 80aa 	beq.w	80083b4 <_svfiprintf_r+0x1c8>
 8008260:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008262:	445a      	add	r2, fp
 8008264:	9209      	str	r2, [sp, #36]	; 0x24
 8008266:	f89a 3000 	ldrb.w	r3, [sl]
 800826a:	2b00      	cmp	r3, #0
 800826c:	f000 80a2 	beq.w	80083b4 <_svfiprintf_r+0x1c8>
 8008270:	2300      	movs	r3, #0
 8008272:	f04f 32ff 	mov.w	r2, #4294967295
 8008276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800827a:	f10a 0a01 	add.w	sl, sl, #1
 800827e:	9304      	str	r3, [sp, #16]
 8008280:	9307      	str	r3, [sp, #28]
 8008282:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008286:	931a      	str	r3, [sp, #104]	; 0x68
 8008288:	4654      	mov	r4, sl
 800828a:	2205      	movs	r2, #5
 800828c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008290:	4851      	ldr	r0, [pc, #324]	; (80083d8 <_svfiprintf_r+0x1ec>)
 8008292:	f7f7 ffa5 	bl	80001e0 <memchr>
 8008296:	9a04      	ldr	r2, [sp, #16]
 8008298:	b9d8      	cbnz	r0, 80082d2 <_svfiprintf_r+0xe6>
 800829a:	06d0      	lsls	r0, r2, #27
 800829c:	bf44      	itt	mi
 800829e:	2320      	movmi	r3, #32
 80082a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082a4:	0711      	lsls	r1, r2, #28
 80082a6:	bf44      	itt	mi
 80082a8:	232b      	movmi	r3, #43	; 0x2b
 80082aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082ae:	f89a 3000 	ldrb.w	r3, [sl]
 80082b2:	2b2a      	cmp	r3, #42	; 0x2a
 80082b4:	d015      	beq.n	80082e2 <_svfiprintf_r+0xf6>
 80082b6:	9a07      	ldr	r2, [sp, #28]
 80082b8:	4654      	mov	r4, sl
 80082ba:	2000      	movs	r0, #0
 80082bc:	f04f 0c0a 	mov.w	ip, #10
 80082c0:	4621      	mov	r1, r4
 80082c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082c6:	3b30      	subs	r3, #48	; 0x30
 80082c8:	2b09      	cmp	r3, #9
 80082ca:	d94e      	bls.n	800836a <_svfiprintf_r+0x17e>
 80082cc:	b1b0      	cbz	r0, 80082fc <_svfiprintf_r+0x110>
 80082ce:	9207      	str	r2, [sp, #28]
 80082d0:	e014      	b.n	80082fc <_svfiprintf_r+0x110>
 80082d2:	eba0 0308 	sub.w	r3, r0, r8
 80082d6:	fa09 f303 	lsl.w	r3, r9, r3
 80082da:	4313      	orrs	r3, r2
 80082dc:	9304      	str	r3, [sp, #16]
 80082de:	46a2      	mov	sl, r4
 80082e0:	e7d2      	b.n	8008288 <_svfiprintf_r+0x9c>
 80082e2:	9b03      	ldr	r3, [sp, #12]
 80082e4:	1d19      	adds	r1, r3, #4
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	9103      	str	r1, [sp, #12]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	bfbb      	ittet	lt
 80082ee:	425b      	neglt	r3, r3
 80082f0:	f042 0202 	orrlt.w	r2, r2, #2
 80082f4:	9307      	strge	r3, [sp, #28]
 80082f6:	9307      	strlt	r3, [sp, #28]
 80082f8:	bfb8      	it	lt
 80082fa:	9204      	strlt	r2, [sp, #16]
 80082fc:	7823      	ldrb	r3, [r4, #0]
 80082fe:	2b2e      	cmp	r3, #46	; 0x2e
 8008300:	d10c      	bne.n	800831c <_svfiprintf_r+0x130>
 8008302:	7863      	ldrb	r3, [r4, #1]
 8008304:	2b2a      	cmp	r3, #42	; 0x2a
 8008306:	d135      	bne.n	8008374 <_svfiprintf_r+0x188>
 8008308:	9b03      	ldr	r3, [sp, #12]
 800830a:	1d1a      	adds	r2, r3, #4
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	9203      	str	r2, [sp, #12]
 8008310:	2b00      	cmp	r3, #0
 8008312:	bfb8      	it	lt
 8008314:	f04f 33ff 	movlt.w	r3, #4294967295
 8008318:	3402      	adds	r4, #2
 800831a:	9305      	str	r3, [sp, #20]
 800831c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80083e8 <_svfiprintf_r+0x1fc>
 8008320:	7821      	ldrb	r1, [r4, #0]
 8008322:	2203      	movs	r2, #3
 8008324:	4650      	mov	r0, sl
 8008326:	f7f7 ff5b 	bl	80001e0 <memchr>
 800832a:	b140      	cbz	r0, 800833e <_svfiprintf_r+0x152>
 800832c:	2340      	movs	r3, #64	; 0x40
 800832e:	eba0 000a 	sub.w	r0, r0, sl
 8008332:	fa03 f000 	lsl.w	r0, r3, r0
 8008336:	9b04      	ldr	r3, [sp, #16]
 8008338:	4303      	orrs	r3, r0
 800833a:	3401      	adds	r4, #1
 800833c:	9304      	str	r3, [sp, #16]
 800833e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008342:	4826      	ldr	r0, [pc, #152]	; (80083dc <_svfiprintf_r+0x1f0>)
 8008344:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008348:	2206      	movs	r2, #6
 800834a:	f7f7 ff49 	bl	80001e0 <memchr>
 800834e:	2800      	cmp	r0, #0
 8008350:	d038      	beq.n	80083c4 <_svfiprintf_r+0x1d8>
 8008352:	4b23      	ldr	r3, [pc, #140]	; (80083e0 <_svfiprintf_r+0x1f4>)
 8008354:	bb1b      	cbnz	r3, 800839e <_svfiprintf_r+0x1b2>
 8008356:	9b03      	ldr	r3, [sp, #12]
 8008358:	3307      	adds	r3, #7
 800835a:	f023 0307 	bic.w	r3, r3, #7
 800835e:	3308      	adds	r3, #8
 8008360:	9303      	str	r3, [sp, #12]
 8008362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008364:	4433      	add	r3, r6
 8008366:	9309      	str	r3, [sp, #36]	; 0x24
 8008368:	e767      	b.n	800823a <_svfiprintf_r+0x4e>
 800836a:	fb0c 3202 	mla	r2, ip, r2, r3
 800836e:	460c      	mov	r4, r1
 8008370:	2001      	movs	r0, #1
 8008372:	e7a5      	b.n	80082c0 <_svfiprintf_r+0xd4>
 8008374:	2300      	movs	r3, #0
 8008376:	3401      	adds	r4, #1
 8008378:	9305      	str	r3, [sp, #20]
 800837a:	4619      	mov	r1, r3
 800837c:	f04f 0c0a 	mov.w	ip, #10
 8008380:	4620      	mov	r0, r4
 8008382:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008386:	3a30      	subs	r2, #48	; 0x30
 8008388:	2a09      	cmp	r2, #9
 800838a:	d903      	bls.n	8008394 <_svfiprintf_r+0x1a8>
 800838c:	2b00      	cmp	r3, #0
 800838e:	d0c5      	beq.n	800831c <_svfiprintf_r+0x130>
 8008390:	9105      	str	r1, [sp, #20]
 8008392:	e7c3      	b.n	800831c <_svfiprintf_r+0x130>
 8008394:	fb0c 2101 	mla	r1, ip, r1, r2
 8008398:	4604      	mov	r4, r0
 800839a:	2301      	movs	r3, #1
 800839c:	e7f0      	b.n	8008380 <_svfiprintf_r+0x194>
 800839e:	ab03      	add	r3, sp, #12
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	462a      	mov	r2, r5
 80083a4:	4b0f      	ldr	r3, [pc, #60]	; (80083e4 <_svfiprintf_r+0x1f8>)
 80083a6:	a904      	add	r1, sp, #16
 80083a8:	4638      	mov	r0, r7
 80083aa:	f3af 8000 	nop.w
 80083ae:	1c42      	adds	r2, r0, #1
 80083b0:	4606      	mov	r6, r0
 80083b2:	d1d6      	bne.n	8008362 <_svfiprintf_r+0x176>
 80083b4:	89ab      	ldrh	r3, [r5, #12]
 80083b6:	065b      	lsls	r3, r3, #25
 80083b8:	f53f af2c 	bmi.w	8008214 <_svfiprintf_r+0x28>
 80083bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083be:	b01d      	add	sp, #116	; 0x74
 80083c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083c4:	ab03      	add	r3, sp, #12
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	462a      	mov	r2, r5
 80083ca:	4b06      	ldr	r3, [pc, #24]	; (80083e4 <_svfiprintf_r+0x1f8>)
 80083cc:	a904      	add	r1, sp, #16
 80083ce:	4638      	mov	r0, r7
 80083d0:	f000 f9d4 	bl	800877c <_printf_i>
 80083d4:	e7eb      	b.n	80083ae <_svfiprintf_r+0x1c2>
 80083d6:	bf00      	nop
 80083d8:	080090e4 	.word	0x080090e4
 80083dc:	080090ee 	.word	0x080090ee
 80083e0:	00000000 	.word	0x00000000
 80083e4:	08008135 	.word	0x08008135
 80083e8:	080090ea 	.word	0x080090ea

080083ec <__sfputc_r>:
 80083ec:	6893      	ldr	r3, [r2, #8]
 80083ee:	3b01      	subs	r3, #1
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	b410      	push	{r4}
 80083f4:	6093      	str	r3, [r2, #8]
 80083f6:	da08      	bge.n	800840a <__sfputc_r+0x1e>
 80083f8:	6994      	ldr	r4, [r2, #24]
 80083fa:	42a3      	cmp	r3, r4
 80083fc:	db01      	blt.n	8008402 <__sfputc_r+0x16>
 80083fe:	290a      	cmp	r1, #10
 8008400:	d103      	bne.n	800840a <__sfputc_r+0x1e>
 8008402:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008406:	f7ff bb77 	b.w	8007af8 <__swbuf_r>
 800840a:	6813      	ldr	r3, [r2, #0]
 800840c:	1c58      	adds	r0, r3, #1
 800840e:	6010      	str	r0, [r2, #0]
 8008410:	7019      	strb	r1, [r3, #0]
 8008412:	4608      	mov	r0, r1
 8008414:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008418:	4770      	bx	lr

0800841a <__sfputs_r>:
 800841a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841c:	4606      	mov	r6, r0
 800841e:	460f      	mov	r7, r1
 8008420:	4614      	mov	r4, r2
 8008422:	18d5      	adds	r5, r2, r3
 8008424:	42ac      	cmp	r4, r5
 8008426:	d101      	bne.n	800842c <__sfputs_r+0x12>
 8008428:	2000      	movs	r0, #0
 800842a:	e007      	b.n	800843c <__sfputs_r+0x22>
 800842c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008430:	463a      	mov	r2, r7
 8008432:	4630      	mov	r0, r6
 8008434:	f7ff ffda 	bl	80083ec <__sfputc_r>
 8008438:	1c43      	adds	r3, r0, #1
 800843a:	d1f3      	bne.n	8008424 <__sfputs_r+0xa>
 800843c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008440 <_vfiprintf_r>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	460d      	mov	r5, r1
 8008446:	b09d      	sub	sp, #116	; 0x74
 8008448:	4614      	mov	r4, r2
 800844a:	4698      	mov	r8, r3
 800844c:	4606      	mov	r6, r0
 800844e:	b118      	cbz	r0, 8008458 <_vfiprintf_r+0x18>
 8008450:	6983      	ldr	r3, [r0, #24]
 8008452:	b90b      	cbnz	r3, 8008458 <_vfiprintf_r+0x18>
 8008454:	f7ff fd4c 	bl	8007ef0 <__sinit>
 8008458:	4b89      	ldr	r3, [pc, #548]	; (8008680 <_vfiprintf_r+0x240>)
 800845a:	429d      	cmp	r5, r3
 800845c:	d11b      	bne.n	8008496 <_vfiprintf_r+0x56>
 800845e:	6875      	ldr	r5, [r6, #4]
 8008460:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008462:	07d9      	lsls	r1, r3, #31
 8008464:	d405      	bmi.n	8008472 <_vfiprintf_r+0x32>
 8008466:	89ab      	ldrh	r3, [r5, #12]
 8008468:	059a      	lsls	r2, r3, #22
 800846a:	d402      	bmi.n	8008472 <_vfiprintf_r+0x32>
 800846c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800846e:	f7ff fddd 	bl	800802c <__retarget_lock_acquire_recursive>
 8008472:	89ab      	ldrh	r3, [r5, #12]
 8008474:	071b      	lsls	r3, r3, #28
 8008476:	d501      	bpl.n	800847c <_vfiprintf_r+0x3c>
 8008478:	692b      	ldr	r3, [r5, #16]
 800847a:	b9eb      	cbnz	r3, 80084b8 <_vfiprintf_r+0x78>
 800847c:	4629      	mov	r1, r5
 800847e:	4630      	mov	r0, r6
 8008480:	f7ff fb9e 	bl	8007bc0 <__swsetup_r>
 8008484:	b1c0      	cbz	r0, 80084b8 <_vfiprintf_r+0x78>
 8008486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008488:	07dc      	lsls	r4, r3, #31
 800848a:	d50e      	bpl.n	80084aa <_vfiprintf_r+0x6a>
 800848c:	f04f 30ff 	mov.w	r0, #4294967295
 8008490:	b01d      	add	sp, #116	; 0x74
 8008492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008496:	4b7b      	ldr	r3, [pc, #492]	; (8008684 <_vfiprintf_r+0x244>)
 8008498:	429d      	cmp	r5, r3
 800849a:	d101      	bne.n	80084a0 <_vfiprintf_r+0x60>
 800849c:	68b5      	ldr	r5, [r6, #8]
 800849e:	e7df      	b.n	8008460 <_vfiprintf_r+0x20>
 80084a0:	4b79      	ldr	r3, [pc, #484]	; (8008688 <_vfiprintf_r+0x248>)
 80084a2:	429d      	cmp	r5, r3
 80084a4:	bf08      	it	eq
 80084a6:	68f5      	ldreq	r5, [r6, #12]
 80084a8:	e7da      	b.n	8008460 <_vfiprintf_r+0x20>
 80084aa:	89ab      	ldrh	r3, [r5, #12]
 80084ac:	0598      	lsls	r0, r3, #22
 80084ae:	d4ed      	bmi.n	800848c <_vfiprintf_r+0x4c>
 80084b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084b2:	f7ff fdbc 	bl	800802e <__retarget_lock_release_recursive>
 80084b6:	e7e9      	b.n	800848c <_vfiprintf_r+0x4c>
 80084b8:	2300      	movs	r3, #0
 80084ba:	9309      	str	r3, [sp, #36]	; 0x24
 80084bc:	2320      	movs	r3, #32
 80084be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80084c6:	2330      	movs	r3, #48	; 0x30
 80084c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800868c <_vfiprintf_r+0x24c>
 80084cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084d0:	f04f 0901 	mov.w	r9, #1
 80084d4:	4623      	mov	r3, r4
 80084d6:	469a      	mov	sl, r3
 80084d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084dc:	b10a      	cbz	r2, 80084e2 <_vfiprintf_r+0xa2>
 80084de:	2a25      	cmp	r2, #37	; 0x25
 80084e0:	d1f9      	bne.n	80084d6 <_vfiprintf_r+0x96>
 80084e2:	ebba 0b04 	subs.w	fp, sl, r4
 80084e6:	d00b      	beq.n	8008500 <_vfiprintf_r+0xc0>
 80084e8:	465b      	mov	r3, fp
 80084ea:	4622      	mov	r2, r4
 80084ec:	4629      	mov	r1, r5
 80084ee:	4630      	mov	r0, r6
 80084f0:	f7ff ff93 	bl	800841a <__sfputs_r>
 80084f4:	3001      	adds	r0, #1
 80084f6:	f000 80aa 	beq.w	800864e <_vfiprintf_r+0x20e>
 80084fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084fc:	445a      	add	r2, fp
 80084fe:	9209      	str	r2, [sp, #36]	; 0x24
 8008500:	f89a 3000 	ldrb.w	r3, [sl]
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 80a2 	beq.w	800864e <_vfiprintf_r+0x20e>
 800850a:	2300      	movs	r3, #0
 800850c:	f04f 32ff 	mov.w	r2, #4294967295
 8008510:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008514:	f10a 0a01 	add.w	sl, sl, #1
 8008518:	9304      	str	r3, [sp, #16]
 800851a:	9307      	str	r3, [sp, #28]
 800851c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008520:	931a      	str	r3, [sp, #104]	; 0x68
 8008522:	4654      	mov	r4, sl
 8008524:	2205      	movs	r2, #5
 8008526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800852a:	4858      	ldr	r0, [pc, #352]	; (800868c <_vfiprintf_r+0x24c>)
 800852c:	f7f7 fe58 	bl	80001e0 <memchr>
 8008530:	9a04      	ldr	r2, [sp, #16]
 8008532:	b9d8      	cbnz	r0, 800856c <_vfiprintf_r+0x12c>
 8008534:	06d1      	lsls	r1, r2, #27
 8008536:	bf44      	itt	mi
 8008538:	2320      	movmi	r3, #32
 800853a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800853e:	0713      	lsls	r3, r2, #28
 8008540:	bf44      	itt	mi
 8008542:	232b      	movmi	r3, #43	; 0x2b
 8008544:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008548:	f89a 3000 	ldrb.w	r3, [sl]
 800854c:	2b2a      	cmp	r3, #42	; 0x2a
 800854e:	d015      	beq.n	800857c <_vfiprintf_r+0x13c>
 8008550:	9a07      	ldr	r2, [sp, #28]
 8008552:	4654      	mov	r4, sl
 8008554:	2000      	movs	r0, #0
 8008556:	f04f 0c0a 	mov.w	ip, #10
 800855a:	4621      	mov	r1, r4
 800855c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008560:	3b30      	subs	r3, #48	; 0x30
 8008562:	2b09      	cmp	r3, #9
 8008564:	d94e      	bls.n	8008604 <_vfiprintf_r+0x1c4>
 8008566:	b1b0      	cbz	r0, 8008596 <_vfiprintf_r+0x156>
 8008568:	9207      	str	r2, [sp, #28]
 800856a:	e014      	b.n	8008596 <_vfiprintf_r+0x156>
 800856c:	eba0 0308 	sub.w	r3, r0, r8
 8008570:	fa09 f303 	lsl.w	r3, r9, r3
 8008574:	4313      	orrs	r3, r2
 8008576:	9304      	str	r3, [sp, #16]
 8008578:	46a2      	mov	sl, r4
 800857a:	e7d2      	b.n	8008522 <_vfiprintf_r+0xe2>
 800857c:	9b03      	ldr	r3, [sp, #12]
 800857e:	1d19      	adds	r1, r3, #4
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	9103      	str	r1, [sp, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	bfbb      	ittet	lt
 8008588:	425b      	neglt	r3, r3
 800858a:	f042 0202 	orrlt.w	r2, r2, #2
 800858e:	9307      	strge	r3, [sp, #28]
 8008590:	9307      	strlt	r3, [sp, #28]
 8008592:	bfb8      	it	lt
 8008594:	9204      	strlt	r2, [sp, #16]
 8008596:	7823      	ldrb	r3, [r4, #0]
 8008598:	2b2e      	cmp	r3, #46	; 0x2e
 800859a:	d10c      	bne.n	80085b6 <_vfiprintf_r+0x176>
 800859c:	7863      	ldrb	r3, [r4, #1]
 800859e:	2b2a      	cmp	r3, #42	; 0x2a
 80085a0:	d135      	bne.n	800860e <_vfiprintf_r+0x1ce>
 80085a2:	9b03      	ldr	r3, [sp, #12]
 80085a4:	1d1a      	adds	r2, r3, #4
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	9203      	str	r2, [sp, #12]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	bfb8      	it	lt
 80085ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80085b2:	3402      	adds	r4, #2
 80085b4:	9305      	str	r3, [sp, #20]
 80085b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800869c <_vfiprintf_r+0x25c>
 80085ba:	7821      	ldrb	r1, [r4, #0]
 80085bc:	2203      	movs	r2, #3
 80085be:	4650      	mov	r0, sl
 80085c0:	f7f7 fe0e 	bl	80001e0 <memchr>
 80085c4:	b140      	cbz	r0, 80085d8 <_vfiprintf_r+0x198>
 80085c6:	2340      	movs	r3, #64	; 0x40
 80085c8:	eba0 000a 	sub.w	r0, r0, sl
 80085cc:	fa03 f000 	lsl.w	r0, r3, r0
 80085d0:	9b04      	ldr	r3, [sp, #16]
 80085d2:	4303      	orrs	r3, r0
 80085d4:	3401      	adds	r4, #1
 80085d6:	9304      	str	r3, [sp, #16]
 80085d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085dc:	482c      	ldr	r0, [pc, #176]	; (8008690 <_vfiprintf_r+0x250>)
 80085de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085e2:	2206      	movs	r2, #6
 80085e4:	f7f7 fdfc 	bl	80001e0 <memchr>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d03f      	beq.n	800866c <_vfiprintf_r+0x22c>
 80085ec:	4b29      	ldr	r3, [pc, #164]	; (8008694 <_vfiprintf_r+0x254>)
 80085ee:	bb1b      	cbnz	r3, 8008638 <_vfiprintf_r+0x1f8>
 80085f0:	9b03      	ldr	r3, [sp, #12]
 80085f2:	3307      	adds	r3, #7
 80085f4:	f023 0307 	bic.w	r3, r3, #7
 80085f8:	3308      	adds	r3, #8
 80085fa:	9303      	str	r3, [sp, #12]
 80085fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085fe:	443b      	add	r3, r7
 8008600:	9309      	str	r3, [sp, #36]	; 0x24
 8008602:	e767      	b.n	80084d4 <_vfiprintf_r+0x94>
 8008604:	fb0c 3202 	mla	r2, ip, r2, r3
 8008608:	460c      	mov	r4, r1
 800860a:	2001      	movs	r0, #1
 800860c:	e7a5      	b.n	800855a <_vfiprintf_r+0x11a>
 800860e:	2300      	movs	r3, #0
 8008610:	3401      	adds	r4, #1
 8008612:	9305      	str	r3, [sp, #20]
 8008614:	4619      	mov	r1, r3
 8008616:	f04f 0c0a 	mov.w	ip, #10
 800861a:	4620      	mov	r0, r4
 800861c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008620:	3a30      	subs	r2, #48	; 0x30
 8008622:	2a09      	cmp	r2, #9
 8008624:	d903      	bls.n	800862e <_vfiprintf_r+0x1ee>
 8008626:	2b00      	cmp	r3, #0
 8008628:	d0c5      	beq.n	80085b6 <_vfiprintf_r+0x176>
 800862a:	9105      	str	r1, [sp, #20]
 800862c:	e7c3      	b.n	80085b6 <_vfiprintf_r+0x176>
 800862e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008632:	4604      	mov	r4, r0
 8008634:	2301      	movs	r3, #1
 8008636:	e7f0      	b.n	800861a <_vfiprintf_r+0x1da>
 8008638:	ab03      	add	r3, sp, #12
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	462a      	mov	r2, r5
 800863e:	4b16      	ldr	r3, [pc, #88]	; (8008698 <_vfiprintf_r+0x258>)
 8008640:	a904      	add	r1, sp, #16
 8008642:	4630      	mov	r0, r6
 8008644:	f3af 8000 	nop.w
 8008648:	4607      	mov	r7, r0
 800864a:	1c78      	adds	r0, r7, #1
 800864c:	d1d6      	bne.n	80085fc <_vfiprintf_r+0x1bc>
 800864e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008650:	07d9      	lsls	r1, r3, #31
 8008652:	d405      	bmi.n	8008660 <_vfiprintf_r+0x220>
 8008654:	89ab      	ldrh	r3, [r5, #12]
 8008656:	059a      	lsls	r2, r3, #22
 8008658:	d402      	bmi.n	8008660 <_vfiprintf_r+0x220>
 800865a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800865c:	f7ff fce7 	bl	800802e <__retarget_lock_release_recursive>
 8008660:	89ab      	ldrh	r3, [r5, #12]
 8008662:	065b      	lsls	r3, r3, #25
 8008664:	f53f af12 	bmi.w	800848c <_vfiprintf_r+0x4c>
 8008668:	9809      	ldr	r0, [sp, #36]	; 0x24
 800866a:	e711      	b.n	8008490 <_vfiprintf_r+0x50>
 800866c:	ab03      	add	r3, sp, #12
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	462a      	mov	r2, r5
 8008672:	4b09      	ldr	r3, [pc, #36]	; (8008698 <_vfiprintf_r+0x258>)
 8008674:	a904      	add	r1, sp, #16
 8008676:	4630      	mov	r0, r6
 8008678:	f000 f880 	bl	800877c <_printf_i>
 800867c:	e7e4      	b.n	8008648 <_vfiprintf_r+0x208>
 800867e:	bf00      	nop
 8008680:	080090a4 	.word	0x080090a4
 8008684:	080090c4 	.word	0x080090c4
 8008688:	08009084 	.word	0x08009084
 800868c:	080090e4 	.word	0x080090e4
 8008690:	080090ee 	.word	0x080090ee
 8008694:	00000000 	.word	0x00000000
 8008698:	0800841b 	.word	0x0800841b
 800869c:	080090ea 	.word	0x080090ea

080086a0 <_printf_common>:
 80086a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a4:	4616      	mov	r6, r2
 80086a6:	4699      	mov	r9, r3
 80086a8:	688a      	ldr	r2, [r1, #8]
 80086aa:	690b      	ldr	r3, [r1, #16]
 80086ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086b0:	4293      	cmp	r3, r2
 80086b2:	bfb8      	it	lt
 80086b4:	4613      	movlt	r3, r2
 80086b6:	6033      	str	r3, [r6, #0]
 80086b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086bc:	4607      	mov	r7, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	b10a      	cbz	r2, 80086c6 <_printf_common+0x26>
 80086c2:	3301      	adds	r3, #1
 80086c4:	6033      	str	r3, [r6, #0]
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	0699      	lsls	r1, r3, #26
 80086ca:	bf42      	ittt	mi
 80086cc:	6833      	ldrmi	r3, [r6, #0]
 80086ce:	3302      	addmi	r3, #2
 80086d0:	6033      	strmi	r3, [r6, #0]
 80086d2:	6825      	ldr	r5, [r4, #0]
 80086d4:	f015 0506 	ands.w	r5, r5, #6
 80086d8:	d106      	bne.n	80086e8 <_printf_common+0x48>
 80086da:	f104 0a19 	add.w	sl, r4, #25
 80086de:	68e3      	ldr	r3, [r4, #12]
 80086e0:	6832      	ldr	r2, [r6, #0]
 80086e2:	1a9b      	subs	r3, r3, r2
 80086e4:	42ab      	cmp	r3, r5
 80086e6:	dc26      	bgt.n	8008736 <_printf_common+0x96>
 80086e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086ec:	1e13      	subs	r3, r2, #0
 80086ee:	6822      	ldr	r2, [r4, #0]
 80086f0:	bf18      	it	ne
 80086f2:	2301      	movne	r3, #1
 80086f4:	0692      	lsls	r2, r2, #26
 80086f6:	d42b      	bmi.n	8008750 <_printf_common+0xb0>
 80086f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086fc:	4649      	mov	r1, r9
 80086fe:	4638      	mov	r0, r7
 8008700:	47c0      	blx	r8
 8008702:	3001      	adds	r0, #1
 8008704:	d01e      	beq.n	8008744 <_printf_common+0xa4>
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	68e5      	ldr	r5, [r4, #12]
 800870a:	6832      	ldr	r2, [r6, #0]
 800870c:	f003 0306 	and.w	r3, r3, #6
 8008710:	2b04      	cmp	r3, #4
 8008712:	bf08      	it	eq
 8008714:	1aad      	subeq	r5, r5, r2
 8008716:	68a3      	ldr	r3, [r4, #8]
 8008718:	6922      	ldr	r2, [r4, #16]
 800871a:	bf0c      	ite	eq
 800871c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008720:	2500      	movne	r5, #0
 8008722:	4293      	cmp	r3, r2
 8008724:	bfc4      	itt	gt
 8008726:	1a9b      	subgt	r3, r3, r2
 8008728:	18ed      	addgt	r5, r5, r3
 800872a:	2600      	movs	r6, #0
 800872c:	341a      	adds	r4, #26
 800872e:	42b5      	cmp	r5, r6
 8008730:	d11a      	bne.n	8008768 <_printf_common+0xc8>
 8008732:	2000      	movs	r0, #0
 8008734:	e008      	b.n	8008748 <_printf_common+0xa8>
 8008736:	2301      	movs	r3, #1
 8008738:	4652      	mov	r2, sl
 800873a:	4649      	mov	r1, r9
 800873c:	4638      	mov	r0, r7
 800873e:	47c0      	blx	r8
 8008740:	3001      	adds	r0, #1
 8008742:	d103      	bne.n	800874c <_printf_common+0xac>
 8008744:	f04f 30ff 	mov.w	r0, #4294967295
 8008748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800874c:	3501      	adds	r5, #1
 800874e:	e7c6      	b.n	80086de <_printf_common+0x3e>
 8008750:	18e1      	adds	r1, r4, r3
 8008752:	1c5a      	adds	r2, r3, #1
 8008754:	2030      	movs	r0, #48	; 0x30
 8008756:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800875a:	4422      	add	r2, r4
 800875c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008760:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008764:	3302      	adds	r3, #2
 8008766:	e7c7      	b.n	80086f8 <_printf_common+0x58>
 8008768:	2301      	movs	r3, #1
 800876a:	4622      	mov	r2, r4
 800876c:	4649      	mov	r1, r9
 800876e:	4638      	mov	r0, r7
 8008770:	47c0      	blx	r8
 8008772:	3001      	adds	r0, #1
 8008774:	d0e6      	beq.n	8008744 <_printf_common+0xa4>
 8008776:	3601      	adds	r6, #1
 8008778:	e7d9      	b.n	800872e <_printf_common+0x8e>
	...

0800877c <_printf_i>:
 800877c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008780:	460c      	mov	r4, r1
 8008782:	4691      	mov	r9, r2
 8008784:	7e27      	ldrb	r7, [r4, #24]
 8008786:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008788:	2f78      	cmp	r7, #120	; 0x78
 800878a:	4680      	mov	r8, r0
 800878c:	469a      	mov	sl, r3
 800878e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008792:	d807      	bhi.n	80087a4 <_printf_i+0x28>
 8008794:	2f62      	cmp	r7, #98	; 0x62
 8008796:	d80a      	bhi.n	80087ae <_printf_i+0x32>
 8008798:	2f00      	cmp	r7, #0
 800879a:	f000 80d8 	beq.w	800894e <_printf_i+0x1d2>
 800879e:	2f58      	cmp	r7, #88	; 0x58
 80087a0:	f000 80a3 	beq.w	80088ea <_printf_i+0x16e>
 80087a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087ac:	e03a      	b.n	8008824 <_printf_i+0xa8>
 80087ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087b2:	2b15      	cmp	r3, #21
 80087b4:	d8f6      	bhi.n	80087a4 <_printf_i+0x28>
 80087b6:	a001      	add	r0, pc, #4	; (adr r0, 80087bc <_printf_i+0x40>)
 80087b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80087bc:	08008815 	.word	0x08008815
 80087c0:	08008829 	.word	0x08008829
 80087c4:	080087a5 	.word	0x080087a5
 80087c8:	080087a5 	.word	0x080087a5
 80087cc:	080087a5 	.word	0x080087a5
 80087d0:	080087a5 	.word	0x080087a5
 80087d4:	08008829 	.word	0x08008829
 80087d8:	080087a5 	.word	0x080087a5
 80087dc:	080087a5 	.word	0x080087a5
 80087e0:	080087a5 	.word	0x080087a5
 80087e4:	080087a5 	.word	0x080087a5
 80087e8:	08008935 	.word	0x08008935
 80087ec:	08008859 	.word	0x08008859
 80087f0:	08008917 	.word	0x08008917
 80087f4:	080087a5 	.word	0x080087a5
 80087f8:	080087a5 	.word	0x080087a5
 80087fc:	08008957 	.word	0x08008957
 8008800:	080087a5 	.word	0x080087a5
 8008804:	08008859 	.word	0x08008859
 8008808:	080087a5 	.word	0x080087a5
 800880c:	080087a5 	.word	0x080087a5
 8008810:	0800891f 	.word	0x0800891f
 8008814:	680b      	ldr	r3, [r1, #0]
 8008816:	1d1a      	adds	r2, r3, #4
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	600a      	str	r2, [r1, #0]
 800881c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008820:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008824:	2301      	movs	r3, #1
 8008826:	e0a3      	b.n	8008970 <_printf_i+0x1f4>
 8008828:	6825      	ldr	r5, [r4, #0]
 800882a:	6808      	ldr	r0, [r1, #0]
 800882c:	062e      	lsls	r6, r5, #24
 800882e:	f100 0304 	add.w	r3, r0, #4
 8008832:	d50a      	bpl.n	800884a <_printf_i+0xce>
 8008834:	6805      	ldr	r5, [r0, #0]
 8008836:	600b      	str	r3, [r1, #0]
 8008838:	2d00      	cmp	r5, #0
 800883a:	da03      	bge.n	8008844 <_printf_i+0xc8>
 800883c:	232d      	movs	r3, #45	; 0x2d
 800883e:	426d      	negs	r5, r5
 8008840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008844:	485e      	ldr	r0, [pc, #376]	; (80089c0 <_printf_i+0x244>)
 8008846:	230a      	movs	r3, #10
 8008848:	e019      	b.n	800887e <_printf_i+0x102>
 800884a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800884e:	6805      	ldr	r5, [r0, #0]
 8008850:	600b      	str	r3, [r1, #0]
 8008852:	bf18      	it	ne
 8008854:	b22d      	sxthne	r5, r5
 8008856:	e7ef      	b.n	8008838 <_printf_i+0xbc>
 8008858:	680b      	ldr	r3, [r1, #0]
 800885a:	6825      	ldr	r5, [r4, #0]
 800885c:	1d18      	adds	r0, r3, #4
 800885e:	6008      	str	r0, [r1, #0]
 8008860:	0628      	lsls	r0, r5, #24
 8008862:	d501      	bpl.n	8008868 <_printf_i+0xec>
 8008864:	681d      	ldr	r5, [r3, #0]
 8008866:	e002      	b.n	800886e <_printf_i+0xf2>
 8008868:	0669      	lsls	r1, r5, #25
 800886a:	d5fb      	bpl.n	8008864 <_printf_i+0xe8>
 800886c:	881d      	ldrh	r5, [r3, #0]
 800886e:	4854      	ldr	r0, [pc, #336]	; (80089c0 <_printf_i+0x244>)
 8008870:	2f6f      	cmp	r7, #111	; 0x6f
 8008872:	bf0c      	ite	eq
 8008874:	2308      	moveq	r3, #8
 8008876:	230a      	movne	r3, #10
 8008878:	2100      	movs	r1, #0
 800887a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800887e:	6866      	ldr	r6, [r4, #4]
 8008880:	60a6      	str	r6, [r4, #8]
 8008882:	2e00      	cmp	r6, #0
 8008884:	bfa2      	ittt	ge
 8008886:	6821      	ldrge	r1, [r4, #0]
 8008888:	f021 0104 	bicge.w	r1, r1, #4
 800888c:	6021      	strge	r1, [r4, #0]
 800888e:	b90d      	cbnz	r5, 8008894 <_printf_i+0x118>
 8008890:	2e00      	cmp	r6, #0
 8008892:	d04d      	beq.n	8008930 <_printf_i+0x1b4>
 8008894:	4616      	mov	r6, r2
 8008896:	fbb5 f1f3 	udiv	r1, r5, r3
 800889a:	fb03 5711 	mls	r7, r3, r1, r5
 800889e:	5dc7      	ldrb	r7, [r0, r7]
 80088a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088a4:	462f      	mov	r7, r5
 80088a6:	42bb      	cmp	r3, r7
 80088a8:	460d      	mov	r5, r1
 80088aa:	d9f4      	bls.n	8008896 <_printf_i+0x11a>
 80088ac:	2b08      	cmp	r3, #8
 80088ae:	d10b      	bne.n	80088c8 <_printf_i+0x14c>
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	07df      	lsls	r7, r3, #31
 80088b4:	d508      	bpl.n	80088c8 <_printf_i+0x14c>
 80088b6:	6923      	ldr	r3, [r4, #16]
 80088b8:	6861      	ldr	r1, [r4, #4]
 80088ba:	4299      	cmp	r1, r3
 80088bc:	bfde      	ittt	le
 80088be:	2330      	movle	r3, #48	; 0x30
 80088c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088c8:	1b92      	subs	r2, r2, r6
 80088ca:	6122      	str	r2, [r4, #16]
 80088cc:	f8cd a000 	str.w	sl, [sp]
 80088d0:	464b      	mov	r3, r9
 80088d2:	aa03      	add	r2, sp, #12
 80088d4:	4621      	mov	r1, r4
 80088d6:	4640      	mov	r0, r8
 80088d8:	f7ff fee2 	bl	80086a0 <_printf_common>
 80088dc:	3001      	adds	r0, #1
 80088de:	d14c      	bne.n	800897a <_printf_i+0x1fe>
 80088e0:	f04f 30ff 	mov.w	r0, #4294967295
 80088e4:	b004      	add	sp, #16
 80088e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ea:	4835      	ldr	r0, [pc, #212]	; (80089c0 <_printf_i+0x244>)
 80088ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	680e      	ldr	r6, [r1, #0]
 80088f4:	061f      	lsls	r7, r3, #24
 80088f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80088fa:	600e      	str	r6, [r1, #0]
 80088fc:	d514      	bpl.n	8008928 <_printf_i+0x1ac>
 80088fe:	07d9      	lsls	r1, r3, #31
 8008900:	bf44      	itt	mi
 8008902:	f043 0320 	orrmi.w	r3, r3, #32
 8008906:	6023      	strmi	r3, [r4, #0]
 8008908:	b91d      	cbnz	r5, 8008912 <_printf_i+0x196>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	f023 0320 	bic.w	r3, r3, #32
 8008910:	6023      	str	r3, [r4, #0]
 8008912:	2310      	movs	r3, #16
 8008914:	e7b0      	b.n	8008878 <_printf_i+0xfc>
 8008916:	6823      	ldr	r3, [r4, #0]
 8008918:	f043 0320 	orr.w	r3, r3, #32
 800891c:	6023      	str	r3, [r4, #0]
 800891e:	2378      	movs	r3, #120	; 0x78
 8008920:	4828      	ldr	r0, [pc, #160]	; (80089c4 <_printf_i+0x248>)
 8008922:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008926:	e7e3      	b.n	80088f0 <_printf_i+0x174>
 8008928:	065e      	lsls	r6, r3, #25
 800892a:	bf48      	it	mi
 800892c:	b2ad      	uxthmi	r5, r5
 800892e:	e7e6      	b.n	80088fe <_printf_i+0x182>
 8008930:	4616      	mov	r6, r2
 8008932:	e7bb      	b.n	80088ac <_printf_i+0x130>
 8008934:	680b      	ldr	r3, [r1, #0]
 8008936:	6826      	ldr	r6, [r4, #0]
 8008938:	6960      	ldr	r0, [r4, #20]
 800893a:	1d1d      	adds	r5, r3, #4
 800893c:	600d      	str	r5, [r1, #0]
 800893e:	0635      	lsls	r5, r6, #24
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	d501      	bpl.n	8008948 <_printf_i+0x1cc>
 8008944:	6018      	str	r0, [r3, #0]
 8008946:	e002      	b.n	800894e <_printf_i+0x1d2>
 8008948:	0671      	lsls	r1, r6, #25
 800894a:	d5fb      	bpl.n	8008944 <_printf_i+0x1c8>
 800894c:	8018      	strh	r0, [r3, #0]
 800894e:	2300      	movs	r3, #0
 8008950:	6123      	str	r3, [r4, #16]
 8008952:	4616      	mov	r6, r2
 8008954:	e7ba      	b.n	80088cc <_printf_i+0x150>
 8008956:	680b      	ldr	r3, [r1, #0]
 8008958:	1d1a      	adds	r2, r3, #4
 800895a:	600a      	str	r2, [r1, #0]
 800895c:	681e      	ldr	r6, [r3, #0]
 800895e:	6862      	ldr	r2, [r4, #4]
 8008960:	2100      	movs	r1, #0
 8008962:	4630      	mov	r0, r6
 8008964:	f7f7 fc3c 	bl	80001e0 <memchr>
 8008968:	b108      	cbz	r0, 800896e <_printf_i+0x1f2>
 800896a:	1b80      	subs	r0, r0, r6
 800896c:	6060      	str	r0, [r4, #4]
 800896e:	6863      	ldr	r3, [r4, #4]
 8008970:	6123      	str	r3, [r4, #16]
 8008972:	2300      	movs	r3, #0
 8008974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008978:	e7a8      	b.n	80088cc <_printf_i+0x150>
 800897a:	6923      	ldr	r3, [r4, #16]
 800897c:	4632      	mov	r2, r6
 800897e:	4649      	mov	r1, r9
 8008980:	4640      	mov	r0, r8
 8008982:	47d0      	blx	sl
 8008984:	3001      	adds	r0, #1
 8008986:	d0ab      	beq.n	80088e0 <_printf_i+0x164>
 8008988:	6823      	ldr	r3, [r4, #0]
 800898a:	079b      	lsls	r3, r3, #30
 800898c:	d413      	bmi.n	80089b6 <_printf_i+0x23a>
 800898e:	68e0      	ldr	r0, [r4, #12]
 8008990:	9b03      	ldr	r3, [sp, #12]
 8008992:	4298      	cmp	r0, r3
 8008994:	bfb8      	it	lt
 8008996:	4618      	movlt	r0, r3
 8008998:	e7a4      	b.n	80088e4 <_printf_i+0x168>
 800899a:	2301      	movs	r3, #1
 800899c:	4632      	mov	r2, r6
 800899e:	4649      	mov	r1, r9
 80089a0:	4640      	mov	r0, r8
 80089a2:	47d0      	blx	sl
 80089a4:	3001      	adds	r0, #1
 80089a6:	d09b      	beq.n	80088e0 <_printf_i+0x164>
 80089a8:	3501      	adds	r5, #1
 80089aa:	68e3      	ldr	r3, [r4, #12]
 80089ac:	9903      	ldr	r1, [sp, #12]
 80089ae:	1a5b      	subs	r3, r3, r1
 80089b0:	42ab      	cmp	r3, r5
 80089b2:	dcf2      	bgt.n	800899a <_printf_i+0x21e>
 80089b4:	e7eb      	b.n	800898e <_printf_i+0x212>
 80089b6:	2500      	movs	r5, #0
 80089b8:	f104 0619 	add.w	r6, r4, #25
 80089bc:	e7f5      	b.n	80089aa <_printf_i+0x22e>
 80089be:	bf00      	nop
 80089c0:	080090f5 	.word	0x080090f5
 80089c4:	08009106 	.word	0x08009106

080089c8 <_read_r>:
 80089c8:	b538      	push	{r3, r4, r5, lr}
 80089ca:	4d07      	ldr	r5, [pc, #28]	; (80089e8 <_read_r+0x20>)
 80089cc:	4604      	mov	r4, r0
 80089ce:	4608      	mov	r0, r1
 80089d0:	4611      	mov	r1, r2
 80089d2:	2200      	movs	r2, #0
 80089d4:	602a      	str	r2, [r5, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	f7fa fd10 	bl	80033fc <_read>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_read_r+0x1e>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_read_r+0x1e>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	200005d4 	.word	0x200005d4

080089ec <_fstat_r>:
 80089ec:	b538      	push	{r3, r4, r5, lr}
 80089ee:	4d07      	ldr	r5, [pc, #28]	; (8008a0c <_fstat_r+0x20>)
 80089f0:	2300      	movs	r3, #0
 80089f2:	4604      	mov	r4, r0
 80089f4:	4608      	mov	r0, r1
 80089f6:	4611      	mov	r1, r2
 80089f8:	602b      	str	r3, [r5, #0]
 80089fa:	f7fa fd28 	bl	800344e <_fstat>
 80089fe:	1c43      	adds	r3, r0, #1
 8008a00:	d102      	bne.n	8008a08 <_fstat_r+0x1c>
 8008a02:	682b      	ldr	r3, [r5, #0]
 8008a04:	b103      	cbz	r3, 8008a08 <_fstat_r+0x1c>
 8008a06:	6023      	str	r3, [r4, #0]
 8008a08:	bd38      	pop	{r3, r4, r5, pc}
 8008a0a:	bf00      	nop
 8008a0c:	200005d4 	.word	0x200005d4

08008a10 <_isatty_r>:
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4d06      	ldr	r5, [pc, #24]	; (8008a2c <_isatty_r+0x1c>)
 8008a14:	2300      	movs	r3, #0
 8008a16:	4604      	mov	r4, r0
 8008a18:	4608      	mov	r0, r1
 8008a1a:	602b      	str	r3, [r5, #0]
 8008a1c:	f7fa fd27 	bl	800346e <_isatty>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	d102      	bne.n	8008a2a <_isatty_r+0x1a>
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	b103      	cbz	r3, 8008a2a <_isatty_r+0x1a>
 8008a28:	6023      	str	r3, [r4, #0]
 8008a2a:	bd38      	pop	{r3, r4, r5, pc}
 8008a2c:	200005d4 	.word	0x200005d4

08008a30 <memmove>:
 8008a30:	4288      	cmp	r0, r1
 8008a32:	b510      	push	{r4, lr}
 8008a34:	eb01 0402 	add.w	r4, r1, r2
 8008a38:	d902      	bls.n	8008a40 <memmove+0x10>
 8008a3a:	4284      	cmp	r4, r0
 8008a3c:	4623      	mov	r3, r4
 8008a3e:	d807      	bhi.n	8008a50 <memmove+0x20>
 8008a40:	1e43      	subs	r3, r0, #1
 8008a42:	42a1      	cmp	r1, r4
 8008a44:	d008      	beq.n	8008a58 <memmove+0x28>
 8008a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a4e:	e7f8      	b.n	8008a42 <memmove+0x12>
 8008a50:	4402      	add	r2, r0
 8008a52:	4601      	mov	r1, r0
 8008a54:	428a      	cmp	r2, r1
 8008a56:	d100      	bne.n	8008a5a <memmove+0x2a>
 8008a58:	bd10      	pop	{r4, pc}
 8008a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a62:	e7f7      	b.n	8008a54 <memmove+0x24>

08008a64 <_realloc_r>:
 8008a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a66:	4607      	mov	r7, r0
 8008a68:	4614      	mov	r4, r2
 8008a6a:	460e      	mov	r6, r1
 8008a6c:	b921      	cbnz	r1, 8008a78 <_realloc_r+0x14>
 8008a6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a72:	4611      	mov	r1, r2
 8008a74:	f7fe bee4 	b.w	8007840 <_malloc_r>
 8008a78:	b922      	cbnz	r2, 8008a84 <_realloc_r+0x20>
 8008a7a:	f7fe fe91 	bl	80077a0 <_free_r>
 8008a7e:	4625      	mov	r5, r4
 8008a80:	4628      	mov	r0, r5
 8008a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a84:	f000 f814 	bl	8008ab0 <_malloc_usable_size_r>
 8008a88:	42a0      	cmp	r0, r4
 8008a8a:	d20f      	bcs.n	8008aac <_realloc_r+0x48>
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	4638      	mov	r0, r7
 8008a90:	f7fe fed6 	bl	8007840 <_malloc_r>
 8008a94:	4605      	mov	r5, r0
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d0f2      	beq.n	8008a80 <_realloc_r+0x1c>
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	f7fe fe69 	bl	8007774 <memcpy>
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	4638      	mov	r0, r7
 8008aa6:	f7fe fe7b 	bl	80077a0 <_free_r>
 8008aaa:	e7e9      	b.n	8008a80 <_realloc_r+0x1c>
 8008aac:	4635      	mov	r5, r6
 8008aae:	e7e7      	b.n	8008a80 <_realloc_r+0x1c>

08008ab0 <_malloc_usable_size_r>:
 8008ab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ab4:	1f18      	subs	r0, r3, #4
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bfbc      	itt	lt
 8008aba:	580b      	ldrlt	r3, [r1, r0]
 8008abc:	18c0      	addlt	r0, r0, r3
 8008abe:	4770      	bx	lr

08008ac0 <_init>:
 8008ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac2:	bf00      	nop
 8008ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ac6:	bc08      	pop	{r3}
 8008ac8:	469e      	mov	lr, r3
 8008aca:	4770      	bx	lr

08008acc <_fini>:
 8008acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ace:	bf00      	nop
 8008ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ad2:	bc08      	pop	{r3}
 8008ad4:	469e      	mov	lr, r3
 8008ad6:	4770      	bx	lr
