Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-FPMN7V7
Date:        Wed Jan 30 12:08:14 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch mux2_mux2_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr to C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\backup\mux2_mux2.srr
log file: "C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Jan 30 12:08:15 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr to C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srf
log file: "C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr"
Running: mux2 in foreground

Running proj_1|mux2

Running: compile (Compile) on proj_1|mux2
# Wed Jan 30 12:08:15 2019

Running: compile_flow (Compile Process) on proj_1|mux2
# Wed Jan 30 12:08:15 2019

Running: compiler (Compile Input) on proj_1|mux2
# Wed Jan 30 12:08:15 2019

compiler completed
# Wed Jan 30 12:08:16 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mux2
# Wed Jan 30 12:08:16 2019

multi_srs_gen completed
# Wed Jan 30 12:08:17 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr to C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srf
Complete: Compile Process on proj_1|mux2

Running: premap (Pre-mapping) on proj_1|mux2
# Wed Jan 30 12:08:17 2019

premap completed
# Wed Jan 30 12:08:18 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|mux2

Running: map (Map) on proj_1|mux2
# Wed Jan 30 12:08:18 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mux2
# Wed Jan 30 12:08:18 2019
Copied C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\synwork\mux2_mux2_m.srm to C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srm

fpga_mapper completed
# Wed Jan 30 12:08:20 2019

Return Code: 0
Run Time:00h:00m:02s
Complete: Map on proj_1|mux2
Copied C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srr to C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\mux2_mux2.srf
Complete: Logic Synthesis on proj_1|mux2
TCL script complete: "mux2_mux2_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Sergio Luna\Desktop\Arquitectura\mux00\mux2\proj_1.prj
batch mode default:no
