

================================================================
== Vitis HLS Report for 'inference_Pipeline_VITIS_LOOP_76_1'
================================================================
* Date:           Fri Jan  6 21:26:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  15.460 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      265|      265|  13.250 us|  13.250 us|  265|  265|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |      263|      263|        24|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 16, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%linear_biases_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_15_load"   --->   Operation 46 'read' 'linear_biases_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%linear_biases_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_14_load"   --->   Operation 47 'read' 'linear_biases_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%linear_biases_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_13_load"   --->   Operation 48 'read' 'linear_biases_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%linear_biases_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_12_load"   --->   Operation 49 'read' 'linear_biases_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%linear_biases_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_11_load"   --->   Operation 50 'read' 'linear_biases_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%linear_biases_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_10_load"   --->   Operation 51 'read' 'linear_biases_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%linear_biases_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_9_load"   --->   Operation 52 'read' 'linear_biases_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%linear_biases_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_8_load"   --->   Operation 53 'read' 'linear_biases_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%linear_biases_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_7_load"   --->   Operation 54 'read' 'linear_biases_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%linear_biases_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_6_load"   --->   Operation 55 'read' 'linear_biases_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%linear_biases_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_5_load"   --->   Operation 56 'read' 'linear_biases_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%linear_biases_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_4_load"   --->   Operation 57 'read' 'linear_biases_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%linear_biases_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_3_load"   --->   Operation 58 'read' 'linear_biases_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%linear_biases_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_2_load"   --->   Operation 59 'read' 'linear_biases_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%linear_biases_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_1_load"   --->   Operation 60 'read' 'linear_biases_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%linear_biases_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_0_load"   --->   Operation 61 'read' 'linear_biases_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_78_2.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [HLS_CNN.cpp:76]   --->   Operation 64 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_13 = getelementptr i32 %linear_weights_15, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 65 'getelementptr' 'linear_weights_15_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_13 = getelementptr i32 %linear_weights_14, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 66 'getelementptr' 'linear_weights_14_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_13 = getelementptr i32 %linear_weights_13, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 67 'getelementptr' 'linear_weights_13_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_13 = getelementptr i32 %linear_weights_12, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 68 'getelementptr' 'linear_weights_12_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_13 = getelementptr i32 %linear_weights_11, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 69 'getelementptr' 'linear_weights_11_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_13 = getelementptr i32 %linear_weights_10, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 70 'getelementptr' 'linear_weights_10_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_13 = getelementptr i32 %linear_weights_9, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 71 'getelementptr' 'linear_weights_9_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_13 = getelementptr i32 %linear_weights_8, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 72 'getelementptr' 'linear_weights_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_13 = getelementptr i32 %linear_weights_7, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 73 'getelementptr' 'linear_weights_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_13 = getelementptr i32 %linear_weights_6, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 74 'getelementptr' 'linear_weights_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_13 = getelementptr i32 %linear_weights_5, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 75 'getelementptr' 'linear_weights_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_13 = getelementptr i32 %linear_weights_4, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 76 'getelementptr' 'linear_weights_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_13 = getelementptr i32 %linear_weights_3, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 77 'getelementptr' 'linear_weights_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_13 = getelementptr i32 %linear_weights_2, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 78 'getelementptr' 'linear_weights_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_13 = getelementptr i32 %linear_weights_1, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 79 'getelementptr' 'linear_weights_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_13 = getelementptr i32 %linear_weights_0, i64 0, i64 2" [HLS_CNN.cpp:79]   --->   Operation 80 'getelementptr' 'linear_weights_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_14 = getelementptr i32 %linear_weights_15, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 81 'getelementptr' 'linear_weights_15_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_14 = getelementptr i32 %linear_weights_14, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 82 'getelementptr' 'linear_weights_14_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_14 = getelementptr i32 %linear_weights_13, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 83 'getelementptr' 'linear_weights_13_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_14 = getelementptr i32 %linear_weights_12, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 84 'getelementptr' 'linear_weights_12_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_14 = getelementptr i32 %linear_weights_11, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 85 'getelementptr' 'linear_weights_11_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_14 = getelementptr i32 %linear_weights_10, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 86 'getelementptr' 'linear_weights_10_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_14 = getelementptr i32 %linear_weights_9, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 87 'getelementptr' 'linear_weights_9_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_14 = getelementptr i32 %linear_weights_8, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 88 'getelementptr' 'linear_weights_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_14 = getelementptr i32 %linear_weights_7, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 89 'getelementptr' 'linear_weights_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_14 = getelementptr i32 %linear_weights_6, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 90 'getelementptr' 'linear_weights_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_14 = getelementptr i32 %linear_weights_5, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 91 'getelementptr' 'linear_weights_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_14 = getelementptr i32 %linear_weights_4, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 92 'getelementptr' 'linear_weights_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_14 = getelementptr i32 %linear_weights_3, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 93 'getelementptr' 'linear_weights_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_14 = getelementptr i32 %linear_weights_2, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 94 'getelementptr' 'linear_weights_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_14 = getelementptr i32 %linear_weights_1, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 95 'getelementptr' 'linear_weights_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_14 = getelementptr i32 %linear_weights_0, i64 0, i64 1" [HLS_CNN.cpp:79]   --->   Operation 96 'getelementptr' 'linear_weights_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.36ns)   --->   "%icmp_ln76 = icmp_eq  i5 %i_1, i5 16" [HLS_CNN.cpp:76]   --->   Operation 97 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln76 = add i5 %i_1, i5 1" [HLS_CNN.cpp:76]   --->   Operation 98 'add' 'add_ln76' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_78_2.i.split, void %_Z6linearRN3hls6streamI6ap_intILi16EELi0EEES4_PA16_KiPS5_.exit.exitStub" [HLS_CNN.cpp:76]   --->   Operation 99 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (2.32ns)   --->   "%linear_weights_0_load_1 = load i4 %linear_weights_0_addr_14" [HLS_CNN.cpp:79]   --->   Operation 100 'load' 'linear_weights_0_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%linear_weights_1_load_1 = load i4 %linear_weights_1_addr_14" [HLS_CNN.cpp:79]   --->   Operation 101 'load' 'linear_weights_1_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%linear_weights_2_load_1 = load i4 %linear_weights_2_addr_14" [HLS_CNN.cpp:79]   --->   Operation 102 'load' 'linear_weights_2_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%linear_weights_3_load_1 = load i4 %linear_weights_3_addr_14" [HLS_CNN.cpp:79]   --->   Operation 103 'load' 'linear_weights_3_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%linear_weights_4_load_1 = load i4 %linear_weights_4_addr_14" [HLS_CNN.cpp:79]   --->   Operation 104 'load' 'linear_weights_4_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%linear_weights_5_load_1 = load i4 %linear_weights_5_addr_14" [HLS_CNN.cpp:79]   --->   Operation 105 'load' 'linear_weights_5_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [2/2] (2.32ns)   --->   "%linear_weights_6_load_1 = load i4 %linear_weights_6_addr_14" [HLS_CNN.cpp:79]   --->   Operation 106 'load' 'linear_weights_6_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%linear_weights_7_load_1 = load i4 %linear_weights_7_addr_14" [HLS_CNN.cpp:79]   --->   Operation 107 'load' 'linear_weights_7_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%linear_weights_8_load_1 = load i4 %linear_weights_8_addr_14" [HLS_CNN.cpp:79]   --->   Operation 108 'load' 'linear_weights_8_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 109 [2/2] (2.32ns)   --->   "%linear_weights_9_load_1 = load i4 %linear_weights_9_addr_14" [HLS_CNN.cpp:79]   --->   Operation 109 'load' 'linear_weights_9_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%linear_weights_10_load_1 = load i4 %linear_weights_10_addr_14" [HLS_CNN.cpp:79]   --->   Operation 110 'load' 'linear_weights_10_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%linear_weights_11_load_1 = load i4 %linear_weights_11_addr_14" [HLS_CNN.cpp:79]   --->   Operation 111 'load' 'linear_weights_11_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [2/2] (2.32ns)   --->   "%linear_weights_12_load_1 = load i4 %linear_weights_12_addr_14" [HLS_CNN.cpp:79]   --->   Operation 112 'load' 'linear_weights_12_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%linear_weights_13_load_1 = load i4 %linear_weights_13_addr_14" [HLS_CNN.cpp:79]   --->   Operation 113 'load' 'linear_weights_13_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%linear_weights_14_load_1 = load i4 %linear_weights_14_addr_14" [HLS_CNN.cpp:79]   --->   Operation 114 'load' 'linear_weights_14_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 115 [2/2] (2.32ns)   --->   "%linear_weights_15_load_1 = load i4 %linear_weights_15_addr_14" [HLS_CNN.cpp:79]   --->   Operation 115 'load' 'linear_weights_15_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 116 [2/2] (2.32ns)   --->   "%linear_weights_0_load_2 = load i4 %linear_weights_0_addr_13" [HLS_CNN.cpp:79]   --->   Operation 116 'load' 'linear_weights_0_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%linear_weights_1_load_2 = load i4 %linear_weights_1_addr_13" [HLS_CNN.cpp:79]   --->   Operation 117 'load' 'linear_weights_1_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 118 [2/2] (2.32ns)   --->   "%linear_weights_2_load_2 = load i4 %linear_weights_2_addr_13" [HLS_CNN.cpp:79]   --->   Operation 118 'load' 'linear_weights_2_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%linear_weights_3_load_2 = load i4 %linear_weights_3_addr_13" [HLS_CNN.cpp:79]   --->   Operation 119 'load' 'linear_weights_3_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 120 [2/2] (2.32ns)   --->   "%linear_weights_4_load_2 = load i4 %linear_weights_4_addr_13" [HLS_CNN.cpp:79]   --->   Operation 120 'load' 'linear_weights_4_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%linear_weights_5_load_2 = load i4 %linear_weights_5_addr_13" [HLS_CNN.cpp:79]   --->   Operation 121 'load' 'linear_weights_5_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 122 [2/2] (2.32ns)   --->   "%linear_weights_6_load_2 = load i4 %linear_weights_6_addr_13" [HLS_CNN.cpp:79]   --->   Operation 122 'load' 'linear_weights_6_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 123 [2/2] (2.32ns)   --->   "%linear_weights_7_load_2 = load i4 %linear_weights_7_addr_13" [HLS_CNN.cpp:79]   --->   Operation 123 'load' 'linear_weights_7_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%linear_weights_8_load_2 = load i4 %linear_weights_8_addr_13" [HLS_CNN.cpp:79]   --->   Operation 124 'load' 'linear_weights_8_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 125 [2/2] (2.32ns)   --->   "%linear_weights_9_load_2 = load i4 %linear_weights_9_addr_13" [HLS_CNN.cpp:79]   --->   Operation 125 'load' 'linear_weights_9_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 126 [2/2] (2.32ns)   --->   "%linear_weights_10_load_2 = load i4 %linear_weights_10_addr_13" [HLS_CNN.cpp:79]   --->   Operation 126 'load' 'linear_weights_10_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 127 [2/2] (2.32ns)   --->   "%linear_weights_11_load_2 = load i4 %linear_weights_11_addr_13" [HLS_CNN.cpp:79]   --->   Operation 127 'load' 'linear_weights_11_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 128 [2/2] (2.32ns)   --->   "%linear_weights_12_load_2 = load i4 %linear_weights_12_addr_13" [HLS_CNN.cpp:79]   --->   Operation 128 'load' 'linear_weights_12_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 129 [2/2] (2.32ns)   --->   "%linear_weights_13_load_2 = load i4 %linear_weights_13_addr_13" [HLS_CNN.cpp:79]   --->   Operation 129 'load' 'linear_weights_13_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 130 [2/2] (2.32ns)   --->   "%linear_weights_14_load_2 = load i4 %linear_weights_14_addr_13" [HLS_CNN.cpp:79]   --->   Operation 130 'load' 'linear_weights_14_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 131 [2/2] (2.32ns)   --->   "%linear_weights_15_load_2 = load i4 %linear_weights_15_addr_13" [HLS_CNN.cpp:79]   --->   Operation 131 'load' 'linear_weights_15_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 132 [1/1] (2.06ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_biases_0_load_read, i32 %linear_biases_1_load_read, i32 %linear_biases_2_load_read, i32 %linear_biases_3_load_read, i32 %linear_biases_4_load_read, i32 %linear_biases_5_load_read, i32 %linear_biases_6_load_read, i32 %linear_biases_7_load_read, i32 %linear_biases_8_load_read, i32 %linear_biases_9_load_read, i32 %linear_biases_10_load_read, i32 %linear_biases_11_load_read, i32 %linear_biases_12_load_read, i32 %linear_biases_13_load_read, i32 %linear_biases_14_load_read, i32 %linear_biases_15_load_read, i5 %i_1" [HLS_CNN.cpp:81]   --->   Operation 132 'mux' 'tmp_2' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %tmp_2" [HLS_CNN.cpp:81]   --->   Operation 133 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 %add_ln76, i5 %i" [HLS_CNN.cpp:76]   --->   Operation 134 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_9 = getelementptr i32 %linear_weights_15, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 135 'getelementptr' 'linear_weights_15_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_9 = getelementptr i32 %linear_weights_14, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 136 'getelementptr' 'linear_weights_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_9 = getelementptr i32 %linear_weights_13, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 137 'getelementptr' 'linear_weights_13_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_9 = getelementptr i32 %linear_weights_12, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 138 'getelementptr' 'linear_weights_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_9 = getelementptr i32 %linear_weights_11, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 139 'getelementptr' 'linear_weights_11_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_9 = getelementptr i32 %linear_weights_10, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 140 'getelementptr' 'linear_weights_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_9 = getelementptr i32 %linear_weights_9, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 141 'getelementptr' 'linear_weights_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_9 = getelementptr i32 %linear_weights_8, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 142 'getelementptr' 'linear_weights_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_9 = getelementptr i32 %linear_weights_7, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 143 'getelementptr' 'linear_weights_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_9 = getelementptr i32 %linear_weights_6, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 144 'getelementptr' 'linear_weights_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_9 = getelementptr i32 %linear_weights_5, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 145 'getelementptr' 'linear_weights_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_9 = getelementptr i32 %linear_weights_4, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 146 'getelementptr' 'linear_weights_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_9 = getelementptr i32 %linear_weights_3, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 147 'getelementptr' 'linear_weights_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_9 = getelementptr i32 %linear_weights_2, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 148 'getelementptr' 'linear_weights_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_9 = getelementptr i32 %linear_weights_1, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 149 'getelementptr' 'linear_weights_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_9 = getelementptr i32 %linear_weights_0, i64 0, i64 6" [HLS_CNN.cpp:79]   --->   Operation 150 'getelementptr' 'linear_weights_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_11 = getelementptr i32 %linear_weights_15, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 151 'getelementptr' 'linear_weights_15_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_11 = getelementptr i32 %linear_weights_14, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 152 'getelementptr' 'linear_weights_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_11 = getelementptr i32 %linear_weights_13, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 153 'getelementptr' 'linear_weights_13_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_11 = getelementptr i32 %linear_weights_12, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 154 'getelementptr' 'linear_weights_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_11 = getelementptr i32 %linear_weights_11, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 155 'getelementptr' 'linear_weights_11_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_11 = getelementptr i32 %linear_weights_10, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 156 'getelementptr' 'linear_weights_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_11 = getelementptr i32 %linear_weights_9, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 157 'getelementptr' 'linear_weights_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_11 = getelementptr i32 %linear_weights_8, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 158 'getelementptr' 'linear_weights_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_11 = getelementptr i32 %linear_weights_7, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 159 'getelementptr' 'linear_weights_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_11 = getelementptr i32 %linear_weights_6, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 160 'getelementptr' 'linear_weights_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_11 = getelementptr i32 %linear_weights_5, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 161 'getelementptr' 'linear_weights_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_11 = getelementptr i32 %linear_weights_4, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 162 'getelementptr' 'linear_weights_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_11 = getelementptr i32 %linear_weights_3, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 163 'getelementptr' 'linear_weights_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_11 = getelementptr i32 %linear_weights_2, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 164 'getelementptr' 'linear_weights_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_11 = getelementptr i32 %linear_weights_1, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 165 'getelementptr' 'linear_weights_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_11 = getelementptr i32 %linear_weights_0, i64 0, i64 4" [HLS_CNN.cpp:79]   --->   Operation 166 'getelementptr' 'linear_weights_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (3.63ns)   --->   "%pool_output_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'read' 'pool_output_read' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 168 [1/2] (2.32ns)   --->   "%linear_weights_0_load_1 = load i4 %linear_weights_0_addr_14" [HLS_CNN.cpp:79]   --->   Operation 168 'load' 'linear_weights_0_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 169 [1/2] (2.32ns)   --->   "%linear_weights_1_load_1 = load i4 %linear_weights_1_addr_14" [HLS_CNN.cpp:79]   --->   Operation 169 'load' 'linear_weights_1_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 170 [1/2] (2.32ns)   --->   "%linear_weights_2_load_1 = load i4 %linear_weights_2_addr_14" [HLS_CNN.cpp:79]   --->   Operation 170 'load' 'linear_weights_2_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 171 [1/2] (2.32ns)   --->   "%linear_weights_3_load_1 = load i4 %linear_weights_3_addr_14" [HLS_CNN.cpp:79]   --->   Operation 171 'load' 'linear_weights_3_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 172 [1/2] (2.32ns)   --->   "%linear_weights_4_load_1 = load i4 %linear_weights_4_addr_14" [HLS_CNN.cpp:79]   --->   Operation 172 'load' 'linear_weights_4_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 173 [1/2] (2.32ns)   --->   "%linear_weights_5_load_1 = load i4 %linear_weights_5_addr_14" [HLS_CNN.cpp:79]   --->   Operation 173 'load' 'linear_weights_5_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 174 [1/2] (2.32ns)   --->   "%linear_weights_6_load_1 = load i4 %linear_weights_6_addr_14" [HLS_CNN.cpp:79]   --->   Operation 174 'load' 'linear_weights_6_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 175 [1/2] (2.32ns)   --->   "%linear_weights_7_load_1 = load i4 %linear_weights_7_addr_14" [HLS_CNN.cpp:79]   --->   Operation 175 'load' 'linear_weights_7_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 176 [1/2] (2.32ns)   --->   "%linear_weights_8_load_1 = load i4 %linear_weights_8_addr_14" [HLS_CNN.cpp:79]   --->   Operation 176 'load' 'linear_weights_8_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 177 [1/2] (2.32ns)   --->   "%linear_weights_9_load_1 = load i4 %linear_weights_9_addr_14" [HLS_CNN.cpp:79]   --->   Operation 177 'load' 'linear_weights_9_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 178 [1/2] (2.32ns)   --->   "%linear_weights_10_load_1 = load i4 %linear_weights_10_addr_14" [HLS_CNN.cpp:79]   --->   Operation 178 'load' 'linear_weights_10_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 179 [1/2] (2.32ns)   --->   "%linear_weights_11_load_1 = load i4 %linear_weights_11_addr_14" [HLS_CNN.cpp:79]   --->   Operation 179 'load' 'linear_weights_11_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 180 [1/2] (2.32ns)   --->   "%linear_weights_12_load_1 = load i4 %linear_weights_12_addr_14" [HLS_CNN.cpp:79]   --->   Operation 180 'load' 'linear_weights_12_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 181 [1/2] (2.32ns)   --->   "%linear_weights_13_load_1 = load i4 %linear_weights_13_addr_14" [HLS_CNN.cpp:79]   --->   Operation 181 'load' 'linear_weights_13_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 182 [1/2] (2.32ns)   --->   "%linear_weights_14_load_1 = load i4 %linear_weights_14_addr_14" [HLS_CNN.cpp:79]   --->   Operation 182 'load' 'linear_weights_14_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 183 [1/2] (2.32ns)   --->   "%linear_weights_15_load_1 = load i4 %linear_weights_15_addr_14" [HLS_CNN.cpp:79]   --->   Operation 183 'load' 'linear_weights_15_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 184 [1/1] (2.06ns)   --->   "%i_op_assign_1_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_1, i32 %linear_weights_1_load_1, i32 %linear_weights_2_load_1, i32 %linear_weights_3_load_1, i32 %linear_weights_4_load_1, i32 %linear_weights_5_load_1, i32 %linear_weights_6_load_1, i32 %linear_weights_7_load_1, i32 %linear_weights_8_load_1, i32 %linear_weights_9_load_1, i32 %linear_weights_10_load_1, i32 %linear_weights_11_load_1, i32 %linear_weights_12_load_1, i32 %linear_weights_13_load_1, i32 %linear_weights_14_load_1, i32 %linear_weights_15_load_1, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 184 'mux' 'i_op_assign_1_1' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %i_op_assign_1_1" [HLS_CNN.cpp:79]   --->   Operation 185 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 186 [1/2] (2.32ns)   --->   "%linear_weights_0_load_2 = load i4 %linear_weights_0_addr_13" [HLS_CNN.cpp:79]   --->   Operation 186 'load' 'linear_weights_0_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 187 [1/2] (2.32ns)   --->   "%linear_weights_1_load_2 = load i4 %linear_weights_1_addr_13" [HLS_CNN.cpp:79]   --->   Operation 187 'load' 'linear_weights_1_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 188 [1/2] (2.32ns)   --->   "%linear_weights_2_load_2 = load i4 %linear_weights_2_addr_13" [HLS_CNN.cpp:79]   --->   Operation 188 'load' 'linear_weights_2_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 189 [1/2] (2.32ns)   --->   "%linear_weights_3_load_2 = load i4 %linear_weights_3_addr_13" [HLS_CNN.cpp:79]   --->   Operation 189 'load' 'linear_weights_3_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 190 [1/2] (2.32ns)   --->   "%linear_weights_4_load_2 = load i4 %linear_weights_4_addr_13" [HLS_CNN.cpp:79]   --->   Operation 190 'load' 'linear_weights_4_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 191 [1/2] (2.32ns)   --->   "%linear_weights_5_load_2 = load i4 %linear_weights_5_addr_13" [HLS_CNN.cpp:79]   --->   Operation 191 'load' 'linear_weights_5_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 192 [1/2] (2.32ns)   --->   "%linear_weights_6_load_2 = load i4 %linear_weights_6_addr_13" [HLS_CNN.cpp:79]   --->   Operation 192 'load' 'linear_weights_6_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 193 [1/2] (2.32ns)   --->   "%linear_weights_7_load_2 = load i4 %linear_weights_7_addr_13" [HLS_CNN.cpp:79]   --->   Operation 193 'load' 'linear_weights_7_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 194 [1/2] (2.32ns)   --->   "%linear_weights_8_load_2 = load i4 %linear_weights_8_addr_13" [HLS_CNN.cpp:79]   --->   Operation 194 'load' 'linear_weights_8_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 195 [1/2] (2.32ns)   --->   "%linear_weights_9_load_2 = load i4 %linear_weights_9_addr_13" [HLS_CNN.cpp:79]   --->   Operation 195 'load' 'linear_weights_9_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 196 [1/2] (2.32ns)   --->   "%linear_weights_10_load_2 = load i4 %linear_weights_10_addr_13" [HLS_CNN.cpp:79]   --->   Operation 196 'load' 'linear_weights_10_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 197 [1/2] (2.32ns)   --->   "%linear_weights_11_load_2 = load i4 %linear_weights_11_addr_13" [HLS_CNN.cpp:79]   --->   Operation 197 'load' 'linear_weights_11_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 198 [1/2] (2.32ns)   --->   "%linear_weights_12_load_2 = load i4 %linear_weights_12_addr_13" [HLS_CNN.cpp:79]   --->   Operation 198 'load' 'linear_weights_12_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 199 [1/2] (2.32ns)   --->   "%linear_weights_13_load_2 = load i4 %linear_weights_13_addr_13" [HLS_CNN.cpp:79]   --->   Operation 199 'load' 'linear_weights_13_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 200 [1/2] (2.32ns)   --->   "%linear_weights_14_load_2 = load i4 %linear_weights_14_addr_13" [HLS_CNN.cpp:79]   --->   Operation 200 'load' 'linear_weights_14_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 201 [1/2] (2.32ns)   --->   "%linear_weights_15_load_2 = load i4 %linear_weights_15_addr_13" [HLS_CNN.cpp:79]   --->   Operation 201 'load' 'linear_weights_15_load_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 202 [1/1] (2.06ns)   --->   "%i_op_assign_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_2, i32 %linear_weights_1_load_2, i32 %linear_weights_2_load_2, i32 %linear_weights_3_load_2, i32 %linear_weights_4_load_2, i32 %linear_weights_5_load_2, i32 %linear_weights_6_load_2, i32 %linear_weights_7_load_2, i32 %linear_weights_8_load_2, i32 %linear_weights_9_load_2, i32 %linear_weights_10_load_2, i32 %linear_weights_11_load_2, i32 %linear_weights_12_load_2, i32 %linear_weights_13_load_2, i32 %linear_weights_14_load_2, i32 %linear_weights_15_load_2, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 202 'mux' 'i_op_assign_1_2' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i32 %i_op_assign_1_2" [HLS_CNN.cpp:79]   --->   Operation 203 'trunc' 'trunc_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%linear_weights_0_load_4 = load i4 %linear_weights_0_addr_11" [HLS_CNN.cpp:79]   --->   Operation 204 'load' 'linear_weights_0_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 205 [2/2] (2.32ns)   --->   "%linear_weights_1_load_4 = load i4 %linear_weights_1_addr_11" [HLS_CNN.cpp:79]   --->   Operation 205 'load' 'linear_weights_1_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 206 [2/2] (2.32ns)   --->   "%linear_weights_2_load_4 = load i4 %linear_weights_2_addr_11" [HLS_CNN.cpp:79]   --->   Operation 206 'load' 'linear_weights_2_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 207 [2/2] (2.32ns)   --->   "%linear_weights_3_load_4 = load i4 %linear_weights_3_addr_11" [HLS_CNN.cpp:79]   --->   Operation 207 'load' 'linear_weights_3_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 208 [2/2] (2.32ns)   --->   "%linear_weights_4_load_4 = load i4 %linear_weights_4_addr_11" [HLS_CNN.cpp:79]   --->   Operation 208 'load' 'linear_weights_4_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 209 [2/2] (2.32ns)   --->   "%linear_weights_5_load_4 = load i4 %linear_weights_5_addr_11" [HLS_CNN.cpp:79]   --->   Operation 209 'load' 'linear_weights_5_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%linear_weights_6_load_4 = load i4 %linear_weights_6_addr_11" [HLS_CNN.cpp:79]   --->   Operation 210 'load' 'linear_weights_6_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 211 [2/2] (2.32ns)   --->   "%linear_weights_7_load_4 = load i4 %linear_weights_7_addr_11" [HLS_CNN.cpp:79]   --->   Operation 211 'load' 'linear_weights_7_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 212 [2/2] (2.32ns)   --->   "%linear_weights_8_load_4 = load i4 %linear_weights_8_addr_11" [HLS_CNN.cpp:79]   --->   Operation 212 'load' 'linear_weights_8_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 213 [2/2] (2.32ns)   --->   "%linear_weights_9_load_4 = load i4 %linear_weights_9_addr_11" [HLS_CNN.cpp:79]   --->   Operation 213 'load' 'linear_weights_9_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%linear_weights_10_load_4 = load i4 %linear_weights_10_addr_11" [HLS_CNN.cpp:79]   --->   Operation 214 'load' 'linear_weights_10_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 215 [2/2] (2.32ns)   --->   "%linear_weights_11_load_4 = load i4 %linear_weights_11_addr_11" [HLS_CNN.cpp:79]   --->   Operation 215 'load' 'linear_weights_11_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%linear_weights_12_load_4 = load i4 %linear_weights_12_addr_11" [HLS_CNN.cpp:79]   --->   Operation 216 'load' 'linear_weights_12_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 217 [2/2] (2.32ns)   --->   "%linear_weights_13_load_4 = load i4 %linear_weights_13_addr_11" [HLS_CNN.cpp:79]   --->   Operation 217 'load' 'linear_weights_13_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 218 [2/2] (2.32ns)   --->   "%linear_weights_14_load_4 = load i4 %linear_weights_14_addr_11" [HLS_CNN.cpp:79]   --->   Operation 218 'load' 'linear_weights_14_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 219 [2/2] (2.32ns)   --->   "%linear_weights_15_load_4 = load i4 %linear_weights_15_addr_11" [HLS_CNN.cpp:79]   --->   Operation 219 'load' 'linear_weights_15_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 220 [2/2] (2.32ns)   --->   "%linear_weights_0_load_6 = load i4 %linear_weights_0_addr_9" [HLS_CNN.cpp:79]   --->   Operation 220 'load' 'linear_weights_0_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 221 [2/2] (2.32ns)   --->   "%linear_weights_1_load_6 = load i4 %linear_weights_1_addr_9" [HLS_CNN.cpp:79]   --->   Operation 221 'load' 'linear_weights_1_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 222 [2/2] (2.32ns)   --->   "%linear_weights_2_load_6 = load i4 %linear_weights_2_addr_9" [HLS_CNN.cpp:79]   --->   Operation 222 'load' 'linear_weights_2_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 223 [2/2] (2.32ns)   --->   "%linear_weights_3_load_6 = load i4 %linear_weights_3_addr_9" [HLS_CNN.cpp:79]   --->   Operation 223 'load' 'linear_weights_3_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 224 [2/2] (2.32ns)   --->   "%linear_weights_4_load_6 = load i4 %linear_weights_4_addr_9" [HLS_CNN.cpp:79]   --->   Operation 224 'load' 'linear_weights_4_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 225 [2/2] (2.32ns)   --->   "%linear_weights_5_load_6 = load i4 %linear_weights_5_addr_9" [HLS_CNN.cpp:79]   --->   Operation 225 'load' 'linear_weights_5_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 226 [2/2] (2.32ns)   --->   "%linear_weights_6_load_6 = load i4 %linear_weights_6_addr_9" [HLS_CNN.cpp:79]   --->   Operation 226 'load' 'linear_weights_6_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 227 [2/2] (2.32ns)   --->   "%linear_weights_7_load_6 = load i4 %linear_weights_7_addr_9" [HLS_CNN.cpp:79]   --->   Operation 227 'load' 'linear_weights_7_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%linear_weights_8_load_6 = load i4 %linear_weights_8_addr_9" [HLS_CNN.cpp:79]   --->   Operation 228 'load' 'linear_weights_8_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 229 [2/2] (2.32ns)   --->   "%linear_weights_9_load_6 = load i4 %linear_weights_9_addr_9" [HLS_CNN.cpp:79]   --->   Operation 229 'load' 'linear_weights_9_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 230 [2/2] (2.32ns)   --->   "%linear_weights_10_load_6 = load i4 %linear_weights_10_addr_9" [HLS_CNN.cpp:79]   --->   Operation 230 'load' 'linear_weights_10_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 231 [2/2] (2.32ns)   --->   "%linear_weights_11_load_6 = load i4 %linear_weights_11_addr_9" [HLS_CNN.cpp:79]   --->   Operation 231 'load' 'linear_weights_11_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 232 [2/2] (2.32ns)   --->   "%linear_weights_12_load_6 = load i4 %linear_weights_12_addr_9" [HLS_CNN.cpp:79]   --->   Operation 232 'load' 'linear_weights_12_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 233 [2/2] (2.32ns)   --->   "%linear_weights_13_load_6 = load i4 %linear_weights_13_addr_9" [HLS_CNN.cpp:79]   --->   Operation 233 'load' 'linear_weights_13_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 234 [2/2] (2.32ns)   --->   "%linear_weights_14_load_6 = load i4 %linear_weights_14_addr_9" [HLS_CNN.cpp:79]   --->   Operation 234 'load' 'linear_weights_14_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 235 [2/2] (2.32ns)   --->   "%linear_weights_15_load_6 = load i4 %linear_weights_15_addr_9" [HLS_CNN.cpp:79]   --->   Operation 235 'load' 'linear_weights_15_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_5 = getelementptr i32 %linear_weights_15, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 236 'getelementptr' 'linear_weights_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_5 = getelementptr i32 %linear_weights_14, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 237 'getelementptr' 'linear_weights_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_5 = getelementptr i32 %linear_weights_13, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 238 'getelementptr' 'linear_weights_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_5 = getelementptr i32 %linear_weights_12, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 239 'getelementptr' 'linear_weights_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_5 = getelementptr i32 %linear_weights_11, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 240 'getelementptr' 'linear_weights_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_5 = getelementptr i32 %linear_weights_10, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 241 'getelementptr' 'linear_weights_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_5 = getelementptr i32 %linear_weights_9, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 242 'getelementptr' 'linear_weights_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_5 = getelementptr i32 %linear_weights_8, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 243 'getelementptr' 'linear_weights_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_5 = getelementptr i32 %linear_weights_7, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 244 'getelementptr' 'linear_weights_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_5 = getelementptr i32 %linear_weights_6, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 245 'getelementptr' 'linear_weights_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_5 = getelementptr i32 %linear_weights_5, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 246 'getelementptr' 'linear_weights_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_5 = getelementptr i32 %linear_weights_4, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 247 'getelementptr' 'linear_weights_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_5 = getelementptr i32 %linear_weights_3, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 248 'getelementptr' 'linear_weights_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_5 = getelementptr i32 %linear_weights_2, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 249 'getelementptr' 'linear_weights_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_5 = getelementptr i32 %linear_weights_1, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 250 'getelementptr' 'linear_weights_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_5 = getelementptr i32 %linear_weights_0, i64 0, i64 10" [HLS_CNN.cpp:79]   --->   Operation 251 'getelementptr' 'linear_weights_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_7 = getelementptr i32 %linear_weights_15, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 252 'getelementptr' 'linear_weights_15_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_7 = getelementptr i32 %linear_weights_14, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 253 'getelementptr' 'linear_weights_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_7 = getelementptr i32 %linear_weights_13, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 254 'getelementptr' 'linear_weights_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_7 = getelementptr i32 %linear_weights_12, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 255 'getelementptr' 'linear_weights_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_7 = getelementptr i32 %linear_weights_11, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 256 'getelementptr' 'linear_weights_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_7 = getelementptr i32 %linear_weights_10, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 257 'getelementptr' 'linear_weights_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_7 = getelementptr i32 %linear_weights_9, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 258 'getelementptr' 'linear_weights_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_7 = getelementptr i32 %linear_weights_8, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 259 'getelementptr' 'linear_weights_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_7 = getelementptr i32 %linear_weights_7, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 260 'getelementptr' 'linear_weights_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_7 = getelementptr i32 %linear_weights_6, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 261 'getelementptr' 'linear_weights_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_7 = getelementptr i32 %linear_weights_5, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 262 'getelementptr' 'linear_weights_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_7 = getelementptr i32 %linear_weights_4, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 263 'getelementptr' 'linear_weights_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_7 = getelementptr i32 %linear_weights_3, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 264 'getelementptr' 'linear_weights_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_7 = getelementptr i32 %linear_weights_2, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 265 'getelementptr' 'linear_weights_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_7 = getelementptr i32 %linear_weights_1, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 266 'getelementptr' 'linear_weights_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_7 = getelementptr i32 %linear_weights_0, i64 0, i64 8" [HLS_CNN.cpp:79]   --->   Operation 267 'getelementptr' 'linear_weights_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (3.63ns)   --->   "%pool_output_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 268 'read' 'pool_output_read_1' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 269 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1" [HLS_CNN.cpp:79]   --->   Operation 269 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 270 [1/2] (2.32ns)   --->   "%linear_weights_0_load_4 = load i4 %linear_weights_0_addr_11" [HLS_CNN.cpp:79]   --->   Operation 270 'load' 'linear_weights_0_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 271 [1/2] (2.32ns)   --->   "%linear_weights_1_load_4 = load i4 %linear_weights_1_addr_11" [HLS_CNN.cpp:79]   --->   Operation 271 'load' 'linear_weights_1_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 272 [1/2] (2.32ns)   --->   "%linear_weights_2_load_4 = load i4 %linear_weights_2_addr_11" [HLS_CNN.cpp:79]   --->   Operation 272 'load' 'linear_weights_2_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 273 [1/2] (2.32ns)   --->   "%linear_weights_3_load_4 = load i4 %linear_weights_3_addr_11" [HLS_CNN.cpp:79]   --->   Operation 273 'load' 'linear_weights_3_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 274 [1/2] (2.32ns)   --->   "%linear_weights_4_load_4 = load i4 %linear_weights_4_addr_11" [HLS_CNN.cpp:79]   --->   Operation 274 'load' 'linear_weights_4_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 275 [1/2] (2.32ns)   --->   "%linear_weights_5_load_4 = load i4 %linear_weights_5_addr_11" [HLS_CNN.cpp:79]   --->   Operation 275 'load' 'linear_weights_5_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 276 [1/2] (2.32ns)   --->   "%linear_weights_6_load_4 = load i4 %linear_weights_6_addr_11" [HLS_CNN.cpp:79]   --->   Operation 276 'load' 'linear_weights_6_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 277 [1/2] (2.32ns)   --->   "%linear_weights_7_load_4 = load i4 %linear_weights_7_addr_11" [HLS_CNN.cpp:79]   --->   Operation 277 'load' 'linear_weights_7_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 278 [1/2] (2.32ns)   --->   "%linear_weights_8_load_4 = load i4 %linear_weights_8_addr_11" [HLS_CNN.cpp:79]   --->   Operation 278 'load' 'linear_weights_8_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 279 [1/2] (2.32ns)   --->   "%linear_weights_9_load_4 = load i4 %linear_weights_9_addr_11" [HLS_CNN.cpp:79]   --->   Operation 279 'load' 'linear_weights_9_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 280 [1/2] (2.32ns)   --->   "%linear_weights_10_load_4 = load i4 %linear_weights_10_addr_11" [HLS_CNN.cpp:79]   --->   Operation 280 'load' 'linear_weights_10_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 281 [1/2] (2.32ns)   --->   "%linear_weights_11_load_4 = load i4 %linear_weights_11_addr_11" [HLS_CNN.cpp:79]   --->   Operation 281 'load' 'linear_weights_11_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 282 [1/2] (2.32ns)   --->   "%linear_weights_12_load_4 = load i4 %linear_weights_12_addr_11" [HLS_CNN.cpp:79]   --->   Operation 282 'load' 'linear_weights_12_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 283 [1/2] (2.32ns)   --->   "%linear_weights_13_load_4 = load i4 %linear_weights_13_addr_11" [HLS_CNN.cpp:79]   --->   Operation 283 'load' 'linear_weights_13_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 284 [1/2] (2.32ns)   --->   "%linear_weights_14_load_4 = load i4 %linear_weights_14_addr_11" [HLS_CNN.cpp:79]   --->   Operation 284 'load' 'linear_weights_14_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 285 [1/2] (2.32ns)   --->   "%linear_weights_15_load_4 = load i4 %linear_weights_15_addr_11" [HLS_CNN.cpp:79]   --->   Operation 285 'load' 'linear_weights_15_load_4' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 286 [1/1] (2.06ns)   --->   "%i_op_assign_1_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_4, i32 %linear_weights_1_load_4, i32 %linear_weights_2_load_4, i32 %linear_weights_3_load_4, i32 %linear_weights_4_load_4, i32 %linear_weights_5_load_4, i32 %linear_weights_6_load_4, i32 %linear_weights_7_load_4, i32 %linear_weights_8_load_4, i32 %linear_weights_9_load_4, i32 %linear_weights_10_load_4, i32 %linear_weights_11_load_4, i32 %linear_weights_12_load_4, i32 %linear_weights_13_load_4, i32 %linear_weights_14_load_4, i32 %linear_weights_15_load_4, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 286 'mux' 'i_op_assign_1_4' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln79_4 = trunc i32 %i_op_assign_1_4" [HLS_CNN.cpp:79]   --->   Operation 287 'trunc' 'trunc_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 288 [1/2] (2.32ns)   --->   "%linear_weights_0_load_6 = load i4 %linear_weights_0_addr_9" [HLS_CNN.cpp:79]   --->   Operation 288 'load' 'linear_weights_0_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 289 [1/2] (2.32ns)   --->   "%linear_weights_1_load_6 = load i4 %linear_weights_1_addr_9" [HLS_CNN.cpp:79]   --->   Operation 289 'load' 'linear_weights_1_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 290 [1/2] (2.32ns)   --->   "%linear_weights_2_load_6 = load i4 %linear_weights_2_addr_9" [HLS_CNN.cpp:79]   --->   Operation 290 'load' 'linear_weights_2_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 291 [1/2] (2.32ns)   --->   "%linear_weights_3_load_6 = load i4 %linear_weights_3_addr_9" [HLS_CNN.cpp:79]   --->   Operation 291 'load' 'linear_weights_3_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 292 [1/2] (2.32ns)   --->   "%linear_weights_4_load_6 = load i4 %linear_weights_4_addr_9" [HLS_CNN.cpp:79]   --->   Operation 292 'load' 'linear_weights_4_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 293 [1/2] (2.32ns)   --->   "%linear_weights_5_load_6 = load i4 %linear_weights_5_addr_9" [HLS_CNN.cpp:79]   --->   Operation 293 'load' 'linear_weights_5_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 294 [1/2] (2.32ns)   --->   "%linear_weights_6_load_6 = load i4 %linear_weights_6_addr_9" [HLS_CNN.cpp:79]   --->   Operation 294 'load' 'linear_weights_6_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 295 [1/2] (2.32ns)   --->   "%linear_weights_7_load_6 = load i4 %linear_weights_7_addr_9" [HLS_CNN.cpp:79]   --->   Operation 295 'load' 'linear_weights_7_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 296 [1/2] (2.32ns)   --->   "%linear_weights_8_load_6 = load i4 %linear_weights_8_addr_9" [HLS_CNN.cpp:79]   --->   Operation 296 'load' 'linear_weights_8_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 297 [1/2] (2.32ns)   --->   "%linear_weights_9_load_6 = load i4 %linear_weights_9_addr_9" [HLS_CNN.cpp:79]   --->   Operation 297 'load' 'linear_weights_9_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 298 [1/2] (2.32ns)   --->   "%linear_weights_10_load_6 = load i4 %linear_weights_10_addr_9" [HLS_CNN.cpp:79]   --->   Operation 298 'load' 'linear_weights_10_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 299 [1/2] (2.32ns)   --->   "%linear_weights_11_load_6 = load i4 %linear_weights_11_addr_9" [HLS_CNN.cpp:79]   --->   Operation 299 'load' 'linear_weights_11_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 300 [1/2] (2.32ns)   --->   "%linear_weights_12_load_6 = load i4 %linear_weights_12_addr_9" [HLS_CNN.cpp:79]   --->   Operation 300 'load' 'linear_weights_12_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 301 [1/2] (2.32ns)   --->   "%linear_weights_13_load_6 = load i4 %linear_weights_13_addr_9" [HLS_CNN.cpp:79]   --->   Operation 301 'load' 'linear_weights_13_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 302 [1/2] (2.32ns)   --->   "%linear_weights_14_load_6 = load i4 %linear_weights_14_addr_9" [HLS_CNN.cpp:79]   --->   Operation 302 'load' 'linear_weights_14_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 303 [1/2] (2.32ns)   --->   "%linear_weights_15_load_6 = load i4 %linear_weights_15_addr_9" [HLS_CNN.cpp:79]   --->   Operation 303 'load' 'linear_weights_15_load_6' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 304 [1/1] (2.06ns)   --->   "%i_op_assign_1_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_6, i32 %linear_weights_1_load_6, i32 %linear_weights_2_load_6, i32 %linear_weights_3_load_6, i32 %linear_weights_4_load_6, i32 %linear_weights_5_load_6, i32 %linear_weights_6_load_6, i32 %linear_weights_7_load_6, i32 %linear_weights_8_load_6, i32 %linear_weights_9_load_6, i32 %linear_weights_10_load_6, i32 %linear_weights_11_load_6, i32 %linear_weights_12_load_6, i32 %linear_weights_13_load_6, i32 %linear_weights_14_load_6, i32 %linear_weights_15_load_6, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 304 'mux' 'i_op_assign_1_6' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln79_6 = trunc i32 %i_op_assign_1_6" [HLS_CNN.cpp:79]   --->   Operation 305 'trunc' 'trunc_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (2.32ns)   --->   "%linear_weights_0_load_8 = load i4 %linear_weights_0_addr_7" [HLS_CNN.cpp:79]   --->   Operation 306 'load' 'linear_weights_0_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 307 [2/2] (2.32ns)   --->   "%linear_weights_1_load_8 = load i4 %linear_weights_1_addr_7" [HLS_CNN.cpp:79]   --->   Operation 307 'load' 'linear_weights_1_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 308 [2/2] (2.32ns)   --->   "%linear_weights_2_load_8 = load i4 %linear_weights_2_addr_7" [HLS_CNN.cpp:79]   --->   Operation 308 'load' 'linear_weights_2_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 309 [2/2] (2.32ns)   --->   "%linear_weights_3_load_8 = load i4 %linear_weights_3_addr_7" [HLS_CNN.cpp:79]   --->   Operation 309 'load' 'linear_weights_3_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 310 [2/2] (2.32ns)   --->   "%linear_weights_4_load_8 = load i4 %linear_weights_4_addr_7" [HLS_CNN.cpp:79]   --->   Operation 310 'load' 'linear_weights_4_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 311 [2/2] (2.32ns)   --->   "%linear_weights_5_load_8 = load i4 %linear_weights_5_addr_7" [HLS_CNN.cpp:79]   --->   Operation 311 'load' 'linear_weights_5_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 312 [2/2] (2.32ns)   --->   "%linear_weights_6_load_8 = load i4 %linear_weights_6_addr_7" [HLS_CNN.cpp:79]   --->   Operation 312 'load' 'linear_weights_6_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 313 [2/2] (2.32ns)   --->   "%linear_weights_7_load_8 = load i4 %linear_weights_7_addr_7" [HLS_CNN.cpp:79]   --->   Operation 313 'load' 'linear_weights_7_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 314 [2/2] (2.32ns)   --->   "%linear_weights_8_load_8 = load i4 %linear_weights_8_addr_7" [HLS_CNN.cpp:79]   --->   Operation 314 'load' 'linear_weights_8_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 315 [2/2] (2.32ns)   --->   "%linear_weights_9_load_8 = load i4 %linear_weights_9_addr_7" [HLS_CNN.cpp:79]   --->   Operation 315 'load' 'linear_weights_9_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 316 [2/2] (2.32ns)   --->   "%linear_weights_10_load_8 = load i4 %linear_weights_10_addr_7" [HLS_CNN.cpp:79]   --->   Operation 316 'load' 'linear_weights_10_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 317 [2/2] (2.32ns)   --->   "%linear_weights_11_load_8 = load i4 %linear_weights_11_addr_7" [HLS_CNN.cpp:79]   --->   Operation 317 'load' 'linear_weights_11_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 318 [2/2] (2.32ns)   --->   "%linear_weights_12_load_8 = load i4 %linear_weights_12_addr_7" [HLS_CNN.cpp:79]   --->   Operation 318 'load' 'linear_weights_12_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 319 [2/2] (2.32ns)   --->   "%linear_weights_13_load_8 = load i4 %linear_weights_13_addr_7" [HLS_CNN.cpp:79]   --->   Operation 319 'load' 'linear_weights_13_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 320 [2/2] (2.32ns)   --->   "%linear_weights_14_load_8 = load i4 %linear_weights_14_addr_7" [HLS_CNN.cpp:79]   --->   Operation 320 'load' 'linear_weights_14_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 321 [2/2] (2.32ns)   --->   "%linear_weights_15_load_8 = load i4 %linear_weights_15_addr_7" [HLS_CNN.cpp:79]   --->   Operation 321 'load' 'linear_weights_15_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 322 [2/2] (2.32ns)   --->   "%linear_weights_0_load_10 = load i4 %linear_weights_0_addr_5" [HLS_CNN.cpp:79]   --->   Operation 322 'load' 'linear_weights_0_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 323 [2/2] (2.32ns)   --->   "%linear_weights_1_load_10 = load i4 %linear_weights_1_addr_5" [HLS_CNN.cpp:79]   --->   Operation 323 'load' 'linear_weights_1_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 324 [2/2] (2.32ns)   --->   "%linear_weights_2_load_10 = load i4 %linear_weights_2_addr_5" [HLS_CNN.cpp:79]   --->   Operation 324 'load' 'linear_weights_2_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 325 [2/2] (2.32ns)   --->   "%linear_weights_3_load_10 = load i4 %linear_weights_3_addr_5" [HLS_CNN.cpp:79]   --->   Operation 325 'load' 'linear_weights_3_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 326 [2/2] (2.32ns)   --->   "%linear_weights_4_load_10 = load i4 %linear_weights_4_addr_5" [HLS_CNN.cpp:79]   --->   Operation 326 'load' 'linear_weights_4_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 327 [2/2] (2.32ns)   --->   "%linear_weights_5_load_10 = load i4 %linear_weights_5_addr_5" [HLS_CNN.cpp:79]   --->   Operation 327 'load' 'linear_weights_5_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 328 [2/2] (2.32ns)   --->   "%linear_weights_6_load_10 = load i4 %linear_weights_6_addr_5" [HLS_CNN.cpp:79]   --->   Operation 328 'load' 'linear_weights_6_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 329 [2/2] (2.32ns)   --->   "%linear_weights_7_load_10 = load i4 %linear_weights_7_addr_5" [HLS_CNN.cpp:79]   --->   Operation 329 'load' 'linear_weights_7_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 330 [2/2] (2.32ns)   --->   "%linear_weights_8_load_10 = load i4 %linear_weights_8_addr_5" [HLS_CNN.cpp:79]   --->   Operation 330 'load' 'linear_weights_8_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 331 [2/2] (2.32ns)   --->   "%linear_weights_9_load_10 = load i4 %linear_weights_9_addr_5" [HLS_CNN.cpp:79]   --->   Operation 331 'load' 'linear_weights_9_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 332 [2/2] (2.32ns)   --->   "%linear_weights_10_load_10 = load i4 %linear_weights_10_addr_5" [HLS_CNN.cpp:79]   --->   Operation 332 'load' 'linear_weights_10_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 333 [2/2] (2.32ns)   --->   "%linear_weights_11_load_10 = load i4 %linear_weights_11_addr_5" [HLS_CNN.cpp:79]   --->   Operation 333 'load' 'linear_weights_11_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 334 [2/2] (2.32ns)   --->   "%linear_weights_12_load_10 = load i4 %linear_weights_12_addr_5" [HLS_CNN.cpp:79]   --->   Operation 334 'load' 'linear_weights_12_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 335 [2/2] (2.32ns)   --->   "%linear_weights_13_load_10 = load i4 %linear_weights_13_addr_5" [HLS_CNN.cpp:79]   --->   Operation 335 'load' 'linear_weights_13_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 336 [2/2] (2.32ns)   --->   "%linear_weights_14_load_10 = load i4 %linear_weights_14_addr_5" [HLS_CNN.cpp:79]   --->   Operation 336 'load' 'linear_weights_14_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 337 [2/2] (2.32ns)   --->   "%linear_weights_15_load_10 = load i4 %linear_weights_15_addr_5" [HLS_CNN.cpp:79]   --->   Operation 337 'load' 'linear_weights_15_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_1 = getelementptr i32 %linear_weights_15, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 338 'getelementptr' 'linear_weights_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_1 = getelementptr i32 %linear_weights_14, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 339 'getelementptr' 'linear_weights_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_1 = getelementptr i32 %linear_weights_13, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 340 'getelementptr' 'linear_weights_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_1 = getelementptr i32 %linear_weights_12, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 341 'getelementptr' 'linear_weights_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_1 = getelementptr i32 %linear_weights_11, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 342 'getelementptr' 'linear_weights_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_1 = getelementptr i32 %linear_weights_10, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 343 'getelementptr' 'linear_weights_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_1 = getelementptr i32 %linear_weights_9, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 344 'getelementptr' 'linear_weights_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_1 = getelementptr i32 %linear_weights_8, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 345 'getelementptr' 'linear_weights_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_1 = getelementptr i32 %linear_weights_7, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 346 'getelementptr' 'linear_weights_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_1 = getelementptr i32 %linear_weights_6, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 347 'getelementptr' 'linear_weights_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_1 = getelementptr i32 %linear_weights_5, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 348 'getelementptr' 'linear_weights_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_1 = getelementptr i32 %linear_weights_4, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 349 'getelementptr' 'linear_weights_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_1 = getelementptr i32 %linear_weights_3, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 350 'getelementptr' 'linear_weights_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_1 = getelementptr i32 %linear_weights_2, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 351 'getelementptr' 'linear_weights_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_1 = getelementptr i32 %linear_weights_1, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 352 'getelementptr' 'linear_weights_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_1 = getelementptr i32 %linear_weights_0, i64 0, i64 14" [HLS_CNN.cpp:79]   --->   Operation 353 'getelementptr' 'linear_weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_3 = getelementptr i32 %linear_weights_15, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 354 'getelementptr' 'linear_weights_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_3 = getelementptr i32 %linear_weights_14, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 355 'getelementptr' 'linear_weights_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_3 = getelementptr i32 %linear_weights_13, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 356 'getelementptr' 'linear_weights_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_3 = getelementptr i32 %linear_weights_12, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 357 'getelementptr' 'linear_weights_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_3 = getelementptr i32 %linear_weights_11, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 358 'getelementptr' 'linear_weights_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_3 = getelementptr i32 %linear_weights_10, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 359 'getelementptr' 'linear_weights_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_3 = getelementptr i32 %linear_weights_9, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 360 'getelementptr' 'linear_weights_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_3 = getelementptr i32 %linear_weights_8, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 361 'getelementptr' 'linear_weights_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_3 = getelementptr i32 %linear_weights_7, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 362 'getelementptr' 'linear_weights_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_3 = getelementptr i32 %linear_weights_6, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 363 'getelementptr' 'linear_weights_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_3 = getelementptr i32 %linear_weights_5, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 364 'getelementptr' 'linear_weights_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_3 = getelementptr i32 %linear_weights_4, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 365 'getelementptr' 'linear_weights_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_3 = getelementptr i32 %linear_weights_3, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 366 'getelementptr' 'linear_weights_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_3 = getelementptr i32 %linear_weights_2, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 367 'getelementptr' 'linear_weights_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_3 = getelementptr i32 %linear_weights_1, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 368 'getelementptr' 'linear_weights_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_3 = getelementptr i32 %linear_weights_0, i64 0, i64 12" [HLS_CNN.cpp:79]   --->   Operation 369 'getelementptr' 'linear_weights_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1" [HLS_CNN.cpp:79]   --->   Operation 370 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 371 [1/1] (3.63ns)   --->   "%pool_output_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 371 'read' 'pool_output_read_2' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 372 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2" [HLS_CNN.cpp:79]   --->   Operation 372 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 373 [1/2] (2.32ns)   --->   "%linear_weights_0_load_8 = load i4 %linear_weights_0_addr_7" [HLS_CNN.cpp:79]   --->   Operation 373 'load' 'linear_weights_0_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 374 [1/2] (2.32ns)   --->   "%linear_weights_1_load_8 = load i4 %linear_weights_1_addr_7" [HLS_CNN.cpp:79]   --->   Operation 374 'load' 'linear_weights_1_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 375 [1/2] (2.32ns)   --->   "%linear_weights_2_load_8 = load i4 %linear_weights_2_addr_7" [HLS_CNN.cpp:79]   --->   Operation 375 'load' 'linear_weights_2_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 376 [1/2] (2.32ns)   --->   "%linear_weights_3_load_8 = load i4 %linear_weights_3_addr_7" [HLS_CNN.cpp:79]   --->   Operation 376 'load' 'linear_weights_3_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 377 [1/2] (2.32ns)   --->   "%linear_weights_4_load_8 = load i4 %linear_weights_4_addr_7" [HLS_CNN.cpp:79]   --->   Operation 377 'load' 'linear_weights_4_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 378 [1/2] (2.32ns)   --->   "%linear_weights_5_load_8 = load i4 %linear_weights_5_addr_7" [HLS_CNN.cpp:79]   --->   Operation 378 'load' 'linear_weights_5_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 379 [1/2] (2.32ns)   --->   "%linear_weights_6_load_8 = load i4 %linear_weights_6_addr_7" [HLS_CNN.cpp:79]   --->   Operation 379 'load' 'linear_weights_6_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 380 [1/2] (2.32ns)   --->   "%linear_weights_7_load_8 = load i4 %linear_weights_7_addr_7" [HLS_CNN.cpp:79]   --->   Operation 380 'load' 'linear_weights_7_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 381 [1/2] (2.32ns)   --->   "%linear_weights_8_load_8 = load i4 %linear_weights_8_addr_7" [HLS_CNN.cpp:79]   --->   Operation 381 'load' 'linear_weights_8_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 382 [1/2] (2.32ns)   --->   "%linear_weights_9_load_8 = load i4 %linear_weights_9_addr_7" [HLS_CNN.cpp:79]   --->   Operation 382 'load' 'linear_weights_9_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 383 [1/2] (2.32ns)   --->   "%linear_weights_10_load_8 = load i4 %linear_weights_10_addr_7" [HLS_CNN.cpp:79]   --->   Operation 383 'load' 'linear_weights_10_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 384 [1/2] (2.32ns)   --->   "%linear_weights_11_load_8 = load i4 %linear_weights_11_addr_7" [HLS_CNN.cpp:79]   --->   Operation 384 'load' 'linear_weights_11_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 385 [1/2] (2.32ns)   --->   "%linear_weights_12_load_8 = load i4 %linear_weights_12_addr_7" [HLS_CNN.cpp:79]   --->   Operation 385 'load' 'linear_weights_12_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 386 [1/2] (2.32ns)   --->   "%linear_weights_13_load_8 = load i4 %linear_weights_13_addr_7" [HLS_CNN.cpp:79]   --->   Operation 386 'load' 'linear_weights_13_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 387 [1/2] (2.32ns)   --->   "%linear_weights_14_load_8 = load i4 %linear_weights_14_addr_7" [HLS_CNN.cpp:79]   --->   Operation 387 'load' 'linear_weights_14_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 388 [1/2] (2.32ns)   --->   "%linear_weights_15_load_8 = load i4 %linear_weights_15_addr_7" [HLS_CNN.cpp:79]   --->   Operation 388 'load' 'linear_weights_15_load_8' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 389 [1/1] (2.06ns)   --->   "%i_op_assign_1_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_8, i32 %linear_weights_1_load_8, i32 %linear_weights_2_load_8, i32 %linear_weights_3_load_8, i32 %linear_weights_4_load_8, i32 %linear_weights_5_load_8, i32 %linear_weights_6_load_8, i32 %linear_weights_7_load_8, i32 %linear_weights_8_load_8, i32 %linear_weights_9_load_8, i32 %linear_weights_10_load_8, i32 %linear_weights_11_load_8, i32 %linear_weights_12_load_8, i32 %linear_weights_13_load_8, i32 %linear_weights_14_load_8, i32 %linear_weights_15_load_8, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 389 'mux' 'i_op_assign_1_8' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln79_8 = trunc i32 %i_op_assign_1_8" [HLS_CNN.cpp:79]   --->   Operation 390 'trunc' 'trunc_ln79_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 391 [1/2] (2.32ns)   --->   "%linear_weights_0_load_10 = load i4 %linear_weights_0_addr_5" [HLS_CNN.cpp:79]   --->   Operation 391 'load' 'linear_weights_0_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 392 [1/2] (2.32ns)   --->   "%linear_weights_1_load_10 = load i4 %linear_weights_1_addr_5" [HLS_CNN.cpp:79]   --->   Operation 392 'load' 'linear_weights_1_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 393 [1/2] (2.32ns)   --->   "%linear_weights_2_load_10 = load i4 %linear_weights_2_addr_5" [HLS_CNN.cpp:79]   --->   Operation 393 'load' 'linear_weights_2_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 394 [1/2] (2.32ns)   --->   "%linear_weights_3_load_10 = load i4 %linear_weights_3_addr_5" [HLS_CNN.cpp:79]   --->   Operation 394 'load' 'linear_weights_3_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 395 [1/2] (2.32ns)   --->   "%linear_weights_4_load_10 = load i4 %linear_weights_4_addr_5" [HLS_CNN.cpp:79]   --->   Operation 395 'load' 'linear_weights_4_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 396 [1/2] (2.32ns)   --->   "%linear_weights_5_load_10 = load i4 %linear_weights_5_addr_5" [HLS_CNN.cpp:79]   --->   Operation 396 'load' 'linear_weights_5_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 397 [1/2] (2.32ns)   --->   "%linear_weights_6_load_10 = load i4 %linear_weights_6_addr_5" [HLS_CNN.cpp:79]   --->   Operation 397 'load' 'linear_weights_6_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 398 [1/2] (2.32ns)   --->   "%linear_weights_7_load_10 = load i4 %linear_weights_7_addr_5" [HLS_CNN.cpp:79]   --->   Operation 398 'load' 'linear_weights_7_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 399 [1/2] (2.32ns)   --->   "%linear_weights_8_load_10 = load i4 %linear_weights_8_addr_5" [HLS_CNN.cpp:79]   --->   Operation 399 'load' 'linear_weights_8_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 400 [1/2] (2.32ns)   --->   "%linear_weights_9_load_10 = load i4 %linear_weights_9_addr_5" [HLS_CNN.cpp:79]   --->   Operation 400 'load' 'linear_weights_9_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 401 [1/2] (2.32ns)   --->   "%linear_weights_10_load_10 = load i4 %linear_weights_10_addr_5" [HLS_CNN.cpp:79]   --->   Operation 401 'load' 'linear_weights_10_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 402 [1/2] (2.32ns)   --->   "%linear_weights_11_load_10 = load i4 %linear_weights_11_addr_5" [HLS_CNN.cpp:79]   --->   Operation 402 'load' 'linear_weights_11_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 403 [1/2] (2.32ns)   --->   "%linear_weights_12_load_10 = load i4 %linear_weights_12_addr_5" [HLS_CNN.cpp:79]   --->   Operation 403 'load' 'linear_weights_12_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 404 [1/2] (2.32ns)   --->   "%linear_weights_13_load_10 = load i4 %linear_weights_13_addr_5" [HLS_CNN.cpp:79]   --->   Operation 404 'load' 'linear_weights_13_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 405 [1/2] (2.32ns)   --->   "%linear_weights_14_load_10 = load i4 %linear_weights_14_addr_5" [HLS_CNN.cpp:79]   --->   Operation 405 'load' 'linear_weights_14_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 406 [1/2] (2.32ns)   --->   "%linear_weights_15_load_10 = load i4 %linear_weights_15_addr_5" [HLS_CNN.cpp:79]   --->   Operation 406 'load' 'linear_weights_15_load_10' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 407 [1/1] (2.06ns)   --->   "%i_op_assign_1_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_10, i32 %linear_weights_1_load_10, i32 %linear_weights_2_load_10, i32 %linear_weights_3_load_10, i32 %linear_weights_4_load_10, i32 %linear_weights_5_load_10, i32 %linear_weights_6_load_10, i32 %linear_weights_7_load_10, i32 %linear_weights_8_load_10, i32 %linear_weights_9_load_10, i32 %linear_weights_10_load_10, i32 %linear_weights_11_load_10, i32 %linear_weights_12_load_10, i32 %linear_weights_13_load_10, i32 %linear_weights_14_load_10, i32 %linear_weights_15_load_10, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 407 'mux' 'i_op_assign_1_s' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln79_10 = trunc i32 %i_op_assign_1_s" [HLS_CNN.cpp:79]   --->   Operation 408 'trunc' 'trunc_ln79_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 409 [2/2] (2.32ns)   --->   "%linear_weights_0_load_12 = load i4 %linear_weights_0_addr_3" [HLS_CNN.cpp:79]   --->   Operation 409 'load' 'linear_weights_0_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 410 [2/2] (2.32ns)   --->   "%linear_weights_1_load_12 = load i4 %linear_weights_1_addr_3" [HLS_CNN.cpp:79]   --->   Operation 410 'load' 'linear_weights_1_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 411 [2/2] (2.32ns)   --->   "%linear_weights_2_load_12 = load i4 %linear_weights_2_addr_3" [HLS_CNN.cpp:79]   --->   Operation 411 'load' 'linear_weights_2_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 412 [2/2] (2.32ns)   --->   "%linear_weights_3_load_12 = load i4 %linear_weights_3_addr_3" [HLS_CNN.cpp:79]   --->   Operation 412 'load' 'linear_weights_3_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 413 [2/2] (2.32ns)   --->   "%linear_weights_4_load_12 = load i4 %linear_weights_4_addr_3" [HLS_CNN.cpp:79]   --->   Operation 413 'load' 'linear_weights_4_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 414 [2/2] (2.32ns)   --->   "%linear_weights_5_load_12 = load i4 %linear_weights_5_addr_3" [HLS_CNN.cpp:79]   --->   Operation 414 'load' 'linear_weights_5_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 415 [2/2] (2.32ns)   --->   "%linear_weights_6_load_12 = load i4 %linear_weights_6_addr_3" [HLS_CNN.cpp:79]   --->   Operation 415 'load' 'linear_weights_6_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 416 [2/2] (2.32ns)   --->   "%linear_weights_7_load_12 = load i4 %linear_weights_7_addr_3" [HLS_CNN.cpp:79]   --->   Operation 416 'load' 'linear_weights_7_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 417 [2/2] (2.32ns)   --->   "%linear_weights_8_load_12 = load i4 %linear_weights_8_addr_3" [HLS_CNN.cpp:79]   --->   Operation 417 'load' 'linear_weights_8_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 418 [2/2] (2.32ns)   --->   "%linear_weights_9_load_12 = load i4 %linear_weights_9_addr_3" [HLS_CNN.cpp:79]   --->   Operation 418 'load' 'linear_weights_9_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 419 [2/2] (2.32ns)   --->   "%linear_weights_10_load_12 = load i4 %linear_weights_10_addr_3" [HLS_CNN.cpp:79]   --->   Operation 419 'load' 'linear_weights_10_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 420 [2/2] (2.32ns)   --->   "%linear_weights_11_load_12 = load i4 %linear_weights_11_addr_3" [HLS_CNN.cpp:79]   --->   Operation 420 'load' 'linear_weights_11_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 421 [2/2] (2.32ns)   --->   "%linear_weights_12_load_12 = load i4 %linear_weights_12_addr_3" [HLS_CNN.cpp:79]   --->   Operation 421 'load' 'linear_weights_12_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 422 [2/2] (2.32ns)   --->   "%linear_weights_13_load_12 = load i4 %linear_weights_13_addr_3" [HLS_CNN.cpp:79]   --->   Operation 422 'load' 'linear_weights_13_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 423 [2/2] (2.32ns)   --->   "%linear_weights_14_load_12 = load i4 %linear_weights_14_addr_3" [HLS_CNN.cpp:79]   --->   Operation 423 'load' 'linear_weights_14_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 424 [2/2] (2.32ns)   --->   "%linear_weights_15_load_12 = load i4 %linear_weights_15_addr_3" [HLS_CNN.cpp:79]   --->   Operation 424 'load' 'linear_weights_15_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 425 [2/2] (2.32ns)   --->   "%linear_weights_0_load_14 = load i4 %linear_weights_0_addr_1" [HLS_CNN.cpp:79]   --->   Operation 425 'load' 'linear_weights_0_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 426 [2/2] (2.32ns)   --->   "%linear_weights_1_load_14 = load i4 %linear_weights_1_addr_1" [HLS_CNN.cpp:79]   --->   Operation 426 'load' 'linear_weights_1_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 427 [2/2] (2.32ns)   --->   "%linear_weights_2_load_14 = load i4 %linear_weights_2_addr_1" [HLS_CNN.cpp:79]   --->   Operation 427 'load' 'linear_weights_2_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 428 [2/2] (2.32ns)   --->   "%linear_weights_3_load_14 = load i4 %linear_weights_3_addr_1" [HLS_CNN.cpp:79]   --->   Operation 428 'load' 'linear_weights_3_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 429 [2/2] (2.32ns)   --->   "%linear_weights_4_load_14 = load i4 %linear_weights_4_addr_1" [HLS_CNN.cpp:79]   --->   Operation 429 'load' 'linear_weights_4_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 430 [2/2] (2.32ns)   --->   "%linear_weights_5_load_14 = load i4 %linear_weights_5_addr_1" [HLS_CNN.cpp:79]   --->   Operation 430 'load' 'linear_weights_5_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 431 [2/2] (2.32ns)   --->   "%linear_weights_6_load_14 = load i4 %linear_weights_6_addr_1" [HLS_CNN.cpp:79]   --->   Operation 431 'load' 'linear_weights_6_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 432 [2/2] (2.32ns)   --->   "%linear_weights_7_load_14 = load i4 %linear_weights_7_addr_1" [HLS_CNN.cpp:79]   --->   Operation 432 'load' 'linear_weights_7_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 433 [2/2] (2.32ns)   --->   "%linear_weights_8_load_14 = load i4 %linear_weights_8_addr_1" [HLS_CNN.cpp:79]   --->   Operation 433 'load' 'linear_weights_8_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 434 [2/2] (2.32ns)   --->   "%linear_weights_9_load_14 = load i4 %linear_weights_9_addr_1" [HLS_CNN.cpp:79]   --->   Operation 434 'load' 'linear_weights_9_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 435 [2/2] (2.32ns)   --->   "%linear_weights_10_load_14 = load i4 %linear_weights_10_addr_1" [HLS_CNN.cpp:79]   --->   Operation 435 'load' 'linear_weights_10_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 436 [2/2] (2.32ns)   --->   "%linear_weights_11_load_14 = load i4 %linear_weights_11_addr_1" [HLS_CNN.cpp:79]   --->   Operation 436 'load' 'linear_weights_11_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 437 [2/2] (2.32ns)   --->   "%linear_weights_12_load_14 = load i4 %linear_weights_12_addr_1" [HLS_CNN.cpp:79]   --->   Operation 437 'load' 'linear_weights_12_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 438 [2/2] (2.32ns)   --->   "%linear_weights_13_load_14 = load i4 %linear_weights_13_addr_1" [HLS_CNN.cpp:79]   --->   Operation 438 'load' 'linear_weights_13_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 439 [2/2] (2.32ns)   --->   "%linear_weights_14_load_14 = load i4 %linear_weights_14_addr_1" [HLS_CNN.cpp:79]   --->   Operation 439 'load' 'linear_weights_14_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 440 [2/2] (2.32ns)   --->   "%linear_weights_15_load_14 = load i4 %linear_weights_15_addr_1" [HLS_CNN.cpp:79]   --->   Operation 440 'load' 'linear_weights_15_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_12 = getelementptr i32 %linear_weights_15, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 441 'getelementptr' 'linear_weights_15_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_12 = getelementptr i32 %linear_weights_14, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 442 'getelementptr' 'linear_weights_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_12 = getelementptr i32 %linear_weights_13, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 443 'getelementptr' 'linear_weights_13_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_12 = getelementptr i32 %linear_weights_12, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 444 'getelementptr' 'linear_weights_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_12 = getelementptr i32 %linear_weights_11, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 445 'getelementptr' 'linear_weights_11_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_12 = getelementptr i32 %linear_weights_10, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 446 'getelementptr' 'linear_weights_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_12 = getelementptr i32 %linear_weights_9, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 447 'getelementptr' 'linear_weights_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_12 = getelementptr i32 %linear_weights_8, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 448 'getelementptr' 'linear_weights_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_12 = getelementptr i32 %linear_weights_7, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 449 'getelementptr' 'linear_weights_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_12 = getelementptr i32 %linear_weights_6, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 450 'getelementptr' 'linear_weights_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_12 = getelementptr i32 %linear_weights_5, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 451 'getelementptr' 'linear_weights_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_12 = getelementptr i32 %linear_weights_4, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 452 'getelementptr' 'linear_weights_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_12 = getelementptr i32 %linear_weights_3, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 453 'getelementptr' 'linear_weights_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_12 = getelementptr i32 %linear_weights_2, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 454 'getelementptr' 'linear_weights_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_12 = getelementptr i32 %linear_weights_1, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 455 'getelementptr' 'linear_weights_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_12 = getelementptr i32 %linear_weights_0, i64 0, i64 3" [HLS_CNN.cpp:79]   --->   Operation 456 'getelementptr' 'linear_weights_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_15 = getelementptr i32 %linear_weights_15, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 457 'getelementptr' 'linear_weights_15_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_15 = getelementptr i32 %linear_weights_14, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 458 'getelementptr' 'linear_weights_14_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_15 = getelementptr i32 %linear_weights_13, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 459 'getelementptr' 'linear_weights_13_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_15 = getelementptr i32 %linear_weights_12, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 460 'getelementptr' 'linear_weights_12_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_15 = getelementptr i32 %linear_weights_11, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 461 'getelementptr' 'linear_weights_11_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_15 = getelementptr i32 %linear_weights_10, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 462 'getelementptr' 'linear_weights_10_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_15 = getelementptr i32 %linear_weights_9, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 463 'getelementptr' 'linear_weights_9_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_15 = getelementptr i32 %linear_weights_8, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 464 'getelementptr' 'linear_weights_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_15 = getelementptr i32 %linear_weights_7, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 465 'getelementptr' 'linear_weights_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_15 = getelementptr i32 %linear_weights_6, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 466 'getelementptr' 'linear_weights_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_15 = getelementptr i32 %linear_weights_5, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 467 'getelementptr' 'linear_weights_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_15 = getelementptr i32 %linear_weights_4, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 468 'getelementptr' 'linear_weights_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_15 = getelementptr i32 %linear_weights_3, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 469 'getelementptr' 'linear_weights_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_15 = getelementptr i32 %linear_weights_2, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 470 'getelementptr' 'linear_weights_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_15 = getelementptr i32 %linear_weights_1, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 471 'getelementptr' 'linear_weights_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_15 = getelementptr i32 %linear_weights_0, i64 0, i64 0" [HLS_CNN.cpp:79]   --->   Operation 472 'getelementptr' 'linear_weights_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [2/2] (2.32ns)   --->   "%linear_weights_0_load = load i4 %linear_weights_0_addr_15" [HLS_CNN.cpp:79]   --->   Operation 473 'load' 'linear_weights_0_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 474 [2/2] (2.32ns)   --->   "%linear_weights_1_load = load i4 %linear_weights_1_addr_15" [HLS_CNN.cpp:79]   --->   Operation 474 'load' 'linear_weights_1_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 475 [2/2] (2.32ns)   --->   "%linear_weights_2_load = load i4 %linear_weights_2_addr_15" [HLS_CNN.cpp:79]   --->   Operation 475 'load' 'linear_weights_2_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 476 [2/2] (2.32ns)   --->   "%linear_weights_3_load = load i4 %linear_weights_3_addr_15" [HLS_CNN.cpp:79]   --->   Operation 476 'load' 'linear_weights_3_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 477 [2/2] (2.32ns)   --->   "%linear_weights_4_load = load i4 %linear_weights_4_addr_15" [HLS_CNN.cpp:79]   --->   Operation 477 'load' 'linear_weights_4_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 478 [2/2] (2.32ns)   --->   "%linear_weights_5_load = load i4 %linear_weights_5_addr_15" [HLS_CNN.cpp:79]   --->   Operation 478 'load' 'linear_weights_5_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 479 [2/2] (2.32ns)   --->   "%linear_weights_6_load = load i4 %linear_weights_6_addr_15" [HLS_CNN.cpp:79]   --->   Operation 479 'load' 'linear_weights_6_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 480 [2/2] (2.32ns)   --->   "%linear_weights_7_load = load i4 %linear_weights_7_addr_15" [HLS_CNN.cpp:79]   --->   Operation 480 'load' 'linear_weights_7_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 481 [2/2] (2.32ns)   --->   "%linear_weights_8_load = load i4 %linear_weights_8_addr_15" [HLS_CNN.cpp:79]   --->   Operation 481 'load' 'linear_weights_8_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 482 [2/2] (2.32ns)   --->   "%linear_weights_9_load = load i4 %linear_weights_9_addr_15" [HLS_CNN.cpp:79]   --->   Operation 482 'load' 'linear_weights_9_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 483 [2/2] (2.32ns)   --->   "%linear_weights_10_load = load i4 %linear_weights_10_addr_15" [HLS_CNN.cpp:79]   --->   Operation 483 'load' 'linear_weights_10_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 484 [2/2] (2.32ns)   --->   "%linear_weights_11_load = load i4 %linear_weights_11_addr_15" [HLS_CNN.cpp:79]   --->   Operation 484 'load' 'linear_weights_11_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 485 [2/2] (2.32ns)   --->   "%linear_weights_12_load = load i4 %linear_weights_12_addr_15" [HLS_CNN.cpp:79]   --->   Operation 485 'load' 'linear_weights_12_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 486 [2/2] (2.32ns)   --->   "%linear_weights_13_load = load i4 %linear_weights_13_addr_15" [HLS_CNN.cpp:79]   --->   Operation 486 'load' 'linear_weights_13_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 487 [2/2] (2.32ns)   --->   "%linear_weights_14_load = load i4 %linear_weights_14_addr_15" [HLS_CNN.cpp:79]   --->   Operation 487 'load' 'linear_weights_14_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 488 [2/2] (2.32ns)   --->   "%linear_weights_15_load = load i4 %linear_weights_15_addr_15" [HLS_CNN.cpp:79]   --->   Operation 488 'load' 'linear_weights_15_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 489 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1" [HLS_CNN.cpp:79]   --->   Operation 489 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 490 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2" [HLS_CNN.cpp:79]   --->   Operation 490 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 491 [2/2] (2.32ns)   --->   "%linear_weights_0_load_3 = load i4 %linear_weights_0_addr_12" [HLS_CNN.cpp:79]   --->   Operation 491 'load' 'linear_weights_0_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 492 [2/2] (2.32ns)   --->   "%linear_weights_1_load_3 = load i4 %linear_weights_1_addr_12" [HLS_CNN.cpp:79]   --->   Operation 492 'load' 'linear_weights_1_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 493 [2/2] (2.32ns)   --->   "%linear_weights_2_load_3 = load i4 %linear_weights_2_addr_12" [HLS_CNN.cpp:79]   --->   Operation 493 'load' 'linear_weights_2_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 494 [2/2] (2.32ns)   --->   "%linear_weights_3_load_3 = load i4 %linear_weights_3_addr_12" [HLS_CNN.cpp:79]   --->   Operation 494 'load' 'linear_weights_3_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 495 [2/2] (2.32ns)   --->   "%linear_weights_4_load_3 = load i4 %linear_weights_4_addr_12" [HLS_CNN.cpp:79]   --->   Operation 495 'load' 'linear_weights_4_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 496 [2/2] (2.32ns)   --->   "%linear_weights_5_load_3 = load i4 %linear_weights_5_addr_12" [HLS_CNN.cpp:79]   --->   Operation 496 'load' 'linear_weights_5_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 497 [2/2] (2.32ns)   --->   "%linear_weights_6_load_3 = load i4 %linear_weights_6_addr_12" [HLS_CNN.cpp:79]   --->   Operation 497 'load' 'linear_weights_6_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 498 [2/2] (2.32ns)   --->   "%linear_weights_7_load_3 = load i4 %linear_weights_7_addr_12" [HLS_CNN.cpp:79]   --->   Operation 498 'load' 'linear_weights_7_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 499 [2/2] (2.32ns)   --->   "%linear_weights_8_load_3 = load i4 %linear_weights_8_addr_12" [HLS_CNN.cpp:79]   --->   Operation 499 'load' 'linear_weights_8_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 500 [2/2] (2.32ns)   --->   "%linear_weights_9_load_3 = load i4 %linear_weights_9_addr_12" [HLS_CNN.cpp:79]   --->   Operation 500 'load' 'linear_weights_9_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 501 [2/2] (2.32ns)   --->   "%linear_weights_10_load_3 = load i4 %linear_weights_10_addr_12" [HLS_CNN.cpp:79]   --->   Operation 501 'load' 'linear_weights_10_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 502 [2/2] (2.32ns)   --->   "%linear_weights_11_load_3 = load i4 %linear_weights_11_addr_12" [HLS_CNN.cpp:79]   --->   Operation 502 'load' 'linear_weights_11_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 503 [2/2] (2.32ns)   --->   "%linear_weights_12_load_3 = load i4 %linear_weights_12_addr_12" [HLS_CNN.cpp:79]   --->   Operation 503 'load' 'linear_weights_12_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 504 [2/2] (2.32ns)   --->   "%linear_weights_13_load_3 = load i4 %linear_weights_13_addr_12" [HLS_CNN.cpp:79]   --->   Operation 504 'load' 'linear_weights_13_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 505 [2/2] (2.32ns)   --->   "%linear_weights_14_load_3 = load i4 %linear_weights_14_addr_12" [HLS_CNN.cpp:79]   --->   Operation 505 'load' 'linear_weights_14_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 506 [2/2] (2.32ns)   --->   "%linear_weights_15_load_3 = load i4 %linear_weights_15_addr_12" [HLS_CNN.cpp:79]   --->   Operation 506 'load' 'linear_weights_15_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 507 [1/1] (3.63ns)   --->   "%pool_output_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 507 'read' 'pool_output_read_3' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 508 [1/2] (2.32ns)   --->   "%linear_weights_0_load_12 = load i4 %linear_weights_0_addr_3" [HLS_CNN.cpp:79]   --->   Operation 508 'load' 'linear_weights_0_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 509 [1/2] (2.32ns)   --->   "%linear_weights_1_load_12 = load i4 %linear_weights_1_addr_3" [HLS_CNN.cpp:79]   --->   Operation 509 'load' 'linear_weights_1_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 510 [1/2] (2.32ns)   --->   "%linear_weights_2_load_12 = load i4 %linear_weights_2_addr_3" [HLS_CNN.cpp:79]   --->   Operation 510 'load' 'linear_weights_2_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 511 [1/2] (2.32ns)   --->   "%linear_weights_3_load_12 = load i4 %linear_weights_3_addr_3" [HLS_CNN.cpp:79]   --->   Operation 511 'load' 'linear_weights_3_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 512 [1/2] (2.32ns)   --->   "%linear_weights_4_load_12 = load i4 %linear_weights_4_addr_3" [HLS_CNN.cpp:79]   --->   Operation 512 'load' 'linear_weights_4_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 513 [1/2] (2.32ns)   --->   "%linear_weights_5_load_12 = load i4 %linear_weights_5_addr_3" [HLS_CNN.cpp:79]   --->   Operation 513 'load' 'linear_weights_5_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 514 [1/2] (2.32ns)   --->   "%linear_weights_6_load_12 = load i4 %linear_weights_6_addr_3" [HLS_CNN.cpp:79]   --->   Operation 514 'load' 'linear_weights_6_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 515 [1/2] (2.32ns)   --->   "%linear_weights_7_load_12 = load i4 %linear_weights_7_addr_3" [HLS_CNN.cpp:79]   --->   Operation 515 'load' 'linear_weights_7_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 516 [1/2] (2.32ns)   --->   "%linear_weights_8_load_12 = load i4 %linear_weights_8_addr_3" [HLS_CNN.cpp:79]   --->   Operation 516 'load' 'linear_weights_8_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 517 [1/2] (2.32ns)   --->   "%linear_weights_9_load_12 = load i4 %linear_weights_9_addr_3" [HLS_CNN.cpp:79]   --->   Operation 517 'load' 'linear_weights_9_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 518 [1/2] (2.32ns)   --->   "%linear_weights_10_load_12 = load i4 %linear_weights_10_addr_3" [HLS_CNN.cpp:79]   --->   Operation 518 'load' 'linear_weights_10_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 519 [1/2] (2.32ns)   --->   "%linear_weights_11_load_12 = load i4 %linear_weights_11_addr_3" [HLS_CNN.cpp:79]   --->   Operation 519 'load' 'linear_weights_11_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 520 [1/2] (2.32ns)   --->   "%linear_weights_12_load_12 = load i4 %linear_weights_12_addr_3" [HLS_CNN.cpp:79]   --->   Operation 520 'load' 'linear_weights_12_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 521 [1/2] (2.32ns)   --->   "%linear_weights_13_load_12 = load i4 %linear_weights_13_addr_3" [HLS_CNN.cpp:79]   --->   Operation 521 'load' 'linear_weights_13_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 522 [1/2] (2.32ns)   --->   "%linear_weights_14_load_12 = load i4 %linear_weights_14_addr_3" [HLS_CNN.cpp:79]   --->   Operation 522 'load' 'linear_weights_14_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 523 [1/2] (2.32ns)   --->   "%linear_weights_15_load_12 = load i4 %linear_weights_15_addr_3" [HLS_CNN.cpp:79]   --->   Operation 523 'load' 'linear_weights_15_load_12' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 524 [1/1] (2.06ns)   --->   "%i_op_assign_1_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_12, i32 %linear_weights_1_load_12, i32 %linear_weights_2_load_12, i32 %linear_weights_3_load_12, i32 %linear_weights_4_load_12, i32 %linear_weights_5_load_12, i32 %linear_weights_6_load_12, i32 %linear_weights_7_load_12, i32 %linear_weights_8_load_12, i32 %linear_weights_9_load_12, i32 %linear_weights_10_load_12, i32 %linear_weights_11_load_12, i32 %linear_weights_12_load_12, i32 %linear_weights_13_load_12, i32 %linear_weights_14_load_12, i32 %linear_weights_15_load_12, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 524 'mux' 'i_op_assign_1_11' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln79_12 = trunc i32 %i_op_assign_1_11" [HLS_CNN.cpp:79]   --->   Operation 525 'trunc' 'trunc_ln79_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 526 [1/2] (2.32ns)   --->   "%linear_weights_0_load_14 = load i4 %linear_weights_0_addr_1" [HLS_CNN.cpp:79]   --->   Operation 526 'load' 'linear_weights_0_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 527 [1/2] (2.32ns)   --->   "%linear_weights_1_load_14 = load i4 %linear_weights_1_addr_1" [HLS_CNN.cpp:79]   --->   Operation 527 'load' 'linear_weights_1_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 528 [1/2] (2.32ns)   --->   "%linear_weights_2_load_14 = load i4 %linear_weights_2_addr_1" [HLS_CNN.cpp:79]   --->   Operation 528 'load' 'linear_weights_2_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 529 [1/2] (2.32ns)   --->   "%linear_weights_3_load_14 = load i4 %linear_weights_3_addr_1" [HLS_CNN.cpp:79]   --->   Operation 529 'load' 'linear_weights_3_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 530 [1/2] (2.32ns)   --->   "%linear_weights_4_load_14 = load i4 %linear_weights_4_addr_1" [HLS_CNN.cpp:79]   --->   Operation 530 'load' 'linear_weights_4_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 531 [1/2] (2.32ns)   --->   "%linear_weights_5_load_14 = load i4 %linear_weights_5_addr_1" [HLS_CNN.cpp:79]   --->   Operation 531 'load' 'linear_weights_5_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 532 [1/2] (2.32ns)   --->   "%linear_weights_6_load_14 = load i4 %linear_weights_6_addr_1" [HLS_CNN.cpp:79]   --->   Operation 532 'load' 'linear_weights_6_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 533 [1/2] (2.32ns)   --->   "%linear_weights_7_load_14 = load i4 %linear_weights_7_addr_1" [HLS_CNN.cpp:79]   --->   Operation 533 'load' 'linear_weights_7_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 534 [1/2] (2.32ns)   --->   "%linear_weights_8_load_14 = load i4 %linear_weights_8_addr_1" [HLS_CNN.cpp:79]   --->   Operation 534 'load' 'linear_weights_8_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 535 [1/2] (2.32ns)   --->   "%linear_weights_9_load_14 = load i4 %linear_weights_9_addr_1" [HLS_CNN.cpp:79]   --->   Operation 535 'load' 'linear_weights_9_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 536 [1/2] (2.32ns)   --->   "%linear_weights_10_load_14 = load i4 %linear_weights_10_addr_1" [HLS_CNN.cpp:79]   --->   Operation 536 'load' 'linear_weights_10_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 537 [1/2] (2.32ns)   --->   "%linear_weights_11_load_14 = load i4 %linear_weights_11_addr_1" [HLS_CNN.cpp:79]   --->   Operation 537 'load' 'linear_weights_11_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 538 [1/2] (2.32ns)   --->   "%linear_weights_12_load_14 = load i4 %linear_weights_12_addr_1" [HLS_CNN.cpp:79]   --->   Operation 538 'load' 'linear_weights_12_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 539 [1/2] (2.32ns)   --->   "%linear_weights_13_load_14 = load i4 %linear_weights_13_addr_1" [HLS_CNN.cpp:79]   --->   Operation 539 'load' 'linear_weights_13_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 540 [1/2] (2.32ns)   --->   "%linear_weights_14_load_14 = load i4 %linear_weights_14_addr_1" [HLS_CNN.cpp:79]   --->   Operation 540 'load' 'linear_weights_14_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 541 [1/2] (2.32ns)   --->   "%linear_weights_15_load_14 = load i4 %linear_weights_15_addr_1" [HLS_CNN.cpp:79]   --->   Operation 541 'load' 'linear_weights_15_load_14' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 542 [1/1] (2.06ns)   --->   "%i_op_assign_1_13 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_14, i32 %linear_weights_1_load_14, i32 %linear_weights_2_load_14, i32 %linear_weights_3_load_14, i32 %linear_weights_4_load_14, i32 %linear_weights_5_load_14, i32 %linear_weights_6_load_14, i32 %linear_weights_7_load_14, i32 %linear_weights_8_load_14, i32 %linear_weights_9_load_14, i32 %linear_weights_10_load_14, i32 %linear_weights_11_load_14, i32 %linear_weights_12_load_14, i32 %linear_weights_13_load_14, i32 %linear_weights_14_load_14, i32 %linear_weights_15_load_14, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 542 'mux' 'i_op_assign_1_13' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln79_14 = trunc i32 %i_op_assign_1_13" [HLS_CNN.cpp:79]   --->   Operation 543 'trunc' 'trunc_ln79_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_8 = getelementptr i32 %linear_weights_15, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 544 'getelementptr' 'linear_weights_15_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_8 = getelementptr i32 %linear_weights_14, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 545 'getelementptr' 'linear_weights_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_8 = getelementptr i32 %linear_weights_13, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 546 'getelementptr' 'linear_weights_13_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_8 = getelementptr i32 %linear_weights_12, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 547 'getelementptr' 'linear_weights_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_8 = getelementptr i32 %linear_weights_11, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 548 'getelementptr' 'linear_weights_11_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_8 = getelementptr i32 %linear_weights_10, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 549 'getelementptr' 'linear_weights_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_8 = getelementptr i32 %linear_weights_9, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 550 'getelementptr' 'linear_weights_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_8 = getelementptr i32 %linear_weights_8, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 551 'getelementptr' 'linear_weights_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_8 = getelementptr i32 %linear_weights_7, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 552 'getelementptr' 'linear_weights_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_8 = getelementptr i32 %linear_weights_6, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 553 'getelementptr' 'linear_weights_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_8 = getelementptr i32 %linear_weights_5, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 554 'getelementptr' 'linear_weights_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_8 = getelementptr i32 %linear_weights_4, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 555 'getelementptr' 'linear_weights_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_8 = getelementptr i32 %linear_weights_3, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 556 'getelementptr' 'linear_weights_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_8 = getelementptr i32 %linear_weights_2, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 557 'getelementptr' 'linear_weights_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_8 = getelementptr i32 %linear_weights_1, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 558 'getelementptr' 'linear_weights_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_8 = getelementptr i32 %linear_weights_0, i64 0, i64 7" [HLS_CNN.cpp:79]   --->   Operation 559 'getelementptr' 'linear_weights_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_10 = getelementptr i32 %linear_weights_15, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 560 'getelementptr' 'linear_weights_15_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_10 = getelementptr i32 %linear_weights_14, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 561 'getelementptr' 'linear_weights_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_10 = getelementptr i32 %linear_weights_13, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 562 'getelementptr' 'linear_weights_13_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_10 = getelementptr i32 %linear_weights_12, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 563 'getelementptr' 'linear_weights_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_10 = getelementptr i32 %linear_weights_11, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 564 'getelementptr' 'linear_weights_11_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_10 = getelementptr i32 %linear_weights_10, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 565 'getelementptr' 'linear_weights_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_10 = getelementptr i32 %linear_weights_9, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 566 'getelementptr' 'linear_weights_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_10 = getelementptr i32 %linear_weights_8, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 567 'getelementptr' 'linear_weights_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_10 = getelementptr i32 %linear_weights_7, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 568 'getelementptr' 'linear_weights_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_10 = getelementptr i32 %linear_weights_6, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 569 'getelementptr' 'linear_weights_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_10 = getelementptr i32 %linear_weights_5, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 570 'getelementptr' 'linear_weights_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_10 = getelementptr i32 %linear_weights_4, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 571 'getelementptr' 'linear_weights_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_10 = getelementptr i32 %linear_weights_3, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 572 'getelementptr' 'linear_weights_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_10 = getelementptr i32 %linear_weights_2, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 573 'getelementptr' 'linear_weights_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_10 = getelementptr i32 %linear_weights_1, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 574 'getelementptr' 'linear_weights_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_10 = getelementptr i32 %linear_weights_0, i64 0, i64 5" [HLS_CNN.cpp:79]   --->   Operation 575 'getelementptr' 'linear_weights_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 576 [1/2] (2.32ns)   --->   "%linear_weights_0_load = load i4 %linear_weights_0_addr_15" [HLS_CNN.cpp:79]   --->   Operation 576 'load' 'linear_weights_0_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 577 [1/2] (2.32ns)   --->   "%linear_weights_1_load = load i4 %linear_weights_1_addr_15" [HLS_CNN.cpp:79]   --->   Operation 577 'load' 'linear_weights_1_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 578 [1/2] (2.32ns)   --->   "%linear_weights_2_load = load i4 %linear_weights_2_addr_15" [HLS_CNN.cpp:79]   --->   Operation 578 'load' 'linear_weights_2_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 579 [1/2] (2.32ns)   --->   "%linear_weights_3_load = load i4 %linear_weights_3_addr_15" [HLS_CNN.cpp:79]   --->   Operation 579 'load' 'linear_weights_3_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 580 [1/2] (2.32ns)   --->   "%linear_weights_4_load = load i4 %linear_weights_4_addr_15" [HLS_CNN.cpp:79]   --->   Operation 580 'load' 'linear_weights_4_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 581 [1/2] (2.32ns)   --->   "%linear_weights_5_load = load i4 %linear_weights_5_addr_15" [HLS_CNN.cpp:79]   --->   Operation 581 'load' 'linear_weights_5_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 582 [1/2] (2.32ns)   --->   "%linear_weights_6_load = load i4 %linear_weights_6_addr_15" [HLS_CNN.cpp:79]   --->   Operation 582 'load' 'linear_weights_6_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 583 [1/2] (2.32ns)   --->   "%linear_weights_7_load = load i4 %linear_weights_7_addr_15" [HLS_CNN.cpp:79]   --->   Operation 583 'load' 'linear_weights_7_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 584 [1/2] (2.32ns)   --->   "%linear_weights_8_load = load i4 %linear_weights_8_addr_15" [HLS_CNN.cpp:79]   --->   Operation 584 'load' 'linear_weights_8_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 585 [1/2] (2.32ns)   --->   "%linear_weights_9_load = load i4 %linear_weights_9_addr_15" [HLS_CNN.cpp:79]   --->   Operation 585 'load' 'linear_weights_9_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 586 [1/2] (2.32ns)   --->   "%linear_weights_10_load = load i4 %linear_weights_10_addr_15" [HLS_CNN.cpp:79]   --->   Operation 586 'load' 'linear_weights_10_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 587 [1/2] (2.32ns)   --->   "%linear_weights_11_load = load i4 %linear_weights_11_addr_15" [HLS_CNN.cpp:79]   --->   Operation 587 'load' 'linear_weights_11_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 588 [1/2] (2.32ns)   --->   "%linear_weights_12_load = load i4 %linear_weights_12_addr_15" [HLS_CNN.cpp:79]   --->   Operation 588 'load' 'linear_weights_12_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 589 [1/2] (2.32ns)   --->   "%linear_weights_13_load = load i4 %linear_weights_13_addr_15" [HLS_CNN.cpp:79]   --->   Operation 589 'load' 'linear_weights_13_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 590 [1/2] (2.32ns)   --->   "%linear_weights_14_load = load i4 %linear_weights_14_addr_15" [HLS_CNN.cpp:79]   --->   Operation 590 'load' 'linear_weights_14_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 591 [1/2] (2.32ns)   --->   "%linear_weights_15_load = load i4 %linear_weights_15_addr_15" [HLS_CNN.cpp:79]   --->   Operation 591 'load' 'linear_weights_15_load' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 592 [1/1] (2.06ns)   --->   "%i_op_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load, i32 %linear_weights_1_load, i32 %linear_weights_2_load, i32 %linear_weights_3_load, i32 %linear_weights_4_load, i32 %linear_weights_5_load, i32 %linear_weights_6_load, i32 %linear_weights_7_load, i32 %linear_weights_8_load, i32 %linear_weights_9_load, i32 %linear_weights_10_load, i32 %linear_weights_11_load, i32 %linear_weights_12_load, i32 %linear_weights_13_load, i32 %linear_weights_14_load, i32 %linear_weights_15_load, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 592 'mux' 'i_op_assign_1' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %i_op_assign_1" [HLS_CNN.cpp:79]   --->   Operation 593 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 594 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1" [HLS_CNN.cpp:79]   --->   Operation 594 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 595 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2" [HLS_CNN.cpp:79]   --->   Operation 595 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 596 [1/2] (2.32ns)   --->   "%linear_weights_0_load_3 = load i4 %linear_weights_0_addr_12" [HLS_CNN.cpp:79]   --->   Operation 596 'load' 'linear_weights_0_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 597 [1/2] (2.32ns)   --->   "%linear_weights_1_load_3 = load i4 %linear_weights_1_addr_12" [HLS_CNN.cpp:79]   --->   Operation 597 'load' 'linear_weights_1_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 598 [1/2] (2.32ns)   --->   "%linear_weights_2_load_3 = load i4 %linear_weights_2_addr_12" [HLS_CNN.cpp:79]   --->   Operation 598 'load' 'linear_weights_2_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 599 [1/2] (2.32ns)   --->   "%linear_weights_3_load_3 = load i4 %linear_weights_3_addr_12" [HLS_CNN.cpp:79]   --->   Operation 599 'load' 'linear_weights_3_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 600 [1/2] (2.32ns)   --->   "%linear_weights_4_load_3 = load i4 %linear_weights_4_addr_12" [HLS_CNN.cpp:79]   --->   Operation 600 'load' 'linear_weights_4_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 601 [1/2] (2.32ns)   --->   "%linear_weights_5_load_3 = load i4 %linear_weights_5_addr_12" [HLS_CNN.cpp:79]   --->   Operation 601 'load' 'linear_weights_5_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 602 [1/2] (2.32ns)   --->   "%linear_weights_6_load_3 = load i4 %linear_weights_6_addr_12" [HLS_CNN.cpp:79]   --->   Operation 602 'load' 'linear_weights_6_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 603 [1/2] (2.32ns)   --->   "%linear_weights_7_load_3 = load i4 %linear_weights_7_addr_12" [HLS_CNN.cpp:79]   --->   Operation 603 'load' 'linear_weights_7_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 604 [1/2] (2.32ns)   --->   "%linear_weights_8_load_3 = load i4 %linear_weights_8_addr_12" [HLS_CNN.cpp:79]   --->   Operation 604 'load' 'linear_weights_8_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 605 [1/2] (2.32ns)   --->   "%linear_weights_9_load_3 = load i4 %linear_weights_9_addr_12" [HLS_CNN.cpp:79]   --->   Operation 605 'load' 'linear_weights_9_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 606 [1/2] (2.32ns)   --->   "%linear_weights_10_load_3 = load i4 %linear_weights_10_addr_12" [HLS_CNN.cpp:79]   --->   Operation 606 'load' 'linear_weights_10_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 607 [1/2] (2.32ns)   --->   "%linear_weights_11_load_3 = load i4 %linear_weights_11_addr_12" [HLS_CNN.cpp:79]   --->   Operation 607 'load' 'linear_weights_11_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 608 [1/2] (2.32ns)   --->   "%linear_weights_12_load_3 = load i4 %linear_weights_12_addr_12" [HLS_CNN.cpp:79]   --->   Operation 608 'load' 'linear_weights_12_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 609 [1/2] (2.32ns)   --->   "%linear_weights_13_load_3 = load i4 %linear_weights_13_addr_12" [HLS_CNN.cpp:79]   --->   Operation 609 'load' 'linear_weights_13_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 610 [1/2] (2.32ns)   --->   "%linear_weights_14_load_3 = load i4 %linear_weights_14_addr_12" [HLS_CNN.cpp:79]   --->   Operation 610 'load' 'linear_weights_14_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 611 [1/2] (2.32ns)   --->   "%linear_weights_15_load_3 = load i4 %linear_weights_15_addr_12" [HLS_CNN.cpp:79]   --->   Operation 611 'load' 'linear_weights_15_load_3' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 612 [1/1] (2.06ns)   --->   "%i_op_assign_1_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_3, i32 %linear_weights_1_load_3, i32 %linear_weights_2_load_3, i32 %linear_weights_3_load_3, i32 %linear_weights_4_load_3, i32 %linear_weights_5_load_3, i32 %linear_weights_6_load_3, i32 %linear_weights_7_load_3, i32 %linear_weights_8_load_3, i32 %linear_weights_9_load_3, i32 %linear_weights_10_load_3, i32 %linear_weights_11_load_3, i32 %linear_weights_12_load_3, i32 %linear_weights_13_load_3, i32 %linear_weights_14_load_3, i32 %linear_weights_15_load_3, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 612 'mux' 'i_op_assign_1_3' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i32 %i_op_assign_1_3" [HLS_CNN.cpp:79]   --->   Operation 613 'trunc' 'trunc_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (3.63ns)   --->   "%pool_output_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 614 'read' 'pool_output_read_4' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 615 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4" [HLS_CNN.cpp:79]   --->   Operation 615 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 616 [2/2] (2.32ns)   --->   "%linear_weights_0_load_5 = load i4 %linear_weights_0_addr_10" [HLS_CNN.cpp:79]   --->   Operation 616 'load' 'linear_weights_0_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 617 [2/2] (2.32ns)   --->   "%linear_weights_1_load_5 = load i4 %linear_weights_1_addr_10" [HLS_CNN.cpp:79]   --->   Operation 617 'load' 'linear_weights_1_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 618 [2/2] (2.32ns)   --->   "%linear_weights_2_load_5 = load i4 %linear_weights_2_addr_10" [HLS_CNN.cpp:79]   --->   Operation 618 'load' 'linear_weights_2_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 619 [2/2] (2.32ns)   --->   "%linear_weights_3_load_5 = load i4 %linear_weights_3_addr_10" [HLS_CNN.cpp:79]   --->   Operation 619 'load' 'linear_weights_3_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 620 [2/2] (2.32ns)   --->   "%linear_weights_4_load_5 = load i4 %linear_weights_4_addr_10" [HLS_CNN.cpp:79]   --->   Operation 620 'load' 'linear_weights_4_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 621 [2/2] (2.32ns)   --->   "%linear_weights_5_load_5 = load i4 %linear_weights_5_addr_10" [HLS_CNN.cpp:79]   --->   Operation 621 'load' 'linear_weights_5_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 622 [2/2] (2.32ns)   --->   "%linear_weights_6_load_5 = load i4 %linear_weights_6_addr_10" [HLS_CNN.cpp:79]   --->   Operation 622 'load' 'linear_weights_6_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 623 [2/2] (2.32ns)   --->   "%linear_weights_7_load_5 = load i4 %linear_weights_7_addr_10" [HLS_CNN.cpp:79]   --->   Operation 623 'load' 'linear_weights_7_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 624 [2/2] (2.32ns)   --->   "%linear_weights_8_load_5 = load i4 %linear_weights_8_addr_10" [HLS_CNN.cpp:79]   --->   Operation 624 'load' 'linear_weights_8_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 625 [2/2] (2.32ns)   --->   "%linear_weights_9_load_5 = load i4 %linear_weights_9_addr_10" [HLS_CNN.cpp:79]   --->   Operation 625 'load' 'linear_weights_9_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 626 [2/2] (2.32ns)   --->   "%linear_weights_10_load_5 = load i4 %linear_weights_10_addr_10" [HLS_CNN.cpp:79]   --->   Operation 626 'load' 'linear_weights_10_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 627 [2/2] (2.32ns)   --->   "%linear_weights_11_load_5 = load i4 %linear_weights_11_addr_10" [HLS_CNN.cpp:79]   --->   Operation 627 'load' 'linear_weights_11_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 628 [2/2] (2.32ns)   --->   "%linear_weights_12_load_5 = load i4 %linear_weights_12_addr_10" [HLS_CNN.cpp:79]   --->   Operation 628 'load' 'linear_weights_12_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 629 [2/2] (2.32ns)   --->   "%linear_weights_13_load_5 = load i4 %linear_weights_13_addr_10" [HLS_CNN.cpp:79]   --->   Operation 629 'load' 'linear_weights_13_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 630 [2/2] (2.32ns)   --->   "%linear_weights_14_load_5 = load i4 %linear_weights_14_addr_10" [HLS_CNN.cpp:79]   --->   Operation 630 'load' 'linear_weights_14_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 631 [2/2] (2.32ns)   --->   "%linear_weights_15_load_5 = load i4 %linear_weights_15_addr_10" [HLS_CNN.cpp:79]   --->   Operation 631 'load' 'linear_weights_15_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 632 [2/2] (2.32ns)   --->   "%linear_weights_0_load_7 = load i4 %linear_weights_0_addr_8" [HLS_CNN.cpp:79]   --->   Operation 632 'load' 'linear_weights_0_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 633 [2/2] (2.32ns)   --->   "%linear_weights_1_load_7 = load i4 %linear_weights_1_addr_8" [HLS_CNN.cpp:79]   --->   Operation 633 'load' 'linear_weights_1_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 634 [2/2] (2.32ns)   --->   "%linear_weights_2_load_7 = load i4 %linear_weights_2_addr_8" [HLS_CNN.cpp:79]   --->   Operation 634 'load' 'linear_weights_2_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 635 [2/2] (2.32ns)   --->   "%linear_weights_3_load_7 = load i4 %linear_weights_3_addr_8" [HLS_CNN.cpp:79]   --->   Operation 635 'load' 'linear_weights_3_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 636 [2/2] (2.32ns)   --->   "%linear_weights_4_load_7 = load i4 %linear_weights_4_addr_8" [HLS_CNN.cpp:79]   --->   Operation 636 'load' 'linear_weights_4_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 637 [2/2] (2.32ns)   --->   "%linear_weights_5_load_7 = load i4 %linear_weights_5_addr_8" [HLS_CNN.cpp:79]   --->   Operation 637 'load' 'linear_weights_5_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 638 [2/2] (2.32ns)   --->   "%linear_weights_6_load_7 = load i4 %linear_weights_6_addr_8" [HLS_CNN.cpp:79]   --->   Operation 638 'load' 'linear_weights_6_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 639 [2/2] (2.32ns)   --->   "%linear_weights_7_load_7 = load i4 %linear_weights_7_addr_8" [HLS_CNN.cpp:79]   --->   Operation 639 'load' 'linear_weights_7_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 640 [2/2] (2.32ns)   --->   "%linear_weights_8_load_7 = load i4 %linear_weights_8_addr_8" [HLS_CNN.cpp:79]   --->   Operation 640 'load' 'linear_weights_8_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 641 [2/2] (2.32ns)   --->   "%linear_weights_9_load_7 = load i4 %linear_weights_9_addr_8" [HLS_CNN.cpp:79]   --->   Operation 641 'load' 'linear_weights_9_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 642 [2/2] (2.32ns)   --->   "%linear_weights_10_load_7 = load i4 %linear_weights_10_addr_8" [HLS_CNN.cpp:79]   --->   Operation 642 'load' 'linear_weights_10_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 643 [2/2] (2.32ns)   --->   "%linear_weights_11_load_7 = load i4 %linear_weights_11_addr_8" [HLS_CNN.cpp:79]   --->   Operation 643 'load' 'linear_weights_11_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 644 [2/2] (2.32ns)   --->   "%linear_weights_12_load_7 = load i4 %linear_weights_12_addr_8" [HLS_CNN.cpp:79]   --->   Operation 644 'load' 'linear_weights_12_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 645 [2/2] (2.32ns)   --->   "%linear_weights_13_load_7 = load i4 %linear_weights_13_addr_8" [HLS_CNN.cpp:79]   --->   Operation 645 'load' 'linear_weights_13_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 646 [2/2] (2.32ns)   --->   "%linear_weights_14_load_7 = load i4 %linear_weights_14_addr_8" [HLS_CNN.cpp:79]   --->   Operation 646 'load' 'linear_weights_14_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 647 [2/2] (2.32ns)   --->   "%linear_weights_15_load_7 = load i4 %linear_weights_15_addr_8" [HLS_CNN.cpp:79]   --->   Operation 647 'load' 'linear_weights_15_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 648 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_4 = getelementptr i32 %linear_weights_15, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 648 'getelementptr' 'linear_weights_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 649 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_4 = getelementptr i32 %linear_weights_14, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 649 'getelementptr' 'linear_weights_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 650 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_4 = getelementptr i32 %linear_weights_13, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 650 'getelementptr' 'linear_weights_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 651 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_4 = getelementptr i32 %linear_weights_12, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 651 'getelementptr' 'linear_weights_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 652 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_4 = getelementptr i32 %linear_weights_11, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 652 'getelementptr' 'linear_weights_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 653 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_4 = getelementptr i32 %linear_weights_10, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 653 'getelementptr' 'linear_weights_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 654 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_4 = getelementptr i32 %linear_weights_9, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 654 'getelementptr' 'linear_weights_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 655 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_4 = getelementptr i32 %linear_weights_8, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 655 'getelementptr' 'linear_weights_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_4 = getelementptr i32 %linear_weights_7, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 656 'getelementptr' 'linear_weights_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_4 = getelementptr i32 %linear_weights_6, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 657 'getelementptr' 'linear_weights_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_4 = getelementptr i32 %linear_weights_5, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 658 'getelementptr' 'linear_weights_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_4 = getelementptr i32 %linear_weights_4, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 659 'getelementptr' 'linear_weights_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 660 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_4 = getelementptr i32 %linear_weights_3, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 660 'getelementptr' 'linear_weights_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 661 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_4 = getelementptr i32 %linear_weights_2, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 661 'getelementptr' 'linear_weights_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 662 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_4 = getelementptr i32 %linear_weights_1, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 662 'getelementptr' 'linear_weights_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 663 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_4 = getelementptr i32 %linear_weights_0, i64 0, i64 11" [HLS_CNN.cpp:79]   --->   Operation 663 'getelementptr' 'linear_weights_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_6 = getelementptr i32 %linear_weights_15, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 664 'getelementptr' 'linear_weights_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_6 = getelementptr i32 %linear_weights_14, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 665 'getelementptr' 'linear_weights_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_6 = getelementptr i32 %linear_weights_13, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 666 'getelementptr' 'linear_weights_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_6 = getelementptr i32 %linear_weights_12, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 667 'getelementptr' 'linear_weights_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 668 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_6 = getelementptr i32 %linear_weights_11, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 668 'getelementptr' 'linear_weights_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 669 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_6 = getelementptr i32 %linear_weights_10, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 669 'getelementptr' 'linear_weights_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 670 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_6 = getelementptr i32 %linear_weights_9, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 670 'getelementptr' 'linear_weights_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 671 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_6 = getelementptr i32 %linear_weights_8, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 671 'getelementptr' 'linear_weights_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 672 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_6 = getelementptr i32 %linear_weights_7, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 672 'getelementptr' 'linear_weights_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 673 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_6 = getelementptr i32 %linear_weights_6, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 673 'getelementptr' 'linear_weights_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 674 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_6 = getelementptr i32 %linear_weights_5, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 674 'getelementptr' 'linear_weights_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 675 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_6 = getelementptr i32 %linear_weights_4, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 675 'getelementptr' 'linear_weights_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 676 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_6 = getelementptr i32 %linear_weights_3, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 676 'getelementptr' 'linear_weights_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_6 = getelementptr i32 %linear_weights_2, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 677 'getelementptr' 'linear_weights_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 678 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_6 = getelementptr i32 %linear_weights_1, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 678 'getelementptr' 'linear_weights_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_6 = getelementptr i32 %linear_weights_0, i64 0, i64 9" [HLS_CNN.cpp:79]   --->   Operation 679 'getelementptr' 'linear_weights_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 680 [3/3] (1.05ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read" [HLS_CNN.cpp:79]   --->   Operation 680 'mul' 'mul_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 681 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2" [HLS_CNN.cpp:79]   --->   Operation 681 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 682 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4" [HLS_CNN.cpp:79]   --->   Operation 682 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 683 [1/2] (2.32ns)   --->   "%linear_weights_0_load_5 = load i4 %linear_weights_0_addr_10" [HLS_CNN.cpp:79]   --->   Operation 683 'load' 'linear_weights_0_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 684 [1/2] (2.32ns)   --->   "%linear_weights_1_load_5 = load i4 %linear_weights_1_addr_10" [HLS_CNN.cpp:79]   --->   Operation 684 'load' 'linear_weights_1_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 685 [1/2] (2.32ns)   --->   "%linear_weights_2_load_5 = load i4 %linear_weights_2_addr_10" [HLS_CNN.cpp:79]   --->   Operation 685 'load' 'linear_weights_2_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 686 [1/2] (2.32ns)   --->   "%linear_weights_3_load_5 = load i4 %linear_weights_3_addr_10" [HLS_CNN.cpp:79]   --->   Operation 686 'load' 'linear_weights_3_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 687 [1/2] (2.32ns)   --->   "%linear_weights_4_load_5 = load i4 %linear_weights_4_addr_10" [HLS_CNN.cpp:79]   --->   Operation 687 'load' 'linear_weights_4_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 688 [1/2] (2.32ns)   --->   "%linear_weights_5_load_5 = load i4 %linear_weights_5_addr_10" [HLS_CNN.cpp:79]   --->   Operation 688 'load' 'linear_weights_5_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 689 [1/2] (2.32ns)   --->   "%linear_weights_6_load_5 = load i4 %linear_weights_6_addr_10" [HLS_CNN.cpp:79]   --->   Operation 689 'load' 'linear_weights_6_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 690 [1/2] (2.32ns)   --->   "%linear_weights_7_load_5 = load i4 %linear_weights_7_addr_10" [HLS_CNN.cpp:79]   --->   Operation 690 'load' 'linear_weights_7_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 691 [1/2] (2.32ns)   --->   "%linear_weights_8_load_5 = load i4 %linear_weights_8_addr_10" [HLS_CNN.cpp:79]   --->   Operation 691 'load' 'linear_weights_8_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 692 [1/2] (2.32ns)   --->   "%linear_weights_9_load_5 = load i4 %linear_weights_9_addr_10" [HLS_CNN.cpp:79]   --->   Operation 692 'load' 'linear_weights_9_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 693 [1/2] (2.32ns)   --->   "%linear_weights_10_load_5 = load i4 %linear_weights_10_addr_10" [HLS_CNN.cpp:79]   --->   Operation 693 'load' 'linear_weights_10_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 694 [1/2] (2.32ns)   --->   "%linear_weights_11_load_5 = load i4 %linear_weights_11_addr_10" [HLS_CNN.cpp:79]   --->   Operation 694 'load' 'linear_weights_11_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 695 [1/2] (2.32ns)   --->   "%linear_weights_12_load_5 = load i4 %linear_weights_12_addr_10" [HLS_CNN.cpp:79]   --->   Operation 695 'load' 'linear_weights_12_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 696 [1/2] (2.32ns)   --->   "%linear_weights_13_load_5 = load i4 %linear_weights_13_addr_10" [HLS_CNN.cpp:79]   --->   Operation 696 'load' 'linear_weights_13_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 697 [1/2] (2.32ns)   --->   "%linear_weights_14_load_5 = load i4 %linear_weights_14_addr_10" [HLS_CNN.cpp:79]   --->   Operation 697 'load' 'linear_weights_14_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 698 [1/2] (2.32ns)   --->   "%linear_weights_15_load_5 = load i4 %linear_weights_15_addr_10" [HLS_CNN.cpp:79]   --->   Operation 698 'load' 'linear_weights_15_load_5' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 699 [1/1] (2.06ns)   --->   "%i_op_assign_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_5, i32 %linear_weights_1_load_5, i32 %linear_weights_2_load_5, i32 %linear_weights_3_load_5, i32 %linear_weights_4_load_5, i32 %linear_weights_5_load_5, i32 %linear_weights_6_load_5, i32 %linear_weights_7_load_5, i32 %linear_weights_8_load_5, i32 %linear_weights_9_load_5, i32 %linear_weights_10_load_5, i32 %linear_weights_11_load_5, i32 %linear_weights_12_load_5, i32 %linear_weights_13_load_5, i32 %linear_weights_14_load_5, i32 %linear_weights_15_load_5, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 699 'mux' 'i_op_assign_1_5' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 700 [1/1] (3.63ns)   --->   "%pool_output_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 700 'read' 'pool_output_read_5' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln79_5 = trunc i32 %i_op_assign_1_5" [HLS_CNN.cpp:79]   --->   Operation 701 'trunc' 'trunc_ln79_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 702 [1/2] (2.32ns)   --->   "%linear_weights_0_load_7 = load i4 %linear_weights_0_addr_8" [HLS_CNN.cpp:79]   --->   Operation 702 'load' 'linear_weights_0_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 703 [1/2] (2.32ns)   --->   "%linear_weights_1_load_7 = load i4 %linear_weights_1_addr_8" [HLS_CNN.cpp:79]   --->   Operation 703 'load' 'linear_weights_1_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 704 [1/2] (2.32ns)   --->   "%linear_weights_2_load_7 = load i4 %linear_weights_2_addr_8" [HLS_CNN.cpp:79]   --->   Operation 704 'load' 'linear_weights_2_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 705 [1/2] (2.32ns)   --->   "%linear_weights_3_load_7 = load i4 %linear_weights_3_addr_8" [HLS_CNN.cpp:79]   --->   Operation 705 'load' 'linear_weights_3_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 706 [1/2] (2.32ns)   --->   "%linear_weights_4_load_7 = load i4 %linear_weights_4_addr_8" [HLS_CNN.cpp:79]   --->   Operation 706 'load' 'linear_weights_4_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 707 [1/2] (2.32ns)   --->   "%linear_weights_5_load_7 = load i4 %linear_weights_5_addr_8" [HLS_CNN.cpp:79]   --->   Operation 707 'load' 'linear_weights_5_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 708 [1/2] (2.32ns)   --->   "%linear_weights_6_load_7 = load i4 %linear_weights_6_addr_8" [HLS_CNN.cpp:79]   --->   Operation 708 'load' 'linear_weights_6_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 709 [1/2] (2.32ns)   --->   "%linear_weights_7_load_7 = load i4 %linear_weights_7_addr_8" [HLS_CNN.cpp:79]   --->   Operation 709 'load' 'linear_weights_7_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 710 [1/2] (2.32ns)   --->   "%linear_weights_8_load_7 = load i4 %linear_weights_8_addr_8" [HLS_CNN.cpp:79]   --->   Operation 710 'load' 'linear_weights_8_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 711 [1/2] (2.32ns)   --->   "%linear_weights_9_load_7 = load i4 %linear_weights_9_addr_8" [HLS_CNN.cpp:79]   --->   Operation 711 'load' 'linear_weights_9_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 712 [1/2] (2.32ns)   --->   "%linear_weights_10_load_7 = load i4 %linear_weights_10_addr_8" [HLS_CNN.cpp:79]   --->   Operation 712 'load' 'linear_weights_10_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 713 [1/2] (2.32ns)   --->   "%linear_weights_11_load_7 = load i4 %linear_weights_11_addr_8" [HLS_CNN.cpp:79]   --->   Operation 713 'load' 'linear_weights_11_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 714 [1/2] (2.32ns)   --->   "%linear_weights_12_load_7 = load i4 %linear_weights_12_addr_8" [HLS_CNN.cpp:79]   --->   Operation 714 'load' 'linear_weights_12_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 715 [1/2] (2.32ns)   --->   "%linear_weights_13_load_7 = load i4 %linear_weights_13_addr_8" [HLS_CNN.cpp:79]   --->   Operation 715 'load' 'linear_weights_13_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 716 [1/2] (2.32ns)   --->   "%linear_weights_14_load_7 = load i4 %linear_weights_14_addr_8" [HLS_CNN.cpp:79]   --->   Operation 716 'load' 'linear_weights_14_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 717 [1/2] (2.32ns)   --->   "%linear_weights_15_load_7 = load i4 %linear_weights_15_addr_8" [HLS_CNN.cpp:79]   --->   Operation 717 'load' 'linear_weights_15_load_7' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 718 [1/1] (2.06ns)   --->   "%i_op_assign_1_7 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_7, i32 %linear_weights_1_load_7, i32 %linear_weights_2_load_7, i32 %linear_weights_3_load_7, i32 %linear_weights_4_load_7, i32 %linear_weights_5_load_7, i32 %linear_weights_6_load_7, i32 %linear_weights_7_load_7, i32 %linear_weights_8_load_7, i32 %linear_weights_9_load_7, i32 %linear_weights_10_load_7, i32 %linear_weights_11_load_7, i32 %linear_weights_12_load_7, i32 %linear_weights_13_load_7, i32 %linear_weights_14_load_7, i32 %linear_weights_15_load_7, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 718 'mux' 'i_op_assign_1_7' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln79_7 = trunc i32 %i_op_assign_1_7" [HLS_CNN.cpp:79]   --->   Operation 719 'trunc' 'trunc_ln79_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 720 [2/2] (2.32ns)   --->   "%linear_weights_0_load_9 = load i4 %linear_weights_0_addr_6" [HLS_CNN.cpp:79]   --->   Operation 720 'load' 'linear_weights_0_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 721 [2/2] (2.32ns)   --->   "%linear_weights_1_load_9 = load i4 %linear_weights_1_addr_6" [HLS_CNN.cpp:79]   --->   Operation 721 'load' 'linear_weights_1_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 722 [2/2] (2.32ns)   --->   "%linear_weights_2_load_9 = load i4 %linear_weights_2_addr_6" [HLS_CNN.cpp:79]   --->   Operation 722 'load' 'linear_weights_2_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 723 [2/2] (2.32ns)   --->   "%linear_weights_3_load_9 = load i4 %linear_weights_3_addr_6" [HLS_CNN.cpp:79]   --->   Operation 723 'load' 'linear_weights_3_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 724 [2/2] (2.32ns)   --->   "%linear_weights_4_load_9 = load i4 %linear_weights_4_addr_6" [HLS_CNN.cpp:79]   --->   Operation 724 'load' 'linear_weights_4_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 725 [2/2] (2.32ns)   --->   "%linear_weights_5_load_9 = load i4 %linear_weights_5_addr_6" [HLS_CNN.cpp:79]   --->   Operation 725 'load' 'linear_weights_5_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 726 [2/2] (2.32ns)   --->   "%linear_weights_6_load_9 = load i4 %linear_weights_6_addr_6" [HLS_CNN.cpp:79]   --->   Operation 726 'load' 'linear_weights_6_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 727 [2/2] (2.32ns)   --->   "%linear_weights_7_load_9 = load i4 %linear_weights_7_addr_6" [HLS_CNN.cpp:79]   --->   Operation 727 'load' 'linear_weights_7_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 728 [2/2] (2.32ns)   --->   "%linear_weights_8_load_9 = load i4 %linear_weights_8_addr_6" [HLS_CNN.cpp:79]   --->   Operation 728 'load' 'linear_weights_8_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 729 [2/2] (2.32ns)   --->   "%linear_weights_9_load_9 = load i4 %linear_weights_9_addr_6" [HLS_CNN.cpp:79]   --->   Operation 729 'load' 'linear_weights_9_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 730 [2/2] (2.32ns)   --->   "%linear_weights_10_load_9 = load i4 %linear_weights_10_addr_6" [HLS_CNN.cpp:79]   --->   Operation 730 'load' 'linear_weights_10_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 731 [2/2] (2.32ns)   --->   "%linear_weights_11_load_9 = load i4 %linear_weights_11_addr_6" [HLS_CNN.cpp:79]   --->   Operation 731 'load' 'linear_weights_11_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 732 [2/2] (2.32ns)   --->   "%linear_weights_12_load_9 = load i4 %linear_weights_12_addr_6" [HLS_CNN.cpp:79]   --->   Operation 732 'load' 'linear_weights_12_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 733 [2/2] (2.32ns)   --->   "%linear_weights_13_load_9 = load i4 %linear_weights_13_addr_6" [HLS_CNN.cpp:79]   --->   Operation 733 'load' 'linear_weights_13_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 734 [2/2] (2.32ns)   --->   "%linear_weights_14_load_9 = load i4 %linear_weights_14_addr_6" [HLS_CNN.cpp:79]   --->   Operation 734 'load' 'linear_weights_14_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 735 [2/2] (2.32ns)   --->   "%linear_weights_15_load_9 = load i4 %linear_weights_15_addr_6" [HLS_CNN.cpp:79]   --->   Operation 735 'load' 'linear_weights_15_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 736 [2/2] (2.32ns)   --->   "%linear_weights_0_load_11 = load i4 %linear_weights_0_addr_4" [HLS_CNN.cpp:79]   --->   Operation 736 'load' 'linear_weights_0_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 737 [2/2] (2.32ns)   --->   "%linear_weights_1_load_11 = load i4 %linear_weights_1_addr_4" [HLS_CNN.cpp:79]   --->   Operation 737 'load' 'linear_weights_1_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 738 [2/2] (2.32ns)   --->   "%linear_weights_2_load_11 = load i4 %linear_weights_2_addr_4" [HLS_CNN.cpp:79]   --->   Operation 738 'load' 'linear_weights_2_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 739 [2/2] (2.32ns)   --->   "%linear_weights_3_load_11 = load i4 %linear_weights_3_addr_4" [HLS_CNN.cpp:79]   --->   Operation 739 'load' 'linear_weights_3_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 740 [2/2] (2.32ns)   --->   "%linear_weights_4_load_11 = load i4 %linear_weights_4_addr_4" [HLS_CNN.cpp:79]   --->   Operation 740 'load' 'linear_weights_4_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 741 [2/2] (2.32ns)   --->   "%linear_weights_5_load_11 = load i4 %linear_weights_5_addr_4" [HLS_CNN.cpp:79]   --->   Operation 741 'load' 'linear_weights_5_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 742 [2/2] (2.32ns)   --->   "%linear_weights_6_load_11 = load i4 %linear_weights_6_addr_4" [HLS_CNN.cpp:79]   --->   Operation 742 'load' 'linear_weights_6_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 743 [2/2] (2.32ns)   --->   "%linear_weights_7_load_11 = load i4 %linear_weights_7_addr_4" [HLS_CNN.cpp:79]   --->   Operation 743 'load' 'linear_weights_7_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 744 [2/2] (2.32ns)   --->   "%linear_weights_8_load_11 = load i4 %linear_weights_8_addr_4" [HLS_CNN.cpp:79]   --->   Operation 744 'load' 'linear_weights_8_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 745 [2/2] (2.32ns)   --->   "%linear_weights_9_load_11 = load i4 %linear_weights_9_addr_4" [HLS_CNN.cpp:79]   --->   Operation 745 'load' 'linear_weights_9_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 746 [2/2] (2.32ns)   --->   "%linear_weights_10_load_11 = load i4 %linear_weights_10_addr_4" [HLS_CNN.cpp:79]   --->   Operation 746 'load' 'linear_weights_10_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 747 [2/2] (2.32ns)   --->   "%linear_weights_11_load_11 = load i4 %linear_weights_11_addr_4" [HLS_CNN.cpp:79]   --->   Operation 747 'load' 'linear_weights_11_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 748 [2/2] (2.32ns)   --->   "%linear_weights_12_load_11 = load i4 %linear_weights_12_addr_4" [HLS_CNN.cpp:79]   --->   Operation 748 'load' 'linear_weights_12_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 749 [2/2] (2.32ns)   --->   "%linear_weights_13_load_11 = load i4 %linear_weights_13_addr_4" [HLS_CNN.cpp:79]   --->   Operation 749 'load' 'linear_weights_13_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 750 [2/2] (2.32ns)   --->   "%linear_weights_14_load_11 = load i4 %linear_weights_14_addr_4" [HLS_CNN.cpp:79]   --->   Operation 750 'load' 'linear_weights_14_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 751 [2/2] (2.32ns)   --->   "%linear_weights_15_load_11 = load i4 %linear_weights_15_addr_4" [HLS_CNN.cpp:79]   --->   Operation 751 'load' 'linear_weights_15_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 752 [1/1] (0.00ns)   --->   "%linear_weights_15_addr = getelementptr i32 %linear_weights_15, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 752 'getelementptr' 'linear_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 753 [1/1] (0.00ns)   --->   "%linear_weights_14_addr = getelementptr i32 %linear_weights_14, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 753 'getelementptr' 'linear_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 754 [1/1] (0.00ns)   --->   "%linear_weights_13_addr = getelementptr i32 %linear_weights_13, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 754 'getelementptr' 'linear_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%linear_weights_12_addr = getelementptr i32 %linear_weights_12, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 755 'getelementptr' 'linear_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (0.00ns)   --->   "%linear_weights_11_addr = getelementptr i32 %linear_weights_11, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 756 'getelementptr' 'linear_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%linear_weights_10_addr = getelementptr i32 %linear_weights_10, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 757 'getelementptr' 'linear_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (0.00ns)   --->   "%linear_weights_9_addr = getelementptr i32 %linear_weights_9, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 758 'getelementptr' 'linear_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 759 [1/1] (0.00ns)   --->   "%linear_weights_8_addr = getelementptr i32 %linear_weights_8, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 759 'getelementptr' 'linear_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (0.00ns)   --->   "%linear_weights_7_addr = getelementptr i32 %linear_weights_7, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 760 'getelementptr' 'linear_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 761 [1/1] (0.00ns)   --->   "%linear_weights_6_addr = getelementptr i32 %linear_weights_6, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 761 'getelementptr' 'linear_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 762 [1/1] (0.00ns)   --->   "%linear_weights_5_addr = getelementptr i32 %linear_weights_5, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 762 'getelementptr' 'linear_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 763 [1/1] (0.00ns)   --->   "%linear_weights_4_addr = getelementptr i32 %linear_weights_4, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 763 'getelementptr' 'linear_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 764 [1/1] (0.00ns)   --->   "%linear_weights_3_addr = getelementptr i32 %linear_weights_3, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 764 'getelementptr' 'linear_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 765 [1/1] (0.00ns)   --->   "%linear_weights_2_addr = getelementptr i32 %linear_weights_2, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 765 'getelementptr' 'linear_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 766 [1/1] (0.00ns)   --->   "%linear_weights_1_addr = getelementptr i32 %linear_weights_1, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 766 'getelementptr' 'linear_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 767 [1/1] (0.00ns)   --->   "%linear_weights_0_addr = getelementptr i32 %linear_weights_0, i64 0, i64 15" [HLS_CNN.cpp:79]   --->   Operation 767 'getelementptr' 'linear_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 768 [1/1] (0.00ns)   --->   "%linear_weights_15_addr_2 = getelementptr i32 %linear_weights_15, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 768 'getelementptr' 'linear_weights_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 769 [1/1] (0.00ns)   --->   "%linear_weights_14_addr_2 = getelementptr i32 %linear_weights_14, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 769 'getelementptr' 'linear_weights_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 770 [1/1] (0.00ns)   --->   "%linear_weights_13_addr_2 = getelementptr i32 %linear_weights_13, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 770 'getelementptr' 'linear_weights_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 771 [1/1] (0.00ns)   --->   "%linear_weights_12_addr_2 = getelementptr i32 %linear_weights_12, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 771 'getelementptr' 'linear_weights_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 772 [1/1] (0.00ns)   --->   "%linear_weights_11_addr_2 = getelementptr i32 %linear_weights_11, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 772 'getelementptr' 'linear_weights_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 773 [1/1] (0.00ns)   --->   "%linear_weights_10_addr_2 = getelementptr i32 %linear_weights_10, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 773 'getelementptr' 'linear_weights_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 774 [1/1] (0.00ns)   --->   "%linear_weights_9_addr_2 = getelementptr i32 %linear_weights_9, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 774 'getelementptr' 'linear_weights_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 775 [1/1] (0.00ns)   --->   "%linear_weights_8_addr_2 = getelementptr i32 %linear_weights_8, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 775 'getelementptr' 'linear_weights_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 776 [1/1] (0.00ns)   --->   "%linear_weights_7_addr_2 = getelementptr i32 %linear_weights_7, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 776 'getelementptr' 'linear_weights_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 777 [1/1] (0.00ns)   --->   "%linear_weights_6_addr_2 = getelementptr i32 %linear_weights_6, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 777 'getelementptr' 'linear_weights_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 778 [1/1] (0.00ns)   --->   "%linear_weights_5_addr_2 = getelementptr i32 %linear_weights_5, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 778 'getelementptr' 'linear_weights_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 779 [1/1] (0.00ns)   --->   "%linear_weights_4_addr_2 = getelementptr i32 %linear_weights_4, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 779 'getelementptr' 'linear_weights_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 780 [1/1] (0.00ns)   --->   "%linear_weights_3_addr_2 = getelementptr i32 %linear_weights_3, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 780 'getelementptr' 'linear_weights_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 781 [1/1] (0.00ns)   --->   "%linear_weights_2_addr_2 = getelementptr i32 %linear_weights_2, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 781 'getelementptr' 'linear_weights_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 782 [1/1] (0.00ns)   --->   "%linear_weights_1_addr_2 = getelementptr i32 %linear_weights_1, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 782 'getelementptr' 'linear_weights_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 783 [1/1] (0.00ns)   --->   "%linear_weights_0_addr_2 = getelementptr i32 %linear_weights_0, i64 0, i64 13" [HLS_CNN.cpp:79]   --->   Operation 783 'getelementptr' 'linear_weights_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 784 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 784 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 785 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 785 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 786 [2/3] (1.05ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read" [HLS_CNN.cpp:79]   --->   Operation 786 'mul' 'mul_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 787 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4" [HLS_CNN.cpp:79]   --->   Operation 787 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 788 [1/1] (3.63ns)   --->   "%pool_output_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 788 'read' 'pool_output_read_6' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 789 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6" [HLS_CNN.cpp:79]   --->   Operation 789 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 790 [1/2] (2.32ns)   --->   "%linear_weights_0_load_9 = load i4 %linear_weights_0_addr_6" [HLS_CNN.cpp:79]   --->   Operation 790 'load' 'linear_weights_0_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 791 [1/2] (2.32ns)   --->   "%linear_weights_1_load_9 = load i4 %linear_weights_1_addr_6" [HLS_CNN.cpp:79]   --->   Operation 791 'load' 'linear_weights_1_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 792 [1/2] (2.32ns)   --->   "%linear_weights_2_load_9 = load i4 %linear_weights_2_addr_6" [HLS_CNN.cpp:79]   --->   Operation 792 'load' 'linear_weights_2_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 793 [1/2] (2.32ns)   --->   "%linear_weights_3_load_9 = load i4 %linear_weights_3_addr_6" [HLS_CNN.cpp:79]   --->   Operation 793 'load' 'linear_weights_3_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 794 [1/2] (2.32ns)   --->   "%linear_weights_4_load_9 = load i4 %linear_weights_4_addr_6" [HLS_CNN.cpp:79]   --->   Operation 794 'load' 'linear_weights_4_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 795 [1/2] (2.32ns)   --->   "%linear_weights_5_load_9 = load i4 %linear_weights_5_addr_6" [HLS_CNN.cpp:79]   --->   Operation 795 'load' 'linear_weights_5_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 796 [1/2] (2.32ns)   --->   "%linear_weights_6_load_9 = load i4 %linear_weights_6_addr_6" [HLS_CNN.cpp:79]   --->   Operation 796 'load' 'linear_weights_6_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 797 [1/2] (2.32ns)   --->   "%linear_weights_7_load_9 = load i4 %linear_weights_7_addr_6" [HLS_CNN.cpp:79]   --->   Operation 797 'load' 'linear_weights_7_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 798 [1/2] (2.32ns)   --->   "%linear_weights_8_load_9 = load i4 %linear_weights_8_addr_6" [HLS_CNN.cpp:79]   --->   Operation 798 'load' 'linear_weights_8_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 799 [1/2] (2.32ns)   --->   "%linear_weights_9_load_9 = load i4 %linear_weights_9_addr_6" [HLS_CNN.cpp:79]   --->   Operation 799 'load' 'linear_weights_9_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 800 [1/2] (2.32ns)   --->   "%linear_weights_10_load_9 = load i4 %linear_weights_10_addr_6" [HLS_CNN.cpp:79]   --->   Operation 800 'load' 'linear_weights_10_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 801 [1/2] (2.32ns)   --->   "%linear_weights_11_load_9 = load i4 %linear_weights_11_addr_6" [HLS_CNN.cpp:79]   --->   Operation 801 'load' 'linear_weights_11_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 802 [1/2] (2.32ns)   --->   "%linear_weights_12_load_9 = load i4 %linear_weights_12_addr_6" [HLS_CNN.cpp:79]   --->   Operation 802 'load' 'linear_weights_12_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 803 [1/2] (2.32ns)   --->   "%linear_weights_13_load_9 = load i4 %linear_weights_13_addr_6" [HLS_CNN.cpp:79]   --->   Operation 803 'load' 'linear_weights_13_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 804 [1/2] (2.32ns)   --->   "%linear_weights_14_load_9 = load i4 %linear_weights_14_addr_6" [HLS_CNN.cpp:79]   --->   Operation 804 'load' 'linear_weights_14_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 805 [1/2] (2.32ns)   --->   "%linear_weights_15_load_9 = load i4 %linear_weights_15_addr_6" [HLS_CNN.cpp:79]   --->   Operation 805 'load' 'linear_weights_15_load_9' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 806 [1/1] (2.06ns)   --->   "%i_op_assign_1_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_9, i32 %linear_weights_1_load_9, i32 %linear_weights_2_load_9, i32 %linear_weights_3_load_9, i32 %linear_weights_4_load_9, i32 %linear_weights_5_load_9, i32 %linear_weights_6_load_9, i32 %linear_weights_7_load_9, i32 %linear_weights_8_load_9, i32 %linear_weights_9_load_9, i32 %linear_weights_10_load_9, i32 %linear_weights_11_load_9, i32 %linear_weights_12_load_9, i32 %linear_weights_13_load_9, i32 %linear_weights_14_load_9, i32 %linear_weights_15_load_9, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 806 'mux' 'i_op_assign_1_9' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln79_9 = trunc i32 %i_op_assign_1_9" [HLS_CNN.cpp:79]   --->   Operation 807 'trunc' 'trunc_ln79_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 808 [1/2] (2.32ns)   --->   "%linear_weights_0_load_11 = load i4 %linear_weights_0_addr_4" [HLS_CNN.cpp:79]   --->   Operation 808 'load' 'linear_weights_0_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 809 [1/2] (2.32ns)   --->   "%linear_weights_1_load_11 = load i4 %linear_weights_1_addr_4" [HLS_CNN.cpp:79]   --->   Operation 809 'load' 'linear_weights_1_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 810 [1/2] (2.32ns)   --->   "%linear_weights_2_load_11 = load i4 %linear_weights_2_addr_4" [HLS_CNN.cpp:79]   --->   Operation 810 'load' 'linear_weights_2_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 811 [1/2] (2.32ns)   --->   "%linear_weights_3_load_11 = load i4 %linear_weights_3_addr_4" [HLS_CNN.cpp:79]   --->   Operation 811 'load' 'linear_weights_3_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 812 [1/2] (2.32ns)   --->   "%linear_weights_4_load_11 = load i4 %linear_weights_4_addr_4" [HLS_CNN.cpp:79]   --->   Operation 812 'load' 'linear_weights_4_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 813 [1/2] (2.32ns)   --->   "%linear_weights_5_load_11 = load i4 %linear_weights_5_addr_4" [HLS_CNN.cpp:79]   --->   Operation 813 'load' 'linear_weights_5_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 814 [1/2] (2.32ns)   --->   "%linear_weights_6_load_11 = load i4 %linear_weights_6_addr_4" [HLS_CNN.cpp:79]   --->   Operation 814 'load' 'linear_weights_6_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 815 [1/2] (2.32ns)   --->   "%linear_weights_7_load_11 = load i4 %linear_weights_7_addr_4" [HLS_CNN.cpp:79]   --->   Operation 815 'load' 'linear_weights_7_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 816 [1/2] (2.32ns)   --->   "%linear_weights_8_load_11 = load i4 %linear_weights_8_addr_4" [HLS_CNN.cpp:79]   --->   Operation 816 'load' 'linear_weights_8_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 817 [1/2] (2.32ns)   --->   "%linear_weights_9_load_11 = load i4 %linear_weights_9_addr_4" [HLS_CNN.cpp:79]   --->   Operation 817 'load' 'linear_weights_9_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 818 [1/2] (2.32ns)   --->   "%linear_weights_10_load_11 = load i4 %linear_weights_10_addr_4" [HLS_CNN.cpp:79]   --->   Operation 818 'load' 'linear_weights_10_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 819 [1/2] (2.32ns)   --->   "%linear_weights_11_load_11 = load i4 %linear_weights_11_addr_4" [HLS_CNN.cpp:79]   --->   Operation 819 'load' 'linear_weights_11_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 820 [1/2] (2.32ns)   --->   "%linear_weights_12_load_11 = load i4 %linear_weights_12_addr_4" [HLS_CNN.cpp:79]   --->   Operation 820 'load' 'linear_weights_12_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 821 [1/2] (2.32ns)   --->   "%linear_weights_13_load_11 = load i4 %linear_weights_13_addr_4" [HLS_CNN.cpp:79]   --->   Operation 821 'load' 'linear_weights_13_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 822 [1/2] (2.32ns)   --->   "%linear_weights_14_load_11 = load i4 %linear_weights_14_addr_4" [HLS_CNN.cpp:79]   --->   Operation 822 'load' 'linear_weights_14_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 823 [1/2] (2.32ns)   --->   "%linear_weights_15_load_11 = load i4 %linear_weights_15_addr_4" [HLS_CNN.cpp:79]   --->   Operation 823 'load' 'linear_weights_15_load_11' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 824 [1/1] (2.06ns)   --->   "%i_op_assign_1_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_11, i32 %linear_weights_1_load_11, i32 %linear_weights_2_load_11, i32 %linear_weights_3_load_11, i32 %linear_weights_4_load_11, i32 %linear_weights_5_load_11, i32 %linear_weights_6_load_11, i32 %linear_weights_7_load_11, i32 %linear_weights_8_load_11, i32 %linear_weights_9_load_11, i32 %linear_weights_10_load_11, i32 %linear_weights_11_load_11, i32 %linear_weights_12_load_11, i32 %linear_weights_13_load_11, i32 %linear_weights_14_load_11, i32 %linear_weights_15_load_11, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 824 'mux' 'i_op_assign_1_10' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln79_11 = trunc i32 %i_op_assign_1_10" [HLS_CNN.cpp:79]   --->   Operation 825 'trunc' 'trunc_ln79_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 826 [2/2] (2.32ns)   --->   "%linear_weights_0_load_13 = load i4 %linear_weights_0_addr_2" [HLS_CNN.cpp:79]   --->   Operation 826 'load' 'linear_weights_0_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 827 [2/2] (2.32ns)   --->   "%linear_weights_1_load_13 = load i4 %linear_weights_1_addr_2" [HLS_CNN.cpp:79]   --->   Operation 827 'load' 'linear_weights_1_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 828 [2/2] (2.32ns)   --->   "%linear_weights_2_load_13 = load i4 %linear_weights_2_addr_2" [HLS_CNN.cpp:79]   --->   Operation 828 'load' 'linear_weights_2_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 829 [2/2] (2.32ns)   --->   "%linear_weights_3_load_13 = load i4 %linear_weights_3_addr_2" [HLS_CNN.cpp:79]   --->   Operation 829 'load' 'linear_weights_3_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 830 [2/2] (2.32ns)   --->   "%linear_weights_4_load_13 = load i4 %linear_weights_4_addr_2" [HLS_CNN.cpp:79]   --->   Operation 830 'load' 'linear_weights_4_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 831 [2/2] (2.32ns)   --->   "%linear_weights_5_load_13 = load i4 %linear_weights_5_addr_2" [HLS_CNN.cpp:79]   --->   Operation 831 'load' 'linear_weights_5_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 832 [2/2] (2.32ns)   --->   "%linear_weights_6_load_13 = load i4 %linear_weights_6_addr_2" [HLS_CNN.cpp:79]   --->   Operation 832 'load' 'linear_weights_6_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 833 [2/2] (2.32ns)   --->   "%linear_weights_7_load_13 = load i4 %linear_weights_7_addr_2" [HLS_CNN.cpp:79]   --->   Operation 833 'load' 'linear_weights_7_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 834 [2/2] (2.32ns)   --->   "%linear_weights_8_load_13 = load i4 %linear_weights_8_addr_2" [HLS_CNN.cpp:79]   --->   Operation 834 'load' 'linear_weights_8_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 835 [2/2] (2.32ns)   --->   "%linear_weights_9_load_13 = load i4 %linear_weights_9_addr_2" [HLS_CNN.cpp:79]   --->   Operation 835 'load' 'linear_weights_9_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 836 [2/2] (2.32ns)   --->   "%linear_weights_10_load_13 = load i4 %linear_weights_10_addr_2" [HLS_CNN.cpp:79]   --->   Operation 836 'load' 'linear_weights_10_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 837 [2/2] (2.32ns)   --->   "%linear_weights_11_load_13 = load i4 %linear_weights_11_addr_2" [HLS_CNN.cpp:79]   --->   Operation 837 'load' 'linear_weights_11_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 838 [2/2] (2.32ns)   --->   "%linear_weights_12_load_13 = load i4 %linear_weights_12_addr_2" [HLS_CNN.cpp:79]   --->   Operation 838 'load' 'linear_weights_12_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 839 [2/2] (2.32ns)   --->   "%linear_weights_13_load_13 = load i4 %linear_weights_13_addr_2" [HLS_CNN.cpp:79]   --->   Operation 839 'load' 'linear_weights_13_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 840 [2/2] (2.32ns)   --->   "%linear_weights_14_load_13 = load i4 %linear_weights_14_addr_2" [HLS_CNN.cpp:79]   --->   Operation 840 'load' 'linear_weights_14_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 841 [2/2] (2.32ns)   --->   "%linear_weights_15_load_13 = load i4 %linear_weights_15_addr_2" [HLS_CNN.cpp:79]   --->   Operation 841 'load' 'linear_weights_15_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 842 [2/2] (2.32ns)   --->   "%linear_weights_0_load_15 = load i4 %linear_weights_0_addr" [HLS_CNN.cpp:79]   --->   Operation 842 'load' 'linear_weights_0_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 843 [2/2] (2.32ns)   --->   "%linear_weights_1_load_15 = load i4 %linear_weights_1_addr" [HLS_CNN.cpp:79]   --->   Operation 843 'load' 'linear_weights_1_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 844 [2/2] (2.32ns)   --->   "%linear_weights_2_load_15 = load i4 %linear_weights_2_addr" [HLS_CNN.cpp:79]   --->   Operation 844 'load' 'linear_weights_2_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 845 [2/2] (2.32ns)   --->   "%linear_weights_3_load_15 = load i4 %linear_weights_3_addr" [HLS_CNN.cpp:79]   --->   Operation 845 'load' 'linear_weights_3_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 846 [2/2] (2.32ns)   --->   "%linear_weights_4_load_15 = load i4 %linear_weights_4_addr" [HLS_CNN.cpp:79]   --->   Operation 846 'load' 'linear_weights_4_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 847 [2/2] (2.32ns)   --->   "%linear_weights_5_load_15 = load i4 %linear_weights_5_addr" [HLS_CNN.cpp:79]   --->   Operation 847 'load' 'linear_weights_5_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 848 [2/2] (2.32ns)   --->   "%linear_weights_6_load_15 = load i4 %linear_weights_6_addr" [HLS_CNN.cpp:79]   --->   Operation 848 'load' 'linear_weights_6_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 849 [2/2] (2.32ns)   --->   "%linear_weights_7_load_15 = load i4 %linear_weights_7_addr" [HLS_CNN.cpp:79]   --->   Operation 849 'load' 'linear_weights_7_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 850 [2/2] (2.32ns)   --->   "%linear_weights_8_load_15 = load i4 %linear_weights_8_addr" [HLS_CNN.cpp:79]   --->   Operation 850 'load' 'linear_weights_8_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 851 [2/2] (2.32ns)   --->   "%linear_weights_9_load_15 = load i4 %linear_weights_9_addr" [HLS_CNN.cpp:79]   --->   Operation 851 'load' 'linear_weights_9_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 852 [2/2] (2.32ns)   --->   "%linear_weights_10_load_15 = load i4 %linear_weights_10_addr" [HLS_CNN.cpp:79]   --->   Operation 852 'load' 'linear_weights_10_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 853 [2/2] (2.32ns)   --->   "%linear_weights_11_load_15 = load i4 %linear_weights_11_addr" [HLS_CNN.cpp:79]   --->   Operation 853 'load' 'linear_weights_11_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 854 [2/2] (2.32ns)   --->   "%linear_weights_12_load_15 = load i4 %linear_weights_12_addr" [HLS_CNN.cpp:79]   --->   Operation 854 'load' 'linear_weights_12_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 855 [2/2] (2.32ns)   --->   "%linear_weights_13_load_15 = load i4 %linear_weights_13_addr" [HLS_CNN.cpp:79]   --->   Operation 855 'load' 'linear_weights_13_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 856 [2/2] (2.32ns)   --->   "%linear_weights_14_load_15 = load i4 %linear_weights_14_addr" [HLS_CNN.cpp:79]   --->   Operation 856 'load' 'linear_weights_14_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 857 [2/2] (2.32ns)   --->   "%linear_weights_15_load_15 = load i4 %linear_weights_15_addr" [HLS_CNN.cpp:79]   --->   Operation 857 'load' 'linear_weights_15_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 972 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 858 [1/3] (0.00ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read" [HLS_CNN.cpp:79]   --->   Operation 858 'mul' 'mul_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 859 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_1)   --->   "%mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3" [HLS_CNN.cpp:79]   --->   Operation 859 'mul' 'mul_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 860 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4" [HLS_CNN.cpp:79]   --->   Operation 860 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 861 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6" [HLS_CNN.cpp:79]   --->   Operation 861 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 862 [1/1] (3.63ns)   --->   "%pool_output_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 862 'read' 'pool_output_read_7' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 863 [1/2] (2.32ns)   --->   "%linear_weights_0_load_13 = load i4 %linear_weights_0_addr_2" [HLS_CNN.cpp:79]   --->   Operation 863 'load' 'linear_weights_0_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 864 [1/2] (2.32ns)   --->   "%linear_weights_1_load_13 = load i4 %linear_weights_1_addr_2" [HLS_CNN.cpp:79]   --->   Operation 864 'load' 'linear_weights_1_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 865 [1/2] (2.32ns)   --->   "%linear_weights_2_load_13 = load i4 %linear_weights_2_addr_2" [HLS_CNN.cpp:79]   --->   Operation 865 'load' 'linear_weights_2_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 866 [1/2] (2.32ns)   --->   "%linear_weights_3_load_13 = load i4 %linear_weights_3_addr_2" [HLS_CNN.cpp:79]   --->   Operation 866 'load' 'linear_weights_3_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 867 [1/2] (2.32ns)   --->   "%linear_weights_4_load_13 = load i4 %linear_weights_4_addr_2" [HLS_CNN.cpp:79]   --->   Operation 867 'load' 'linear_weights_4_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 868 [1/2] (2.32ns)   --->   "%linear_weights_5_load_13 = load i4 %linear_weights_5_addr_2" [HLS_CNN.cpp:79]   --->   Operation 868 'load' 'linear_weights_5_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 869 [1/2] (2.32ns)   --->   "%linear_weights_6_load_13 = load i4 %linear_weights_6_addr_2" [HLS_CNN.cpp:79]   --->   Operation 869 'load' 'linear_weights_6_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 870 [1/2] (2.32ns)   --->   "%linear_weights_7_load_13 = load i4 %linear_weights_7_addr_2" [HLS_CNN.cpp:79]   --->   Operation 870 'load' 'linear_weights_7_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 871 [1/2] (2.32ns)   --->   "%linear_weights_8_load_13 = load i4 %linear_weights_8_addr_2" [HLS_CNN.cpp:79]   --->   Operation 871 'load' 'linear_weights_8_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 872 [1/2] (2.32ns)   --->   "%linear_weights_9_load_13 = load i4 %linear_weights_9_addr_2" [HLS_CNN.cpp:79]   --->   Operation 872 'load' 'linear_weights_9_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 873 [1/2] (2.32ns)   --->   "%linear_weights_10_load_13 = load i4 %linear_weights_10_addr_2" [HLS_CNN.cpp:79]   --->   Operation 873 'load' 'linear_weights_10_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 874 [1/2] (2.32ns)   --->   "%linear_weights_11_load_13 = load i4 %linear_weights_11_addr_2" [HLS_CNN.cpp:79]   --->   Operation 874 'load' 'linear_weights_11_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 875 [1/2] (2.32ns)   --->   "%linear_weights_12_load_13 = load i4 %linear_weights_12_addr_2" [HLS_CNN.cpp:79]   --->   Operation 875 'load' 'linear_weights_12_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 876 [1/2] (2.32ns)   --->   "%linear_weights_13_load_13 = load i4 %linear_weights_13_addr_2" [HLS_CNN.cpp:79]   --->   Operation 876 'load' 'linear_weights_13_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 877 [1/2] (2.32ns)   --->   "%linear_weights_14_load_13 = load i4 %linear_weights_14_addr_2" [HLS_CNN.cpp:79]   --->   Operation 877 'load' 'linear_weights_14_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 878 [1/2] (2.32ns)   --->   "%linear_weights_15_load_13 = load i4 %linear_weights_15_addr_2" [HLS_CNN.cpp:79]   --->   Operation 878 'load' 'linear_weights_15_load_13' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 879 [1/1] (2.06ns)   --->   "%i_op_assign_1_12 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_13, i32 %linear_weights_1_load_13, i32 %linear_weights_2_load_13, i32 %linear_weights_3_load_13, i32 %linear_weights_4_load_13, i32 %linear_weights_5_load_13, i32 %linear_weights_6_load_13, i32 %linear_weights_7_load_13, i32 %linear_weights_8_load_13, i32 %linear_weights_9_load_13, i32 %linear_weights_10_load_13, i32 %linear_weights_11_load_13, i32 %linear_weights_12_load_13, i32 %linear_weights_13_load_13, i32 %linear_weights_14_load_13, i32 %linear_weights_15_load_13, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 879 'mux' 'i_op_assign_1_12' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln79_13 = trunc i32 %i_op_assign_1_12" [HLS_CNN.cpp:79]   --->   Operation 880 'trunc' 'trunc_ln79_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 881 [1/2] (2.32ns)   --->   "%linear_weights_0_load_15 = load i4 %linear_weights_0_addr" [HLS_CNN.cpp:79]   --->   Operation 881 'load' 'linear_weights_0_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 882 [1/2] (2.32ns)   --->   "%linear_weights_1_load_15 = load i4 %linear_weights_1_addr" [HLS_CNN.cpp:79]   --->   Operation 882 'load' 'linear_weights_1_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 883 [1/2] (2.32ns)   --->   "%linear_weights_2_load_15 = load i4 %linear_weights_2_addr" [HLS_CNN.cpp:79]   --->   Operation 883 'load' 'linear_weights_2_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 884 [1/2] (2.32ns)   --->   "%linear_weights_3_load_15 = load i4 %linear_weights_3_addr" [HLS_CNN.cpp:79]   --->   Operation 884 'load' 'linear_weights_3_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 885 [1/2] (2.32ns)   --->   "%linear_weights_4_load_15 = load i4 %linear_weights_4_addr" [HLS_CNN.cpp:79]   --->   Operation 885 'load' 'linear_weights_4_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 886 [1/2] (2.32ns)   --->   "%linear_weights_5_load_15 = load i4 %linear_weights_5_addr" [HLS_CNN.cpp:79]   --->   Operation 886 'load' 'linear_weights_5_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 887 [1/2] (2.32ns)   --->   "%linear_weights_6_load_15 = load i4 %linear_weights_6_addr" [HLS_CNN.cpp:79]   --->   Operation 887 'load' 'linear_weights_6_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 888 [1/2] (2.32ns)   --->   "%linear_weights_7_load_15 = load i4 %linear_weights_7_addr" [HLS_CNN.cpp:79]   --->   Operation 888 'load' 'linear_weights_7_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 889 [1/2] (2.32ns)   --->   "%linear_weights_8_load_15 = load i4 %linear_weights_8_addr" [HLS_CNN.cpp:79]   --->   Operation 889 'load' 'linear_weights_8_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 890 [1/2] (2.32ns)   --->   "%linear_weights_9_load_15 = load i4 %linear_weights_9_addr" [HLS_CNN.cpp:79]   --->   Operation 890 'load' 'linear_weights_9_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 891 [1/2] (2.32ns)   --->   "%linear_weights_10_load_15 = load i4 %linear_weights_10_addr" [HLS_CNN.cpp:79]   --->   Operation 891 'load' 'linear_weights_10_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 892 [1/2] (2.32ns)   --->   "%linear_weights_11_load_15 = load i4 %linear_weights_11_addr" [HLS_CNN.cpp:79]   --->   Operation 892 'load' 'linear_weights_11_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 893 [1/2] (2.32ns)   --->   "%linear_weights_12_load_15 = load i4 %linear_weights_12_addr" [HLS_CNN.cpp:79]   --->   Operation 893 'load' 'linear_weights_12_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 894 [1/2] (2.32ns)   --->   "%linear_weights_13_load_15 = load i4 %linear_weights_13_addr" [HLS_CNN.cpp:79]   --->   Operation 894 'load' 'linear_weights_13_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 895 [1/2] (2.32ns)   --->   "%linear_weights_14_load_15 = load i4 %linear_weights_14_addr" [HLS_CNN.cpp:79]   --->   Operation 895 'load' 'linear_weights_14_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 896 [1/2] (2.32ns)   --->   "%linear_weights_15_load_15 = load i4 %linear_weights_15_addr" [HLS_CNN.cpp:79]   --->   Operation 896 'load' 'linear_weights_15_load_15' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 897 [1/1] (2.06ns)   --->   "%i_op_assign_1_14 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_15, i32 %linear_weights_1_load_15, i32 %linear_weights_2_load_15, i32 %linear_weights_3_load_15, i32 %linear_weights_4_load_15, i32 %linear_weights_5_load_15, i32 %linear_weights_6_load_15, i32 %linear_weights_7_load_15, i32 %linear_weights_8_load_15, i32 %linear_weights_9_load_15, i32 %linear_weights_10_load_15, i32 %linear_weights_11_load_15, i32 %linear_weights_12_load_15, i32 %linear_weights_13_load_15, i32 %linear_weights_14_load_15, i32 %linear_weights_15_load_15, i5 %i_1" [HLS_CNN.cpp:79]   --->   Operation 897 'mux' 'i_op_assign_1_14' <Predicate = (!icmp_ln76)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln79_15 = trunc i32 %i_op_assign_1_14" [HLS_CNN.cpp:79]   --->   Operation 898 'trunc' 'trunc_ln79_15' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 899 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79 = add i16 %mul_ln79_1, i16 %mul_ln79" [HLS_CNN.cpp:79]   --->   Operation 899 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 900 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_1)   --->   "%mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3" [HLS_CNN.cpp:79]   --->   Operation 900 'mul' 'mul_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 901 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6" [HLS_CNN.cpp:79]   --->   Operation 901 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 902 [1/1] (3.63ns)   --->   "%pool_output_read_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 902 'read' 'pool_output_read_8' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 903 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8" [HLS_CNN.cpp:79]   --->   Operation 903 'mul' 'mul_ln79_8' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 904 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79 = add i16 %mul_ln79_1, i16 %mul_ln79" [HLS_CNN.cpp:79]   --->   Operation 904 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 905 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_1)   --->   "%mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3" [HLS_CNN.cpp:79]   --->   Operation 905 'mul' 'mul_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 906 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5" [HLS_CNN.cpp:79]   --->   Operation 906 'mul' 'mul_ln79_5' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 907 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6" [HLS_CNN.cpp:79]   --->   Operation 907 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 908 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8" [HLS_CNN.cpp:79]   --->   Operation 908 'mul' 'mul_ln79_8' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 909 [1/1] (3.63ns)   --->   "%pool_output_read_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 909 'read' 'pool_output_read_9' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 910 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_1 = add i16 %mul_ln79_2, i16 %mul_ln79_3" [HLS_CNN.cpp:79]   --->   Operation 910 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.78>
ST_12 : Operation 911 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5" [HLS_CNN.cpp:79]   --->   Operation 911 'mul' 'mul_ln79_5' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 912 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8" [HLS_CNN.cpp:79]   --->   Operation 912 'mul' 'mul_ln79_8' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 913 [1/1] (3.63ns)   --->   "%pool_output_read_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 913 'read' 'pool_output_read_10' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_12 : Operation 914 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10" [HLS_CNN.cpp:79]   --->   Operation 914 'mul' 'mul_ln79_10' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 915 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_1 = add i16 %mul_ln79_2, i16 %mul_ln79_3" [HLS_CNN.cpp:79]   --->   Operation 915 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 916 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5" [HLS_CNN.cpp:79]   --->   Operation 916 'mul' 'mul_ln79_5' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 917 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7" [HLS_CNN.cpp:79]   --->   Operation 917 'mul' 'mul_ln79_7' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 918 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8" [HLS_CNN.cpp:79]   --->   Operation 918 'mul' 'mul_ln79_8' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 919 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10" [HLS_CNN.cpp:79]   --->   Operation 919 'mul' 'mul_ln79_10' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 920 [1/1] (3.63ns)   --->   "%pool_output_read_11 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 920 'read' 'pool_output_read_11' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_13 : Operation 921 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i16 %mul_ln79_4, i16 %mul_ln79_5" [HLS_CNN.cpp:79]   --->   Operation 921 'add' 'add_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 5.78>
ST_14 : Operation 922 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7" [HLS_CNN.cpp:79]   --->   Operation 922 'mul' 'mul_ln79_7' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 923 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10" [HLS_CNN.cpp:79]   --->   Operation 923 'mul' 'mul_ln79_10' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 924 [1/1] (3.63ns)   --->   "%pool_output_read_12 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 924 'read' 'pool_output_read_12' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_14 : Operation 925 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12" [HLS_CNN.cpp:79]   --->   Operation 925 'mul' 'mul_ln79_12' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 926 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i16 %mul_ln79_4, i16 %mul_ln79_5" [HLS_CNN.cpp:79]   --->   Operation 926 'add' 'add_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 927 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7" [HLS_CNN.cpp:79]   --->   Operation 927 'mul' 'mul_ln79_7' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 928 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_7)   --->   "%mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9" [HLS_CNN.cpp:79]   --->   Operation 928 'mul' 'mul_ln79_9' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 929 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10" [HLS_CNN.cpp:79]   --->   Operation 929 'mul' 'mul_ln79_10' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 930 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12" [HLS_CNN.cpp:79]   --->   Operation 930 'mul' 'mul_ln79_12' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 931 [1/1] (3.63ns)   --->   "%pool_output_read_13 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 931 'read' 'pool_output_read_13' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_15 : Operation 932 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i16 %mul_ln79_6, i16 %mul_ln79_7" [HLS_CNN.cpp:79]   --->   Operation 932 'add' 'add_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 8.08>
ST_16 : Operation 933 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_7)   --->   "%mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9" [HLS_CNN.cpp:79]   --->   Operation 933 'mul' 'mul_ln79_9' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 934 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_8)   --->   "%mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11" [HLS_CNN.cpp:79]   --->   Operation 934 'mul' 'mul_ln79_11' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 935 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12" [HLS_CNN.cpp:79]   --->   Operation 935 'mul' 'mul_ln79_12' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 936 [1/1] (3.63ns)   --->   "%pool_output_read_14 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 936 'read' 'pool_output_read_14' <Predicate = (!icmp_ln76)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 937 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14" [HLS_CNN.cpp:79]   --->   Operation 937 'mul' 'mul_ln79_14' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_2 = add i16 %add_ln79_1, i16 %add_ln79" [HLS_CNN.cpp:79]   --->   Operation 938 'add' 'add_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 939 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i16 %mul_ln79_6, i16 %mul_ln79_7" [HLS_CNN.cpp:79]   --->   Operation 939 'add' 'add_ln79_4' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 940 [1/1] (2.07ns)   --->   "%add_ln79_5 = add i16 %add_ln79_4, i16 %add_ln79_3" [HLS_CNN.cpp:79]   --->   Operation 940 'add' 'add_ln79_5' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 941 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln79_6 = add i16 %add_ln79_5, i16 %add_ln79_2" [HLS_CNN.cpp:79]   --->   Operation 941 'add' 'add_ln79_6' <Predicate = (!icmp_ln76)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.63>
ST_17 : Operation 942 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_7)   --->   "%mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9" [HLS_CNN.cpp:79]   --->   Operation 942 'mul' 'mul_ln79_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 943 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_8)   --->   "%mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11" [HLS_CNN.cpp:79]   --->   Operation 943 'mul' 'mul_ln79_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 944 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12" [HLS_CNN.cpp:79]   --->   Operation 944 'mul' 'mul_ln79_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 945 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14" [HLS_CNN.cpp:79]   --->   Operation 945 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 946 [1/1] (3.63ns)   --->   "%pool_output_read_15 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 946 'read' 'pool_output_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_17 : Operation 947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_7 = add i16 %mul_ln79_8, i16 %mul_ln79_9" [HLS_CNN.cpp:79]   --->   Operation 947 'add' 'add_ln79_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 948 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_8)   --->   "%mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11" [HLS_CNN.cpp:79]   --->   Operation 948 'mul' 'mul_ln79_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 949 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14" [HLS_CNN.cpp:79]   --->   Operation 949 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 950 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_7 = add i16 %mul_ln79_8, i16 %mul_ln79_9" [HLS_CNN.cpp:79]   --->   Operation 950 'add' 'add_ln79_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 951 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_8 = add i16 %mul_ln79_10, i16 %mul_ln79_11" [HLS_CNN.cpp:79]   --->   Operation 951 'add' 'add_ln79_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.10>
ST_19 : Operation 952 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_10)   --->   "%mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13" [HLS_CNN.cpp:79]   --->   Operation 952 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 953 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14" [HLS_CNN.cpp:79]   --->   Operation 953 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 954 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_8 = add i16 %mul_ln79_10, i16 %mul_ln79_11" [HLS_CNN.cpp:79]   --->   Operation 954 'add' 'add_ln79_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.05>
ST_20 : Operation 955 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_10)   --->   "%mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13" [HLS_CNN.cpp:79]   --->   Operation 955 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.10>
ST_21 : Operation 956 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_10)   --->   "%mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13" [HLS_CNN.cpp:79]   --->   Operation 956 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 957 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_11)   --->   "%mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15" [HLS_CNN.cpp:79]   --->   Operation 957 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 958 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_10 = add i16 %mul_ln79_12, i16 %mul_ln79_13" [HLS_CNN.cpp:79]   --->   Operation 958 'add' 'add_ln79_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 959 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_11)   --->   "%mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15" [HLS_CNN.cpp:79]   --->   Operation 959 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 960 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_10 = add i16 %mul_ln79_12, i16 %mul_ln79_13" [HLS_CNN.cpp:79]   --->   Operation 960 'add' 'add_ln79_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.10>
ST_23 : Operation 961 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_11)   --->   "%mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15" [HLS_CNN.cpp:79]   --->   Operation 961 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 962 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_11 = add i16 %mul_ln79_14, i16 %mul_ln79_15" [HLS_CNN.cpp:79]   --->   Operation 962 'add' 'add_ln79_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 15.4>
ST_24 : Operation 963 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_CNN.cpp:77]   --->   Operation 963 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_9 = add i16 %add_ln79_8, i16 %add_ln79_7" [HLS_CNN.cpp:79]   --->   Operation 964 'add' 'add_ln79_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 965 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_11 = add i16 %mul_ln79_14, i16 %mul_ln79_15" [HLS_CNN.cpp:79]   --->   Operation 965 'add' 'add_ln79_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 966 [1/1] (2.07ns)   --->   "%add_ln79_12 = add i16 %add_ln79_11, i16 %add_ln79_10" [HLS_CNN.cpp:79]   --->   Operation 966 'add' 'add_ln79_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 967 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln79_13 = add i16 %add_ln79_12, i16 %add_ln79_9" [HLS_CNN.cpp:79]   --->   Operation 967 'add' 'add_ln79_13' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81 = add i16 %add_ln79_13, i16 %add_ln79_6" [HLS_CNN.cpp:81]   --->   Operation 968 'add' 'add_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 969 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln260 = add i16 %trunc_ln81, i16 %add_ln81"   --->   Operation 969 'add' 'add_ln260' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 970 [1/1] (3.47ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %add_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 970 'write' 'write_ln174' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_78_2.i" [HLS_CNN.cpp:76]   --->   Operation 971 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', HLS_CNN.cpp:76) on local variable 'i' [73]  (0 ns)
	'add' operation ('add_ln76', HLS_CNN.cpp:76) [333]  (1.78 ns)
	'store' operation ('store_ln76', HLS_CNN.cpp:76) of variable 'add_ln76', HLS_CNN.cpp:76 on local variable 'i' [676]  (1.59 ns)

 <State 2>: 4.39ns
The critical path consists of the following:
	'load' operation ('linear_weights_0_load_1', HLS_CNN.cpp:79) on array 'linear_weights_0' [357]  (2.32 ns)
	'mux' operation ('i_op_assign_1_1', HLS_CNN.cpp:79) [373]  (2.06 ns)

 <State 3>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [374]  (3.63 ns)
	'mul' operation of DSP[376] ('mul_ln79_1', HLS_CNN.cpp:79) [376]  (2.15 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_2', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [394]  (3.63 ns)
	'mul' operation of DSP[396] ('mul_ln79_2', HLS_CNN.cpp:79) [396]  (2.15 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'load' operation ('linear_weights_0_load_12', HLS_CNN.cpp:79) on array 'linear_weights_0' [577]  (2.32 ns)
	'mux' operation ('i_op_assign_1_11', HLS_CNN.cpp:79) [593]  (2.06 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_4', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [434]  (3.63 ns)
	'mul' operation of DSP[436] ('mul_ln79_4', HLS_CNN.cpp:79) [436]  (2.15 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'load' operation ('linear_weights_0_load_5', HLS_CNN.cpp:79) on array 'linear_weights_0' [437]  (2.32 ns)
	'mux' operation ('i_op_assign_1_5', HLS_CNN.cpp:79) [453]  (2.06 ns)

 <State 8>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_6', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [474]  (3.63 ns)
	'mul' operation of DSP[476] ('mul_ln79_6', HLS_CNN.cpp:79) [476]  (2.15 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'load' operation ('linear_weights_0_load_13', HLS_CNN.cpp:79) on array 'linear_weights_0' [597]  (2.32 ns)
	'mux' operation ('i_op_assign_1_12', HLS_CNN.cpp:79) [613]  (2.06 ns)

 <State 10>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_8', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [514]  (3.63 ns)
	'mul' operation of DSP[516] ('mul_ln79_8', HLS_CNN.cpp:79) [516]  (2.15 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_9', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [534]  (3.63 ns)

 <State 12>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_10', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [554]  (3.63 ns)
	'mul' operation of DSP[556] ('mul_ln79_10', HLS_CNN.cpp:79) [556]  (2.15 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_11', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [574]  (3.63 ns)

 <State 14>: 5.78ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_12', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [594]  (3.63 ns)
	'mul' operation of DSP[596] ('mul_ln79_12', HLS_CNN.cpp:79) [596]  (2.15 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_13', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [614]  (3.63 ns)

 <State 16>: 8.08ns
The critical path consists of the following:
	'add' operation of DSP[661] ('add_ln79_4', HLS_CNN.cpp:79) [661]  (2.1 ns)
	'add' operation ('add_ln79_5', HLS_CNN.cpp:79) [662]  (2.08 ns)
	'add' operation ('add_ln79_6', HLS_CNN.cpp:79) [663]  (3.9 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo read operation ('pool_output_read_15', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool_output' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [654]  (3.63 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[636] ('mul_ln79_14', HLS_CNN.cpp:79) [636]  (2.15 ns)

 <State 19>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[665] ('add_ln79_8', HLS_CNN.cpp:79) [665]  (2.1 ns)

 <State 20>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[667] ('mul_ln79_13', HLS_CNN.cpp:79) [616]  (1.05 ns)

 <State 21>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[667] ('mul_ln79_13', HLS_CNN.cpp:79) [616]  (0 ns)
	'add' operation of DSP[667] ('add_ln79_10', HLS_CNN.cpp:79) [667]  (2.1 ns)

 <State 22>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[667] ('add_ln79_10', HLS_CNN.cpp:79) [667]  (2.1 ns)

 <State 23>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[668] ('mul_ln79_15', HLS_CNN.cpp:79) [656]  (0 ns)
	'add' operation of DSP[668] ('add_ln79_11', HLS_CNN.cpp:79) [668]  (2.1 ns)

 <State 24>: 15.5ns
The critical path consists of the following:
	'add' operation of DSP[668] ('add_ln79_11', HLS_CNN.cpp:79) [668]  (2.1 ns)
	'add' operation ('add_ln79_12', HLS_CNN.cpp:79) [669]  (2.08 ns)
	'add' operation ('add_ln79_13', HLS_CNN.cpp:79) [670]  (3.9 ns)
	'add' operation ('add_ln81', HLS_CNN.cpp:81) [671]  (0 ns)
	'add' operation ('add_ln260') [674]  (3.9 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'output_r' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [675]  (3.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
