<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1923</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:14px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1923-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1923.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3D&#160;42-5</p>
<p style="position:absolute;top:47px;left:438px;white-space:nowrap" class="ft01">INTEL¬Æ SGX INTERACTIONS WITH IA32&#160;AND INTEL¬Æ 64&#160;ARCHITECTURE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft07">Enclave software&#160;should be able to&#160;discover&#160;only&#160;those&#160;processor&#160;extended&#160;state&#160;and&#160;miscellaneous state for&#160;<br/>which&#160;such&#160;protection&#160;is&#160;enabled.</p>
<p style="position:absolute;top:139px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:139px;left:95px;white-space:nowrap" class="ft08">The&#160;processor extended&#160;states&#160;that are&#160;enabled&#160;inside&#160;the enclave must be&#160;approved&#160;by the&#160;enclave&#160;developer:<br/>‚Äî&#160;Certain processor extended&#160;state (e.g.,&#160;Memory Protection&#160;Extensions, s<a href="˛ˇ">ee Chapter 17, ‚ÄúIntel¬Æ MPX‚Äù of&#160;</a></p>
<p style="position:absolute;top:180px;left:120px;white-space:nowrap" class="ft07"><a href="˛ˇ"><i>Intel¬Æ&#160;64 and IA-32 Architectures&#160;Software&#160;Developer‚Äôs Manual, Volume&#160;1</i>)&#160;</a>modify the&#160;behavior of the&#160;<br/>legacy ISA software. If&#160;such features are enabled&#160;for enclaves&#160;that&#160;do not understand those features, then&#160;<br/>such&#160;a configuration could lead to&#160;a compromise&#160;of&#160;the&#160;enclave's&#160;security.&#160;</p>
<p style="position:absolute;top:235px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:235px;left:95px;white-space:nowrap" class="ft08">The&#160;processor&#160;extended&#160;states&#160;that are&#160;enabled&#160;inside&#160;the enclave must form an&#160;integral part of the enclave's&#160;<br/>identity. This&#160;requirement&#160;has two implications:<br/>‚Äî&#160;Service&#160;providers&#160;may decide to assign different&#160;trust level&#160;to the&#160;same&#160;enclave depending on the ISA&#160;</p>
<p style="position:absolute;top:292px;left:120px;white-space:nowrap" class="ft03">features&#160;the enclave is&#160;using.</p>
<p style="position:absolute;top:315px;left:69px;white-space:nowrap" class="ft07">To&#160;meet these requirements,&#160;the&#160;Intel SGX architecture&#160;defines a sub-field called X-Feature&#160;Request Mask (XFRM)&#160;<br/>in the ATTRIBUTES field&#160;of the&#160;SECS.&#160;On&#160;enclave&#160;creation (ENCLS[ECREATE] leaf function), the required SSA frame&#160;<br/>size&#160;is calculated&#160;by the&#160;processor&#160;from&#160;the&#160;list of&#160;enabled extended&#160;and miscellaneous&#160;states&#160;and verified against&#160;<br/>the&#160;actual SSA frame size&#160;defined by&#160;SECS.SSAFRAMESIZE.&#160;<br/>On&#160;enclave&#160;entry,&#160;after verifying that XFRM&#160;is only&#160;enabling&#160;features that are already enabled in XCR0, the value in&#160;<br/>the XCR0&#160;is saved internally&#160;by&#160;the processor,&#160;and is&#160;replaced&#160;by&#160;the XFRM. On enclave&#160;exit,&#160;the original&#160;value of&#160;<br/>XCR0&#160;is&#160;restored.&#160;Consequently,&#160;while&#160;inside&#160;the&#160;enclave,&#160;the processor&#160;extended&#160;states&#160;enabled&#160;in&#160;XFRM&#160;are&#160;in&#160;<br/>enabled state,&#160;and those&#160;that are&#160;disabled in&#160;XFRM are&#160;in disabled state.&#160;<br/>The&#160;entire ATTRIBUTES&#160;field,&#160;including&#160;the&#160;XFRM&#160;subfield is&#160;integral part of enclave's&#160;identity&#160;(i.e.,&#160;its&#160;value is&#160;<br/>included&#160;in reports generated by&#160;ENCLU[EREPORT],&#160;and select&#160;bits from this&#160;field&#160;can&#160;be&#160;included in key-derivation&#160;<br/>for keys&#160;obtained via the ENCLU[EGETKEY]&#160;leaf&#160;function).<br/>Enclave developers can create their enclave to work with certain features&#160;and fallback to another code&#160;path in case&#160;<br/>those&#160;features aren't&#160;available (e.g.&#160;optimize&#160;for&#160;AVX&#160;and&#160;fallback to SSE). For this&#160;purpose Intel&#160;SGX&#160;provides&#160;the&#160;<br/>following fields in SIGSTRUCT:&#160;ATTRIBUTES,&#160;ATTRIBUTESMASK, MISCSELECT,&#160;and MISCMASK.&#160;EINIT&#160;ensures&#160;that&#160;<br/>the&#160;final SECS.ATTRIBUTES and&#160;SECS.MISCSELECT&#160;comply with the&#160;enclave&#160;developer's requirements as&#160;follows:<br/>SIGSTRUCT.ATTRIBUTES &amp; SIGSTRUCT.ATTRIBUTEMASK&#160;= SECS.ATTRIBUTES &amp; SIGSTRUCT.ATTRIBUTEMASK<br/>SIGSTRUCT.MISCSELECT&#160;&amp;&#160;SIGSTRUCT.MISCMASK&#160;=&#160;SECS.MISCSELECT&#160;&amp;&#160;SIGSTRUCT.MISCMASK.<br/>On an&#160;asynchronous enclave exit, the&#160;processor&#160;extended states enabled&#160;by&#160;XFRM are saved in&#160;the current&#160;SSA&#160;<br/>frame,&#160;and overwritten by synthetic state (see<a href="o_fe12b1e2a880e0ce-1805.html">&#160;Section 40.3 for the&#160;</a>definition of the synthetic state).&#160;When the&#160;<br/>interrupted&#160;enclave&#160;is resumed via the&#160;ENCLU[ERESUME]&#160;leaf function,&#160;the&#160;saved state&#160;for processor extended&#160;<br/>states&#160;enabled&#160;by XFRM&#160;is&#160;restored.</p>
<p style="position:absolute;top:731px;left:69px;white-space:nowrap" class="ft05">42.7.2&#160;</p>
<p style="position:absolute;top:731px;left:149px;white-space:nowrap" class="ft05">Relevant&#160;Fields in Various Data Structures</p>
<p style="position:absolute;top:782px;left:69px;white-space:nowrap" class="ft06">42.7.2.1 &#160;&#160;SECS.ATTRIBUTES.XFRM</p>
<p style="position:absolute;top:809px;left:69px;white-space:nowrap" class="ft09">The&#160;ATTRIBUTES&#160;field&#160;of the&#160;SECS&#160;data&#160;<a href="o_fe12b1e2a880e0ce-1774.html">structure (see Section 38.7) contains a&#160;</a>sub-field&#160;called&#160;XSAVE-Feature&#160;<br/>Request&#160;Mask (XFRM). Software populates this&#160;field&#160;at the&#160;time&#160;of enclave creation&#160;according&#160;to the&#160;features&#160;that&#160;<br/>are&#160;enabled by&#160;the operating system&#160;and&#160;approved&#160;by&#160;the&#160;enclave&#160;developer.<br/>Intel SGX&#160;architecture&#160;guarantees that during enclave execution, the processor extended state configuration&#160;of&#160;the&#160;<br/>processor is identical&#160;to what&#160;is required by&#160;the&#160;XFRM&#160;sub-field. All the&#160;processor extended&#160;states enabled in&#160;XFRM&#160;<br/>are&#160;saved&#160;on AEX from the&#160;enclave and&#160;restored&#160;on&#160;ERESUME.<br/>The&#160;XFRM sub-field has&#160;the&#160;same&#160;layout as&#160;XCR0, and has&#160;consistency requirements that&#160;are similar&#160;to those&#160;for&#160;<br/>XCR0. Specifically, the consistency&#160;requirements on XFRM&#160;values&#160;depend&#160;on&#160;the processor implementation and&#160;the&#160;<br/>set of features&#160;enabled in&#160;CR4.<br/>Legal&#160;values for SECS.ATTRIBUTES.XFRM conform&#160;to these requirements:</p>
<p style="position:absolute;top:997px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:998px;left:95px;white-space:nowrap" class="ft03">XFRM[1:0] must be set to&#160;0x3.&#160;</p>
<p style="position:absolute;top:1020px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:1021px;left:95px;white-space:nowrap" class="ft07">If the&#160;processor&#160;does&#160;not support XSAVE,&#160;or if the system software&#160;has not enabled&#160;XSAVE,&#160;then XFRM[63:2]&#160;<br/>must be zero.&#160;</p>
<p style="position:absolute;top:1059px;left:69px;white-space:nowrap" class="ft02">‚Ä¢</p>
<p style="position:absolute;top:1060px;left:95px;white-space:nowrap" class="ft03">If&#160;the processor&#160;does support XSAVE, XFRM&#160;must&#160;contain&#160;a value&#160;that would be legal if&#160;loaded&#160;into XCR0.</p>
</div>
</body>
</html>
