{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706665467380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706665467380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 22:44:27 2024 " "Processing started: Tue Jan 30 22:44:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706665467380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706665467380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinalCD -c ProjetoFinalCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinalCD -c ProjetoFinalCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706665467380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1706665467628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_freq_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq_1bit " "Found entity 1: div_freq_1bit" {  } { { "div_freq_1bit.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/div_freq_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_freq_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq_FINAL " "Found entity 1: div_freq_FINAL" {  } { { "div_freq_FINAL.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/div_freq_FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinalcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetofinalcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinalCD " "Found entity 1: ProjetoFinalCD" {  } { { "ProjetoFinalCD.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/mux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/mux_4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_gen_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_gen_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont_gen_1bit " "Found entity 1: cont_gen_1bit" {  } { { "cont_gen_1bit.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/cont_gen_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_gen_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_gen_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont_gen_4bits " "Found entity 1: cont_gen_4bits" {  } { { "cont_gen_4bits.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/cont_gen_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_7segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_7segmentos " "Found entity 1: display_7segmentos" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/mux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_unitario.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_unitario.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_unitario " "Found entity 1: bloco_unitario" {  } { { "bloco_unitario.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/bloco_unitario.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706665467675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706665467675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinalCD " "Elaborating entity \"ProjetoFinalCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706665467696 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "V " "Found inconsistent dimensions for element \"V\"" {  } { { "ProjetoFinalCD.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 80 152 320 96 "v\[2..0\]" "" } { 80 968 1032 96 "v\[2..0\]" "" } { 360 152 328 376 "V" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706665467697 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "V " "Found inconsistent dimensions for element \"V\"" {  } { { "ProjetoFinalCD.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 80 152 320 96 "v\[2..0\]" "" } { 80 968 1032 96 "v\[2..0\]" "" } { 112 1160 1208 128 "V" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706665467697 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "v " "Converted elements in bus name \"v\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "v\[2..0\] v2..0 " "Converted element name(s) from \"v\[2..0\]\" to \"v2..0\"" {  } { { "ProjetoFinalCD.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 80 152 320 96 "v\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467698 ""}  } { { "ProjetoFinalCD.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 80 152 320 96 "v\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1706665467698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:inst2 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:inst2\"" {  } { { "ProjetoFinalCD.bdf" "inst2" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 56 632 728 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq_FINAL div_freq_FINAL:inst " "Elaborating entity \"div_freq_FINAL\" for hierarchy \"div_freq_FINAL:inst\"" {  } { { "ProjetoFinalCD.bdf" "inst" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 56 424 536 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq_1bit div_freq_FINAL:inst\|div_freq_1bit:inst24 " "Elaborating entity \"div_freq_1bit\" for hierarchy \"div_freq_FINAL:inst\|div_freq_1bit:inst24\"" {  } { { "div_freq_FINAL.bdf" "inst24" { Schematic "C:/CircuitosDigitais/ProjetoFinal/div_freq_FINAL.bdf" { { 256 4256 4352 352 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467707 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst " "Primitive \"VCC\" of instance \"inst\" not used" {  } { { "div_freq_1bit.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/div_freq_1bit.bdf" { { 304 792 824 320 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1706665467708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst7 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst7\"" {  } { { "ProjetoFinalCD.bdf" "inst7" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 32 1032 1160 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_unitario ULA:inst7\|bloco_unitario:inst5 " "Elaborating entity \"bloco_unitario\" for hierarchy \"ULA:inst7\|bloco_unitario:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ULA.bdf" { { 200 1160 1272 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467719 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst1 " "Block or symbol \"WIRE\" of instance \"inst1\" overlaps another block or symbol" {  } { { "bloco_unitario.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/bloco_unitario.bdf" { { 344 664 712 376 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467719 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst11 " "Block or symbol \"WIRE\" of instance \"inst11\" overlaps another block or symbol" {  } { { "bloco_unitario.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/bloco_unitario.bdf" { { 392 664 712 424 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 ULA:inst7\|bloco_unitario:inst5\|mux_8x1:inst13 " "Elaborating entity \"mux_8x1\" for hierarchy \"ULA:inst7\|bloco_unitario:inst5\|mux_8x1:inst13\"" {  } { { "bloco_unitario.bdf" "inst13" { Schematic "C:/CircuitosDigitais/ProjetoFinal/bloco_unitario.bdf" { { 152 776 872 280 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12 " "Elaborating entity \"full_adder\" for hierarchy \"ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12\"" {  } { { "bloco_unitario.bdf" "inst12" { Schematic "C:/CircuitosDigitais/ProjetoFinal/bloco_unitario.bdf" { { 352 488 584 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12\|XOR3:inst7 " "Elaborating entity \"XOR3\" for hierarchy \"ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12\|XOR3:inst7\"" {  } { { "full_adder.bdf" "inst7" { Schematic "C:/CircuitosDigitais/ProjetoFinal/full_adder.bdf" { { 272 496 600 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12\|XOR3:inst7 " "Elaborated megafunction instantiation \"ULA:inst7\|bloco_unitario:inst5\|full_adder:inst12\|XOR3:inst7\"" {  } { { "full_adder.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/full_adder.bdf" { { 272 496 600 352 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706665467732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_gen_4bits cont_gen_4bits:inst9 " "Elaborating entity \"cont_gen_4bits\" for hierarchy \"cont_gen_4bits:inst9\"" {  } { { "ProjetoFinalCD.bdf" "inst9" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { 32 832 960 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_gen_1bit cont_gen_4bits:inst9\|cont_gen_1bit:inst6 " "Elaborating entity \"cont_gen_1bit\" for hierarchy \"cont_gen_4bits:inst9\|cont_gen_1bit:inst6\"" {  } { { "cont_gen_4bits.bdf" "inst6" { Schematic "C:/CircuitosDigitais/ProjetoFinal/cont_gen_4bits.bdf" { { 200 1320 1432 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 cont_gen_4bits:inst9\|cont_gen_1bit:inst6\|mux_4x1:inst9 " "Elaborating entity \"mux_4x1\" for hierarchy \"cont_gen_4bits:inst9\|cont_gen_1bit:inst6\|mux_4x1:inst9\"" {  } { { "cont_gen_1bit.bdf" "inst9" { Schematic "C:/CircuitosDigitais/ProjetoFinal/cont_gen_1bit.bdf" { { 152 936 1032 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7segmentos display_7segmentos:inst4 " "Elaborating entity \"display_7segmentos\" for hierarchy \"display_7segmentos:inst4\"" {  } { { "ProjetoFinalCD.bdf" "inst4" { Schematic "C:/CircuitosDigitais/ProjetoFinal/ProjetoFinalCD.bdf" { { -144 1032 1128 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706665467748 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst24 " "Block or symbol \"GND\" of instance \"inst24\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 1056 848 880 1088 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst31 " "Block or symbol \"GND\" of instance \"inst31\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 1552 840 872 1584 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst37 " "Block or symbol \"GND\" of instance \"inst37\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 1960 832 864 1992 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst40 " "Block or symbol \"GND\" of instance \"inst40\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 2440 832 864 2472 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst51 " "Block or symbol \"GND\" of instance \"inst51\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 2408 832 864 2440 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst53 " "Block or symbol \"GND\" of instance \"inst53\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 2728 832 864 2760 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst60 " "Block or symbol \"GND\" of instance \"inst60\" overlaps another block or symbol" {  } { { "display_7segmentos.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/display_7segmentos.bdf" { { 3232 840 872 3264 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1706665467749 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_2x1:inst2\|inst4~0 " "Found clock multiplexer mux_2x1:inst2\|inst4~0" {  } { { "mux_2x1.bdf" "" { Schematic "C:/CircuitosDigitais/ProjetoFinal/mux_2x1.bdf" { { 248 720 784 296 "inst4" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1706665467884 "|ProjetoFinalCD|mux_2x1:inst2|inst4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1706665467884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1706665468237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706665468483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706665468483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706665468513 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706665468513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706665468513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706665468513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706665468546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 22:44:28 2024 " "Processing ended: Tue Jan 30 22:44:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706665468546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706665468546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706665468546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706665468546 ""}
