[submodule "hw/chisel/src/main/resources/verilog-axi"]
	path = hw/chisel/src/main/resources/verilog-axi
	url = https://github.com/alexforencich/verilog-axi.git
[submodule "syn/bdf"]
	path = syn/bdf
	url = https://github.com/Avnet/bdf.git
[submodule "binaries/riscv-tests"]
	path = binaries/riscv-tests
	url = https://github.com/riscv-software-src/riscv-tests.git
