vendor_name = ModelSim
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/Xor.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/Or.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/mux16_1.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/mux4_1.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/Mux2_1.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/Multiplier.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/LED.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/FullSubtracter.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/FullAdder.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/comp.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/bcd_to_led.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/And2.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/And.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab3/ALU.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/Shift_Register.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/RegisterFile.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/Register4Bit.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/Data_Path.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/Control_Unit.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/giaithua.v
source_file = 1, C:/CE118/BTL_factorial/DOLLS/Lab4/giaithua0.vwf
source_file = 1, giaithua16.vwf
source_file = 1, UPGRADE.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/CU.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/CU1.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE1.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE2.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE3.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/CU2.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE4.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/datapath.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE5.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE6.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE7.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE8.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE9.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/UPGRADE10.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/Waveform.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/Waveform1.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/Waveform2.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/Waveform3.vwf
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/db/Doan.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/CE118/BTL_factorial/DOLLS/DOAN/db/mult_h1t.tdf
design_name = giaithua
instance = comp, \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 , DP|ALU1|Mul|Mult0|auto_generated|mac_out2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~4 , DP|ALU1|mux16_1|Mux13~4, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[2] , DP|ALU1|Incre|s[2], giaithua, 1
instance = comp, \DP|ALU1|Add|co1~0 , DP|ALU1|Add|co1~0, giaithua, 1
instance = comp, \DP|ALU1|And[2] , DP|ALU1|And[2], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~8 , DP|ALU1|mux16_1|Mux13~8, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~9 , DP|ALU1|mux16_1|Mux13~9, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~10 , DP|ALU1|mux16_1|Mux13~10, giaithua, 1
instance = comp, \DP|ALU1|Add|co2~0 , DP|ALU1|Add|co2~0, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[3] , DP|ALU1|Incre|s[3], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~2 , DP|ALU1|mux16_1|Mux12~2, giaithua, 1
instance = comp, \DP|ALU1|Add|co3~0 , DP|ALU1|Add|co3~0, giaithua, 1
instance = comp, \DP|ALU1|Add|s[4] , DP|ALU1|Add|s[4], giaithua, 1
instance = comp, \DP|ALU1|And[4] , DP|ALU1|And[4], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~2 , DP|ALU1|mux16_1|Mux11~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~3 , DP|ALU1|mux16_1|Mux11~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~4 , DP|ALU1|mux16_1|Mux11~4, giaithua, 1
instance = comp, \DP|ALU1|Add|co4~0 , DP|ALU1|Add|co4~0, giaithua, 1
instance = comp, \DP|ALU1|Add|s[5] , DP|ALU1|Add|s[5], giaithua, 1
instance = comp, \DP|ALU1|Add|co5~0 , DP|ALU1|Add|co5~0, giaithua, 1
instance = comp, \DP|ALU1|Add|s[6] , DP|ALU1|Add|s[6], giaithua, 1
instance = comp, \DP|ALU1|Incre|s[6] , DP|ALU1|Incre|s[6], giaithua, 1
instance = comp, \DP|ALU1|And[6] , DP|ALU1|And[6], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~2 , DP|ALU1|mux16_1|Mux9~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~3 , DP|ALU1|mux16_1|Mux9~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~4 , DP|ALU1|mux16_1|Mux9~4, giaithua, 1
instance = comp, \DP|ALU1|Decre|co5~0 , DP|ALU1|Decre|co5~0, giaithua, 1
instance = comp, \DP|ALU1|Decre|co6~0 , DP|ALU1|Decre|co6~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~6 , DP|ALU1|mux16_1|Mux8~6, giaithua, 1
instance = comp, \DP|ALU1|Sub|co1~0 , DP|ALU1|Sub|co1~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|co2~0 , DP|ALU1|Sub|co2~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|co4~0 , DP|ALU1|Sub|co4~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|co6~0 , DP|ALU1|Sub|co6~0, giaithua, 1
instance = comp, \DP|ALU1|Add|co6~0 , DP|ALU1|Add|co6~0, giaithua, 1
instance = comp, \DP|ALU1|Add|co6~1 , DP|ALU1|Add|co6~1, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~7 , DP|ALU1|mux16_1|Mux8~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~8 , DP|ALU1|mux16_1|Mux8~8, giaithua, 1
instance = comp, \DP|ALU1|Add|co7~0 , DP|ALU1|Add|co7~0, giaithua, 1
instance = comp, \DP|ALU1|And[8] , DP|ALU1|And[8], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~4 , DP|ALU1|mux16_1|Mux7~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~5 , DP|ALU1|mux16_1|Mux7~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~6 , DP|ALU1|mux16_1|Mux7~6, giaithua, 1
instance = comp, \DP|ALU1|Add|co8~0 , DP|ALU1|Add|co8~0, giaithua, 1
instance = comp, \DP|ALU1|Add|s[9] , DP|ALU1|Add|s[9], giaithua, 1
instance = comp, \DP|ALU1|And[10] , DP|ALU1|And[10], giaithua, 1
instance = comp, \DP|ALU1|Sub|co8~0 , DP|ALU1|Sub|co8~0, giaithua, 1
instance = comp, \DP|ALU1|Decre|co9~0 , DP|ALU1|Decre|co9~0, giaithua, 1
instance = comp, \DP|ALU1|Decre|co9~1 , DP|ALU1|Decre|co9~1, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~2 , DP|ALU1|mux16_1|Mux5~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~3 , DP|ALU1|mux16_1|Mux5~3, giaithua, 1
instance = comp, \DP|ALU1|Add|co9~0 , DP|ALU1|Add|co9~0, giaithua, 1
instance = comp, \DP|ALU1|Incre|co9~0 , DP|ALU1|Incre|co9~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~4 , DP|ALU1|mux16_1|Mux5~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~5 , DP|ALU1|mux16_1|Mux5~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~6 , DP|ALU1|mux16_1|Mux5~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~7 , DP|ALU1|mux16_1|Mux5~7, giaithua, 1
instance = comp, \DP|ALU1|Sub|s[11]~0 , DP|ALU1|Sub|s[11]~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|s[11] , DP|ALU1|Sub|s[11], giaithua, 1
instance = comp, \DP|ALU1|Add|s[11] , DP|ALU1|Add|s[11], giaithua, 1
instance = comp, \DP|ALU1|Decre|co10~0 , DP|ALU1|Decre|co10~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~2 , DP|ALU1|mux16_1|Mux4~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~3 , DP|ALU1|mux16_1|Mux4~3, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[12] , DP|ALU1|Incre|s[12], giaithua, 1
instance = comp, \DP|ALU1|Add|co10~0 , DP|ALU1|Add|co10~0, giaithua, 1
instance = comp, \DP|ALU1|Add|co11~0 , DP|ALU1|Add|co11~0, giaithua, 1
instance = comp, \DP|ALU1|And[12] , DP|ALU1|And[12], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~6 , DP|ALU1|mux16_1|Mux3~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~7 , DP|ALU1|mux16_1|Mux3~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~8 , DP|ALU1|mux16_1|Mux3~8, giaithua, 1
instance = comp, \DP|ALU1|Decre|co12~0 , DP|ALU1|Decre|co12~0, giaithua, 1
instance = comp, \DP|ALU1|Incre|co12~0 , DP|ALU1|Incre|co12~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~6 , DP|ALU1|mux16_1|Mux2~6, giaithua, 1
instance = comp, \DP|ALU1|Sub|co11~0 , DP|ALU1|Sub|co11~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|co11~1 , DP|ALU1|Sub|co11~1, giaithua, 1
instance = comp, \DP|ALU1|Sub|co11~2 , DP|ALU1|Sub|co11~2, giaithua, 1
instance = comp, \DP|ALU1|Sub|co12~0 , DP|ALU1|Sub|co12~0, giaithua, 1
instance = comp, \DP|ALU1|Sub|s[13]~1 , DP|ALU1|Sub|s[13]~1, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~7 , DP|ALU1|mux16_1|Mux2~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~8 , DP|ALU1|mux16_1|Mux2~8, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[14] , DP|ALU1|Incre|s[14], giaithua, 1
instance = comp, \DP|ALU1|Add|co13~0 , DP|ALU1|Add|co13~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~2 , DP|ALU1|mux16_1|Mux1~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~3 , DP|ALU1|mux16_1|Mux1~3, giaithua, 1
instance = comp, \DP|ALU1|Sub|s[15]~2 , DP|ALU1|Sub|s[15]~2, giaithua, 1
instance = comp, \DP|ALU1|Add|s[15] , DP|ALU1|Add|s[15], giaithua, 1
instance = comp, \DP|ALU1|Incre|s[15] , DP|ALU1|Incre|s[15], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux0~0 , DP|ALU1|mux16_1|Mux0~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux0~1 , DP|ALU1|mux16_1|Mux0~1, giaithua, 1
instance = comp, \CU|Equal0~0 , CU|Equal0~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[4]~20 , DP|Mux2_1|muxout[4]~20, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[9]~21 , DP|Mux2_1|muxout[9]~21, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux15~4 , DP|ALU1|mux16_1|Mux15~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~12 , DP|ALU1|mux16_1|Mux14~12, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~13 , DP|ALU1|mux16_1|Mux13~13, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[4] , DP|ALU1|Incre|s[4], giaithua, 1
instance = comp, \DP|ALU1|Sub|co3~4 , DP|ALU1|Sub|co3~4, giaithua, 1
instance = comp, \DP|ALU1|Sub|co5~4 , DP|ALU1|Sub|co5~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~13 , DP|ALU1|mux16_1|Mux8~13, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~14 , DP|ALU1|mux16_1|Mux8~14, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[8] , DP|ALU1|Incre|s[8], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~9 , DP|ALU1|mux16_1|Mux7~9, giaithua, 1
instance = comp, \DP|ALU1|Sub|co7~4 , DP|ALU1|Sub|co7~4, giaithua, 1
instance = comp, \DP|ALU1|Sub|co9~4 , DP|ALU1|Sub|co9~4, giaithua, 1
instance = comp, \DP|ALU1|Decre|s[11] , DP|ALU1|Decre|s[11], giaithua, 1
instance = comp, \DP|ALU1|Incre|s[11] , DP|ALU1|Incre|s[11], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~11 , DP|ALU1|mux16_1|Mux3~11, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~13 , DP|ALU1|mux16_1|Mux2~13, giaithua, 1
instance = comp, \DP|ALU1|Add|co12~4 , DP|ALU1|Add|co12~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~14 , DP|ALU1|mux16_1|Mux14~14, giaithua, 1
instance = comp, \CU|Equal1~7 , CU|Equal1~7, giaithua, 1
instance = comp, \CU|Equal1~10 , CU|Equal1~10, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~7 , DP|ALU1|mux16_1|Mux1~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~8 , DP|ALU1|mux16_1|Mux1~8, giaithua, 1
instance = comp, \DataIn[0]~I , DataIn[0], giaithua, 1
instance = comp, \DataIn[1]~I , DataIn[1], giaithua, 1
instance = comp, \DataIn[2]~I , DataIn[2], giaithua, 1
instance = comp, \DataIn[3]~I , DataIn[3], giaithua, 1
instance = comp, \DataIn[8]~I , DataIn[8], giaithua, 1
instance = comp, \DataIn[12]~I , DataIn[12], giaithua, 1
instance = comp, \CLK~I , CLK, giaithua, 1
instance = comp, \Start~I , Start, giaithua, 1
instance = comp, \CU|Selector0~0 , CU|Selector0~0, giaithua, 1
instance = comp, \CU|c_state.state0 , CU|c_state.state0, giaithua, 1
instance = comp, \DP|Reg|regfile[1][0] , DP|Reg|regfile[1][0], giaithua, 1
instance = comp, \DP|Reg|Mux15~0 , DP|Reg|Mux15~0, giaithua, 1
instance = comp, \DataIn[5]~I , DataIn[5], giaithua, 1
instance = comp, \DataIn[6]~I , DataIn[6], giaithua, 1
instance = comp, \DataIn[7]~I , DataIn[7], giaithua, 1
instance = comp, \CU|Equal0~1 , CU|Equal0~1, giaithua, 1
instance = comp, \DataIn[9]~I , DataIn[9], giaithua, 1
instance = comp, \DataIn[10]~I , DataIn[10], giaithua, 1
instance = comp, \DataIn[11]~I , DataIn[11], giaithua, 1
instance = comp, \CU|Equal0~2 , CU|Equal0~2, giaithua, 1
instance = comp, \DataIn[13]~I , DataIn[13], giaithua, 1
instance = comp, \DataIn[14]~I , DataIn[14], giaithua, 1
instance = comp, \DataIn[15]~I , DataIn[15], giaithua, 1
instance = comp, \CU|Equal0~3 , CU|Equal0~3, giaithua, 1
instance = comp, \CU|Equal0~4 , CU|Equal0~4, giaithua, 1
instance = comp, \CU|n_state.state1~0 , CU|n_state.state1~0, giaithua, 1
instance = comp, \CU|c_state.state1 , CU|c_state.state1, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[15]~19 , DP|Mux2_1|muxout[15]~19, giaithua, 1
instance = comp, \CU|WAB~0 , CU|WAB~0, giaithua, 1
instance = comp, \DP|Reg|regfile[2][15] , DP|Reg|regfile[2][15], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[9]~13 , DP|Mux2_1|muxout[9]~13, giaithua, 1
instance = comp, \DP|Reg|regfile[2][9] , DP|Reg|regfile[2][9], giaithua, 1
instance = comp, \DataIn[4]~I , DataIn[4], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[4]~8 , DP|Mux2_1|muxout[4]~8, giaithua, 1
instance = comp, \DP|Reg|regfile[2][4] , DP|Reg|regfile[2][4], giaithua, 1
instance = comp, \DP|Reg|Mux30~0 , DP|Reg|Mux30~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[1]~5 , DP|Mux2_1|muxout[1]~5, giaithua, 1
instance = comp, \DP|Reg|regfile[2][1] , DP|Reg|regfile[2][1], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[0]~4 , DP|Mux2_1|muxout[0]~4, giaithua, 1
instance = comp, \DP|Reg|regfile[2][0] , DP|Reg|regfile[2][0], giaithua, 1
instance = comp, \DP|ALU2|Decre|s[2] , DP|ALU2|Decre|s[2], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[2]~6 , DP|Mux2_1|muxout[2]~6, giaithua, 1
instance = comp, \DP|Reg|regfile[2][2] , DP|Reg|regfile[2][2], giaithua, 1
instance = comp, \DP|Reg|Mux28~0 , DP|Reg|Mux28~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|co2~0 , DP|ALU2|Decre|co2~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[3]~7 , DP|Mux2_1|muxout[3]~7, giaithua, 1
instance = comp, \DP|Reg|regfile[2][3] , DP|Reg|regfile[2][3], giaithua, 1
instance = comp, \DP|ALU2|Decre|co4~0 , DP|ALU2|Decre|co4~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|s[5] , DP|ALU2|Decre|s[5], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[5]~9 , DP|Mux2_1|muxout[5]~9, giaithua, 1
instance = comp, \DP|Reg|regfile[2][5] , DP|Reg|regfile[2][5], giaithua, 1
instance = comp, \DP|ALU2|Decre|co5~0 , DP|ALU2|Decre|co5~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|s[6] , DP|ALU2|Decre|s[6], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[6]~10 , DP|Mux2_1|muxout[6]~10, giaithua, 1
instance = comp, \DP|Reg|regfile[2][6] , DP|Reg|regfile[2][6], giaithua, 1
instance = comp, \DP|ALU2|Decre|s[7] , DP|ALU2|Decre|s[7], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[7]~11 , DP|Mux2_1|muxout[7]~11, giaithua, 1
instance = comp, \DP|Reg|regfile[2][7] , DP|Reg|regfile[2][7], giaithua, 1
instance = comp, \DP|Reg|Mux23~0 , DP|Reg|Mux23~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|co7~0 , DP|ALU2|Decre|co7~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[8]~12 , DP|Mux2_1|muxout[8]~12, giaithua, 1
instance = comp, \DP|Reg|regfile[2][8] , DP|Reg|regfile[2][8], giaithua, 1
instance = comp, \DP|ALU2|Decre|co8 , DP|ALU2|Decre|co8, giaithua, 1
instance = comp, \DP|ALU2|Decre|s[10] , DP|ALU2|Decre|s[10], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[10]~14 , DP|Mux2_1|muxout[10]~14, giaithua, 1
instance = comp, \DP|Reg|regfile[2][10] , DP|Reg|regfile[2][10], giaithua, 1
instance = comp, \DP|Reg|Mux20~0 , DP|Reg|Mux20~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|co10~0 , DP|ALU2|Decre|co10~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[11]~15 , DP|Mux2_1|muxout[11]~15, giaithua, 1
instance = comp, \DP|Reg|regfile[2][11] , DP|Reg|regfile[2][11], giaithua, 1
instance = comp, \DP|ALU2|Decre|co12~0 , DP|ALU2|Decre|co12~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|s[12] , DP|ALU2|Decre|s[12], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[12]~16 , DP|Mux2_1|muxout[12]~16, giaithua, 1
instance = comp, \DP|Reg|regfile[2][12] , DP|Reg|regfile[2][12], giaithua, 1
instance = comp, \DP|ALU2|Decre|s[13] , DP|ALU2|Decre|s[13], giaithua, 1
instance = comp, \DP|Mux2_1|muxout[13]~17 , DP|Mux2_1|muxout[13]~17, giaithua, 1
instance = comp, \DP|Reg|regfile[2][13] , DP|Reg|regfile[2][13], giaithua, 1
instance = comp, \DP|Reg|Mux17~0 , DP|Reg|Mux17~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|co13~0 , DP|ALU2|Decre|co13~0, giaithua, 1
instance = comp, \DP|Mux2_1|muxout[14]~18 , DP|Mux2_1|muxout[14]~18, giaithua, 1
instance = comp, \DP|Reg|regfile[2][14] , DP|Reg|regfile[2][14], giaithua, 1
instance = comp, \DP|ALU2|Decre|co14~0 , DP|ALU2|Decre|co14~0, giaithua, 1
instance = comp, \DP|ALU2|Decre|s[15] , DP|ALU2|Decre|s[15], giaithua, 1
instance = comp, \CU|Equal1~30 , CU|Equal1~30, giaithua, 1
instance = comp, \CU|Equal1~28 , CU|Equal1~28, giaithua, 1
instance = comp, \CU|Equal1~29 , CU|Equal1~29, giaithua, 1
instance = comp, \CU|Equal1~26 , CU|Equal1~26, giaithua, 1
instance = comp, \CU|Equal1~27 , CU|Equal1~27, giaithua, 1
instance = comp, \CU|Selector1~0 , CU|Selector1~0, giaithua, 1
instance = comp, \CU|c_state.state2 , CU|c_state.state2, giaithua, 1
instance = comp, \CU|Selector2~0 , CU|Selector2~0, giaithua, 1
instance = comp, \CU|c_state.state3 , CU|c_state.state3, giaithua, 1
instance = comp, \CU|RAB~0 , CU|RAB~0, giaithua, 1
instance = comp, \CU|RAB[1] , CU|RAB[1], giaithua, 1
instance = comp, \DP|Reg|Mux31~0 , DP|Reg|Mux31~0, giaithua, 1
instance = comp, \CU|S_ALU1[0] , CU|S_ALU1[0], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux15~2 , DP|ALU1|mux16_1|Mux15~2, giaithua, 1
instance = comp, \CU|S_ALU1[3] , CU|S_ALU1[3], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux15~3 , DP|ALU1|mux16_1|Mux15~3, giaithua, 1
instance = comp, \DP|Reg1|data_out[0] , DP|Reg1|data_out[0], giaithua, 1
instance = comp, \DP|Reg|regfile[1][1] , DP|Reg|regfile[1][1], giaithua, 1
instance = comp, \CU|S_ALU1[1] , CU|S_ALU1[1], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~5 , DP|ALU1|mux16_1|Mux13~5, giaithua, 1
instance = comp, \DP|Reg|Mux14~0 , DP|Reg|Mux14~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~8 , DP|ALU1|mux16_1|Mux14~8, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~9 , DP|ALU1|mux16_1|Mux14~9, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~6 , DP|ALU1|mux16_1|Mux13~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~10 , DP|ALU1|mux16_1|Mux14~10, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~3 , DP|ALU1|mux16_1|Mux12~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~4 , DP|ALU1|mux16_1|Mux12~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~5 , DP|ALU1|mux16_1|Mux12~5, giaithua, 1
instance = comp, \DP|ALU1|Incre|co3~0 , DP|ALU1|Incre|co3~0, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[5] , DP|ALU1|Incre|s[5], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux10~2 , DP|ALU1|mux16_1|Mux10~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux10~3 , DP|ALU1|mux16_1|Mux10~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux10~4 , DP|ALU1|mux16_1|Mux10~4, giaithua, 1
instance = comp, \DP|Reg|Mux24~0 , DP|Reg|Mux24~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~9 , DP|ALU1|mux16_1|Mux8~9, giaithua, 1
instance = comp, \CU|RAA~0 , CU|RAA~0, giaithua, 1
instance = comp, \CU|RAA[0] , CU|RAA[0], giaithua, 1
instance = comp, \DP|ALU1|Or[7] , DP|ALU1|Or[7], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~10 , DP|ALU1|mux16_1|Mux8~10, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~11 , DP|ALU1|mux16_1|Mux8~11, giaithua, 1
instance = comp, \DP|ALU1|Incre|co6~0 , DP|ALU1|Incre|co6~0, giaithua, 1
instance = comp, \DP|ALU1|Incre|s[9] , DP|ALU1|Incre|s[9], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux6~2 , DP|ALU1|mux16_1|Mux6~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux6~3 , DP|ALU1|mux16_1|Mux6~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux6~4 , DP|ALU1|mux16_1|Mux6~4, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~4 , DP|ALU1|mux16_1|Mux4~4, giaithua, 1
instance = comp, \DP|ALU1|Or[11] , DP|ALU1|Or[11], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~5 , DP|ALU1|mux16_1|Mux4~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~6 , DP|ALU1|mux16_1|Mux4~6, giaithua, 1
instance = comp, \DP|Reg|Mux18~0 , DP|Reg|Mux18~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~9 , DP|ALU1|mux16_1|Mux2~9, giaithua, 1
instance = comp, \DP|ALU1|Or[13] , DP|ALU1|Or[13], giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~10 , DP|ALU1|mux16_1|Mux2~10, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~11 , DP|ALU1|mux16_1|Mux2~11, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux0~2 , DP|ALU1|mux16_1|Mux0~2, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux0~3 , DP|ALU1|mux16_1|Mux0~3, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux0~4 , DP|ALU1|mux16_1|Mux0~4, giaithua, 1
instance = comp, \DP|Reg|regfile[1][15] , DP|Reg|regfile[1][15], giaithua, 1
instance = comp, \DP|Reg|Mux0~0 , DP|Reg|Mux0~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~4 , DP|ALU1|mux16_1|Mux1~4, giaithua, 1
instance = comp, \DP|Reg|Mux29~0 , DP|Reg|Mux29~0, giaithua, 1
instance = comp, \DP|Reg|Mux27~0 , DP|Reg|Mux27~0, giaithua, 1
instance = comp, \DP|Reg|Mux26~0 , DP|Reg|Mux26~0, giaithua, 1
instance = comp, \DP|Reg|Mux25~0 , DP|Reg|Mux25~0, giaithua, 1
instance = comp, \DP|Reg|Mux22~0 , DP|Reg|Mux22~0, giaithua, 1
instance = comp, \DP|Reg|Mux21~0 , DP|Reg|Mux21~0, giaithua, 1
instance = comp, \DP|Reg|Mux19~0 , DP|Reg|Mux19~0, giaithua, 1
instance = comp, \DP|Reg|Mux16~0 , DP|Reg|Mux16~0, giaithua, 1
instance = comp, \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 , DP|ALU1|Mul|Mult0|auto_generated|mac_mult1, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~5 , DP|ALU1|mux16_1|Mux1~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~7 , DP|ALU1|mux16_1|Mux13~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux1~6 , DP|ALU1|mux16_1|Mux1~6, giaithua, 1
instance = comp, \DP|Reg|regfile[1][14] , DP|Reg|regfile[1][14], giaithua, 1
instance = comp, \DP|Reg|Mux1~0 , DP|Reg|Mux1~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~12 , DP|ALU1|mux16_1|Mux2~12, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux2~14 , DP|ALU1|mux16_1|Mux2~14, giaithua, 1
instance = comp, \DP|Reg|regfile[1][13] , DP|Reg|regfile[1][13], giaithua, 1
instance = comp, \DP|Reg|Mux2~0 , DP|Reg|Mux2~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~9 , DP|ALU1|mux16_1|Mux3~9, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~10 , DP|ALU1|mux16_1|Mux3~10, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux3~12 , DP|ALU1|mux16_1|Mux3~12, giaithua, 1
instance = comp, \DP|Reg|regfile[1][12] , DP|Reg|regfile[1][12], giaithua, 1
instance = comp, \DP|Reg|Mux3~0 , DP|Reg|Mux3~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~7 , DP|ALU1|mux16_1|Mux4~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux4~8 , DP|ALU1|mux16_1|Mux4~8, giaithua, 1
instance = comp, \DP|Reg|regfile[1][11] , DP|Reg|regfile[1][11], giaithua, 1
instance = comp, \DP|Reg|Mux4~0 , DP|Reg|Mux4~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~8 , DP|ALU1|mux16_1|Mux5~8, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~9 , DP|ALU1|mux16_1|Mux5~9, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux5~10 , DP|ALU1|mux16_1|Mux5~10, giaithua, 1
instance = comp, \DP|Reg|regfile[1][10] , DP|Reg|regfile[1][10], giaithua, 1
instance = comp, \DP|Reg|Mux5~0 , DP|Reg|Mux5~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux6~5 , DP|ALU1|mux16_1|Mux6~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux6~6 , DP|ALU1|mux16_1|Mux6~6, giaithua, 1
instance = comp, \DP|Reg|regfile[1][9] , DP|Reg|regfile[1][9], giaithua, 1
instance = comp, \DP|Reg|Mux6~0 , DP|Reg|Mux6~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~7 , DP|ALU1|mux16_1|Mux7~7, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~8 , DP|ALU1|mux16_1|Mux7~8, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux7~10 , DP|ALU1|mux16_1|Mux7~10, giaithua, 1
instance = comp, \DP|Reg|regfile[1][8] , DP|Reg|regfile[1][8], giaithua, 1
instance = comp, \DP|Reg|Mux7~0 , DP|Reg|Mux7~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~12 , DP|ALU1|mux16_1|Mux8~12, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux8~15 , DP|ALU1|mux16_1|Mux8~15, giaithua, 1
instance = comp, \DP|Reg|regfile[1][7] , DP|Reg|regfile[1][7], giaithua, 1
instance = comp, \DP|Reg|Mux8~0 , DP|Reg|Mux8~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~5 , DP|ALU1|mux16_1|Mux9~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~6 , DP|ALU1|mux16_1|Mux9~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux9~7 , DP|ALU1|mux16_1|Mux9~7, giaithua, 1
instance = comp, \DP|Reg|regfile[1][6] , DP|Reg|regfile[1][6], giaithua, 1
instance = comp, \DP|Reg|Mux9~0 , DP|Reg|Mux9~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux10~5 , DP|ALU1|mux16_1|Mux10~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux10~6 , DP|ALU1|mux16_1|Mux10~6, giaithua, 1
instance = comp, \DP|Reg|regfile[1][5] , DP|Reg|regfile[1][5], giaithua, 1
instance = comp, \DP|Reg|Mux10~0 , DP|Reg|Mux10~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~5 , DP|ALU1|mux16_1|Mux11~5, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~6 , DP|ALU1|mux16_1|Mux11~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux11~7 , DP|ALU1|mux16_1|Mux11~7, giaithua, 1
instance = comp, \DP|Reg|regfile[1][4] , DP|Reg|regfile[1][4], giaithua, 1
instance = comp, \DP|Reg|Mux11~0 , DP|Reg|Mux11~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~6 , DP|ALU1|mux16_1|Mux12~6, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux12~7 , DP|ALU1|mux16_1|Mux12~7, giaithua, 1
instance = comp, \DP|Reg|regfile[1][3] , DP|Reg|regfile[1][3], giaithua, 1
instance = comp, \DP|Reg|Mux12~0 , DP|Reg|Mux12~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~11 , DP|ALU1|mux16_1|Mux13~11, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~12 , DP|ALU1|mux16_1|Mux13~12, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux13~14 , DP|ALU1|mux16_1|Mux13~14, giaithua, 1
instance = comp, \DP|Reg|regfile[1][2] , DP|Reg|regfile[1][2], giaithua, 1
instance = comp, \DP|Reg|Mux13~0 , DP|Reg|Mux13~0, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~11 , DP|ALU1|mux16_1|Mux14~11, giaithua, 1
instance = comp, \DP|ALU1|mux16_1|Mux14~13 , DP|ALU1|mux16_1|Mux14~13, giaithua, 1
instance = comp, \DP|Reg1|data_out[1] , DP|Reg1|data_out[1], giaithua, 1
instance = comp, \DP|Reg1|data_out[2] , DP|Reg1|data_out[2], giaithua, 1
instance = comp, \DP|Reg1|data_out[3] , DP|Reg1|data_out[3], giaithua, 1
instance = comp, \DP|Reg1|data_out[4] , DP|Reg1|data_out[4], giaithua, 1
instance = comp, \DP|Reg1|data_out[5] , DP|Reg1|data_out[5], giaithua, 1
instance = comp, \DP|Reg1|data_out[6] , DP|Reg1|data_out[6], giaithua, 1
instance = comp, \DP|Reg1|data_out[7] , DP|Reg1|data_out[7], giaithua, 1
instance = comp, \DP|Reg1|data_out[8] , DP|Reg1|data_out[8], giaithua, 1
instance = comp, \DP|Reg1|data_out[9] , DP|Reg1|data_out[9], giaithua, 1
instance = comp, \DP|Reg1|data_out[10] , DP|Reg1|data_out[10], giaithua, 1
instance = comp, \DP|Reg1|data_out[11] , DP|Reg1|data_out[11], giaithua, 1
instance = comp, \DP|Reg1|data_out[12] , DP|Reg1|data_out[12], giaithua, 1
instance = comp, \DP|Reg1|data_out[13] , DP|Reg1|data_out[13], giaithua, 1
instance = comp, \DP|Reg1|data_out[14] , DP|Reg1|data_out[14], giaithua, 1
instance = comp, \DP|Reg1|data_out[15] , DP|Reg1|data_out[15], giaithua, 1
instance = comp, \Out[0]~I , Out[0], giaithua, 1
instance = comp, \Out[1]~I , Out[1], giaithua, 1
instance = comp, \Out[2]~I , Out[2], giaithua, 1
instance = comp, \Out[3]~I , Out[3], giaithua, 1
instance = comp, \Out[4]~I , Out[4], giaithua, 1
instance = comp, \Out[5]~I , Out[5], giaithua, 1
instance = comp, \Out[6]~I , Out[6], giaithua, 1
instance = comp, \Out[7]~I , Out[7], giaithua, 1
instance = comp, \Out[8]~I , Out[8], giaithua, 1
instance = comp, \Out[9]~I , Out[9], giaithua, 1
instance = comp, \Out[10]~I , Out[10], giaithua, 1
instance = comp, \Out[11]~I , Out[11], giaithua, 1
instance = comp, \Out[12]~I , Out[12], giaithua, 1
instance = comp, \Out[13]~I , Out[13], giaithua, 1
instance = comp, \Out[14]~I , Out[14], giaithua, 1
instance = comp, \Out[15]~I , Out[15], giaithua, 1
instance = comp, \Done~I , Done, giaithua, 1
instance = comp, \Datapath[0]~I , Datapath[0], giaithua, 1
instance = comp, \Datapath[1]~I , Datapath[1], giaithua, 1
instance = comp, \Datapath[2]~I , Datapath[2], giaithua, 1
instance = comp, \Datapath[3]~I , Datapath[3], giaithua, 1
instance = comp, \Datapath[4]~I , Datapath[4], giaithua, 1
instance = comp, \Datapath[5]~I , Datapath[5], giaithua, 1
instance = comp, \Datapath[6]~I , Datapath[6], giaithua, 1
instance = comp, \Datapath[7]~I , Datapath[7], giaithua, 1
instance = comp, \Datapath[8]~I , Datapath[8], giaithua, 1
instance = comp, \Datapath[9]~I , Datapath[9], giaithua, 1
instance = comp, \Datapath[10]~I , Datapath[10], giaithua, 1
instance = comp, \Datapath[11]~I , Datapath[11], giaithua, 1
instance = comp, \Datapath[12]~I , Datapath[12], giaithua, 1
instance = comp, \Datapath[13]~I , Datapath[13], giaithua, 1
instance = comp, \Datapath[14]~I , Datapath[14], giaithua, 1
instance = comp, \Datapath[15]~I , Datapath[15], giaithua, 1
