#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Apr 23 15:55:18 2023
# Process ID: 13988
# Current directory: D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27932 D:\ECE\ECE530\XUP\embedded\2015_2_zynq_labs\ece530lab9part2\lab9p2.xpr
# Log file: D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/vivado.log
# Journal file: D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.runs/impl_1/LEDcounter_scutimer_interrupt_wrapper.sysdef D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.sdk/LEDcounter_scutimer_interrupt_wrapper.hdf

launch_sdk -workspace D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.sdk -hwspec D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.sdk/LEDcounter_scutimer_interrupt_wrapper.hdf
open_bd_design {D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd}
close_project
create_project lab9UART_IP D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -norecurse {D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/bbfifo_16x8.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/ClockedOneShot.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/uart_rx.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/DelayLoop.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/uart_tx.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/BaudRateGenerator.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/UARTmodule2023.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/kcuart_rx.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/BaudRateGeneratorTB.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/kcuart_tx.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/IP/DebouncerWithoutLatch.v}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/BaudRateGeneratorTB.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/DebouncerWithoutLatch.v}
file delete -force D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/BaudRateGeneratorTB.v D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/DebouncerWithoutLatch.v
remove_files D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/DelayLoop.v
file delete -force D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/DelayLoop.v
synth_design -rtl -name rtl_1
ipx::package_project -root_dir D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP -vendor xilinx.com -library user -taxonomy /UserIP -generated_files
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP [current_project]
update_ip_catalog
close_project
open_project D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP [current_project]
update_ip_catalog
open_bd_design {D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:UARTmodule2023:1.0 UARTmodule2023_0
endgroup
set_property location {2 845 297} [get_bd_cells UARTmodule2023_0]
delete_bd_objs [get_bd_cells UARTmodule2023_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:UARTmodule2023:1.0 UARTmodule2023_0
endgroup
set_property location {3 869 78} [get_bd_cells UARTmodule2023_0]
ipx::edit_ip_in_project -upgrade true -name UARTmodule2023_v1_0_project -directory D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.tmp/UARTmodule2023_v1_0_project d:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::unload_core d:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/component.xml
close_project
ipx::edit_ip_in_project -upgrade true -name UARTmodule2023_v1_0_project -directory D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.tmp/UARTmodule2023_v1_0_project d:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP/lab9UART_IP.srcs/sources_1/imports/IP/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9UART_IP
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  LEDcounter_scutimer_interrupt_UARTmodule2023_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:UARTmodule2023:1.0 [get_ips  LEDcounter_scutimer_interrupt_UARTmodule2023_0_1] -log ip_upgrade.log
set_property -dict [list CONFIG.FREQUENCY {0x5F5E100}] [get_bd_cells UARTmodule2023_0]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 1195 97} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property location {2 861 312} [get_bd_cells axi_gpio_0]
set_property location {3 1166 165} [get_bd_cells UARTmodule2023_0]
set_property location {2 838 151} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins UARTmodule2023_0/write_to_uart] [get_bd_pins axi_gpio_0/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins UARTmodule2023_0/tx_data]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {3.5 1479 174} [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins UARTmodule2023_0/tx_full] [get_bd_pins axi_gpio_1/gpio_io_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
report_ip_status -name ip_status 
startgroup
create_bd_port -dir O tx
connect_bd_net [get_bd_pins /UARTmodule2023_0/tx] [get_bd_ports tx]
endgroup
connect_bd_net [get_bd_pins UARTmodule2023_0/clock] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins UARTmodule2023_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
validate_bd_design
regenerate_bd_layout
remove_files D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/hdl/LEDcounter_scutimer_interrupt_wrapper.v
file delete -force D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/hdl/LEDcounter_scutimer_interrupt_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd]
export_ip_user_files -of_objects [get_files D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd] -directory D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.ip_user_files/sim_scripts -ip_user_files_dir D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.ip_user_files -ipstatic_source_dir D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd] -top
add_files -norecurse D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/hdl/LEDcounter_scutimer_interrupt_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/sources_1/bd/LEDcounter_scutimer_interrupt/LEDcounter_scutimer_interrupt.bd}
place_ports tx V15
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
file mkdir D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/constrs_1/new
close [ open D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/constrs_1/new/lab9p2.xdc w ]
add_files -fileset constrs_1 D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/constrs_1/new/lab9p2.xdc
set_property target_constrs_file D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.srcs/constrs_1/new/lab9p2.xdc [current_fileset -constrset]
save_constraints -force
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.runs/impl_1/LEDcounter_scutimer_interrupt_wrapper.sysdef D:/ECE/ECE530/XUP/embedded/2015_2_zynq_labs/ece530lab9part2/lab9p2.sdk/LEDcounter_scutimer_interrupt_wrapper.hdf

