// Seed: 1325359401
module module_0 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8
);
  assign id_3 = -1 | id_5;
  assign module_1.id_37 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd79,
    parameter id_3  = 32'd21,
    parameter id_38 = 32'd70,
    parameter id_54 = 32'd84
) (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input tri1 _id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    output wire id_15,
    output uwire id_16,
    input wor id_17,
    input wire _id_18,
    output wand id_19,
    output uwire id_20,
    input wire id_21,
    input tri0 id_22,
    output supply0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    output tri id_26,
    output tri id_27,
    output supply1 id_28,
    input tri0 id_29,
    input wor id_30,
    output tri1 id_31,
    input uwire id_32,
    input wand id_33,
    output tri1 id_34,
    input tri1 id_35,
    output logic id_36,
    output wand id_37[id_38  ?  id_3 : id_18 : ""],
    input tri _id_38,
    input wire id_39,
    input wor id_40,
    input tri1 id_41,
    output supply1 id_42,
    output wor id_43,
    input wire id_44,
    output supply0 id_45,
    input uwire id_46,
    input tri id_47,
    input tri1 id_48,
    input wor void id_49,
    input uwire id_50,
    input tri0 id_51,
    input tri id_52,
    input wand id_53,
    input supply1 _id_54,
    input tri1 id_55,
    output tri id_56,
    input wire id_57,
    input supply1 id_58
    , id_61,
    input supply0 id_59
);
  initial id_36 <= 1;
  module_0 modCall_1 (
      id_47,
      id_41,
      id_47,
      id_12,
      id_46,
      id_35,
      id_47,
      id_42,
      id_5
  );
  logic id_62, id_63;
  wire [-1 'b0 : id_54] id_64;
  logic id_65 = -1, id_66;
endmodule
