INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/sortingproject/sortingproject.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/sortingproject/sortingproject.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/sortingproject/sortingproject.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/design/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/ProcessorCode/sorting/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
