{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440805231842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440805231842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 20:40:31 2015 " "Processing started: Fri Aug 28 20:40:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440805231842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440805231842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440805231842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440805232192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232736 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440805232736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232739 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440805232739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440805232743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440805232746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440805232746 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "bit CODECSystem.vhd(72) " "VHDL Type Mismatch error at CODECSystem.vhd(72): indexed name returns a value whose type does not match \"bit\", the type of the target expression" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 72 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Quartus II" 0 -1 1440805232746 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440805232862 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 28 20:40:32 2015 " "Processing ended: Fri Aug 28 20:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440805232862 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440805232862 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440805232862 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440805232862 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440805233455 ""}
