// Seed: 1801707444
module module_0;
  assign id_1 = id_1[1'b0];
  uwire id_2;
  id_3(
      .id_0(id_1), .id_1(id_4 | 1 | 1 & id_2), .id_2(1 | id_5 | 1 | 0), .id_3(1)
  );
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge 1'b0 | 1 or posedge 1'b0) 1)
  else;
  final if (1'd0) @(*) id_2 <= 1;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  final begin : LABEL_0
    id_7 <= id_3;
  end
endmodule
