$date
	Sat Jan 14 15:16:54 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ns
$end
$scope module ram_16x4_tb $end
$var wire 1 ! endereco_in [3] $end
$var wire 1 " endereco_in [2] $end
$var wire 1 # endereco_in [1] $end
$var wire 1 $ endereco_in [0] $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
#20
1$
#40
1#
0$
#60
1$
#80
1"
0#
0$
#100
1$
#120
1#
0$
#140
1$
#160
1!
0"
0#
0$
#180
1$
#200
1#
0$
#220
1$
#240
1"
0#
0$
#260
1$
#280
1#
0$
#300
1$
#420
0"
0$
#540
0!
1"
0#
#660
0"
#680
1$
#700
1#
0$
#720
1$
#740
1"
0#
0$
#760
1$
#780
1#
0$
#800
1$
#820
1!
0"
0#
0$
#840
1$
#860
1#
0$
#880
1$
#900
1"
0#
0$
#920
1$
#940
1#
0$
#960
1$
