// Seed: 3582072186
macromodule module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  genvar id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
  assign id_7 = 'b0;
  assign id_7 = -1;
  supply0 id_9 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  id_10 :
  assert property (@(posedge id_7 / ((id_2))) 1) id_6 <= id_6;
  wire id_11, id_12;
  assign id_3 = id_1;
  wire id_13;
endmodule
