<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Mon May 27 18:41:27 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f ImpactAttempt04_29_impl_1_lattice.synproj -gui -msgset C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/promote.xml 

Synthesis options:
The -top option is not used.
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = ImpactAttempt04_29_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29 (searchpath added)
-path C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/impl_1 (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Controller_Change.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/FSM.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Impact.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/LUT_Piece.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Main.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Matrix_Driver.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/NES.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Pattern_Gen.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Piece_Mem.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Slow_Clock.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/Spawn.vhd
VHDL library = work
VHDL design file = C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/UArray2b.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(1): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(2): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(3): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_dsp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(4): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(5): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(6): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(7): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(8): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(9): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/controller_change.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/controller_change.vhd(5): analyzing entity controller_change. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/controller_change.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/fsm.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/fsm.vhd(5): analyzing entity fsm. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/fsm.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/impact.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/impact.vhd(5): analyzing entity impact. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/impact.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/lut_piece.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/lut_piece.vhd(7): analyzing entity lut_piece. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/lut_piece.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(5): analyzing package boardpack. VHDL-1014
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(14): analyzing entity main. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(31): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/matrix_driver.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/matrix_driver.vhd(5): analyzing entity matrix_driver. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/matrix_driver.vhd(15): analyzing architecture synth. VHDL-1010
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/matrix_driver.vhd(24): input pin size has no actual or default value. VHDL-9000
INFO - synthesis: C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1145): size is declared here. VHDL-1259
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/nes.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/nes.vhd(5): analyzing entity nes. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/nes.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/pattern_gen.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/pattern_gen.vhd(5): analyzing package boardpack. VHDL-1014
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/pattern_gen.vhd(14): analyzing entity pattern_gen. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/piece_mem.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/piece_mem.vhd(5): analyzing entity piece_mem. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/piece_mem.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/slow_clock.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/slow_clock.vhd(5): analyzing entity slow_clock. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/slow_clock.vhd(11): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/spawn.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/spawn.vhd(5): analyzing entity spawn. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/spawn.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/uarray2b.vhd. VHDL-1481
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/uarray2b.vhd(5): analyzing entity uarray2b. VHDL-1012
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/uarray2b.vhd(19): analyzing architecture synth. VHDL-1010
WARNING - synthesis: Setting Main as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/stone/Desktop/COLLEG/Halligan/es4/Project/Tetris/ImpactAttempt04_29/impl_1". VHDL-1504
Top module language type = VHDL.
unit Main is not yet analyzed. VHDL-1485
c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(14): executing Main(synth)

INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(263): going to verilog side to elaborate module HSOSC. VHDL-1399
INFO - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(263): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(202): net r_addr_imp_sig[5] does not have a driver. VDB-1002
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(28): replacing existing netlist Main(synth). VHDL-1205
Top module name (VHDL, mixed language): Main
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net r_enable_sig[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net r_enable_sig[0] will be ignored due to unrecognized driver type
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(202): net r_addr_imp_sig[5] does not have a driver. VDB-1002
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(202): net r_addr_imp_sig[5] does not have a driver. VDB-1002
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/main.vhd(224): net colfull_sig does not have a driver. VDB-1002
######## Missing driver on net colfull_sig. Patching with GND.
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/spawn.vhd(62): Register \Spawn_inst/spawn_fin_sig_33 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \pattern_gen_inst/rgb_bot is stuck at Zero
WARNING - synthesis: Bit 1 of Register \pattern_gen_inst/rgb_bot is stuck at Zero
WARNING - synthesis: Bit 2 of Register \pattern_gen_inst/rgb_bot is stuck at Zero
WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/pattern_gen.vhd(162): Register \pattern_gen_inst/read_enable_board_47 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Spawn_inst/piece_w_data_out is stuck at One
WARNING - synthesis: Bit 2 of Register \Spawn_inst/piece_w_data_out is stuck at One
WARNING - synthesis: Bit 3 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Spawn_inst/piece_w_data_out is stuck at One
WARNING - synthesis: Bit 8 of Register \Spawn_inst/piece_w_data_out is stuck at One
WARNING - synthesis: Bit 12 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Spawn_inst/piece_w_data_out is stuck at Zero
WARNING - synthesis: Bit 0 of Register \impact_inst/write_addr_board is stuck at Zero
WARNING - synthesis: Bit 0 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 1 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 2 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 3 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 4 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 5 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 6 of Register \impact_inst/write_data_board is stuck at One
WARNING - synthesis: Bit 7 of Register \impact_inst/write_data_board is stuck at One
WARNING - synthesis: Bit 8 of Register \impact_inst/write_data_board is stuck at One
WARNING - synthesis: Bit 9 of Register \impact_inst/write_data_board is stuck at One
WARNING - synthesis: Bit 10 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 11 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 12 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 13 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 14 of Register \impact_inst/write_data_board is stuck at Zero
WARNING - synthesis: Bit 15 of Register \impact_inst/write_data_board is stuck at Zero
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \UArray2b_inst/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: Bit 0 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 1 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 2 of Register \cc_inst/lut_map/ret_vec is stuck at One
WARNING - synthesis: Bit 3 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 4 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 5 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 6 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 7 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 8 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 9 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 10 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 11 of Register \cc_inst/lut_map/ret_vec is stuck at One
WARNING - synthesis: Bit 12 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 13 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 14 of Register \cc_inst/lut_map/ret_vec is stuck at One
WARNING - synthesis: Bit 15 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 16 of Register \cc_inst/lut_map/ret_vec is stuck at Zero
WARNING - synthesis: Bit 17 of Register \cc_inst/lut_map/ret_vec is stuck at One
Combinational loop found : 1

	Net \impact_inst/y_start[0] 

	Instance \impact_inst/y_start_4__I_01 

	Net \impact_inst/n54 

	Instance \impact_inst/mux_23_i1 

Combinational loop found : 2

	Net \impact_inst/y_start[4] 

	Instance \impact_inst/y_start_4__I_05 

	Net \impact_inst/n50 

	Instance \impact_inst/mux_23_i5 

Combinational loop found : 3

	Net \impact_inst/y_start[3] 

	Instance \impact_inst/y_start_4__I_04 

	Net \impact_inst/n51 

	Instance \impact_inst/mux_23_i4 

Combinational loop found : 4

	Net \impact_inst/y_start[2] 

	Instance \impact_inst/y_start_4__I_03 

	Net \impact_inst/n52 

	Instance \impact_inst/mux_23_i3 

Combinational loop found : 5

	Net \impact_inst/y_start[1] 

	Instance \impact_inst/y_start_4__I_02 

	Net \impact_inst/n53 

	Instance \impact_inst/mux_23_i2 

WARNING - synthesis: c:/users/stone/desktop/colleg/halligan/es4/project/tetris/impactattempt04_29/impact.vhd(182): Register \impact_inst/mem_fin_319 is stuck at One. VDB-5014
WARNING - synthesis: Initial value found on instance \piece_mem_inst/mem_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \piece_mem_inst/mem_i10 will be ignored.
WARNING - synthesis: Initial value found on instance \piece_mem_inst/mem_i12 will be ignored.
Applying 1.000000 MHz constraint to all clocks


Starting design annotation....



Starting full timing analysis...


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (Main)######################
Number of register bits => 233 of 5280 (4 % )
EBR_B => 5
CCU2 => 41
FD1P3XZ => 233
HSOSC_CORE => 1
IB => 1
IOL_B => 2
LUT4 => 540
OB => 15
################### End Area Report ##################
Number of odd-length carry chains : 2
Number of even-length carry chains : 4


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : matrix_clk_c, loads : 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 14
Top 10 highest fanout Clock Enables:
  Net : cc_inst/n3606, loads : 32
  Net : impact_inst/n3634, loads : 23
  Net : impact_inst/n561, loads : 12
  Net : cc_inst/n820, loads : 12
  Net : n512, loads : 5
  Net : MD_inst/row_up_3__N_338, loads : 5
  Net : cc_inst/n4577, loads : 5
  Net : pattern_gen_inst/piece_sel_pg_4__N_511, loads : 4
  Net : piece_mem_inst/n3618, loads : 3
  Net : cc_inst/n3608, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : impact_inst/n5582, loads : 35
  Net : cc_inst/n3606, loads : 32
  Net : nes_inst/n3718, loads : 31
  Net : fsm_inst/curr_state[1], loads : 23
  Net : fsm_inst/curr_state[0], loads : 23
  Net : impact_inst/n3634, loads : 23
  Net : piece_mem_inst/p2x_sum[1], loads : 21
  Net : pattern_gen_inst/piece_sel_pg_4__N_511, loads : 21
  Net : impact_inst/ref_x[0], loads : 17
  Net : piece_mem_inst/p2x_sum[0], loads : 17
################### End Clock Report ##################

Peak Memory Usage: 211.047  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 20.828  secs
Total REAL time for LSE flow : 21.000  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

