##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PWM_1_2_clk
		4.3::Critical Path Report for PWM_3_4_clk
		4.4::Critical Path Report for PWM_5_6_clk
		4.5::Critical Path Report for PWM_7_8_clk
		4.6::Critical Path Report for SPIS_1_IntClock
		4.7::Critical Path Report for sclk(0)/fb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_1_2_clk:R vs. PWM_1_2_clk:R)
		5.2::Critical Path Report for (PWM_7_8_clk:R vs. PWM_7_8_clk:R)
		5.3::Critical Path Report for (PWM_5_6_clk:R vs. PWM_5_6_clk:R)
		5.4::Critical Path Report for (PWM_3_4_clk:R vs. PWM_3_4_clk:R)
		5.5::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
		5.8::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
		5.9::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
		5.10::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 24
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.63 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.63 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_2_theACLK                     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_2_theACLK(fixed-function)     | N/A                    | Target: 12.00 MHz   | 
Clock: Clock_3                               | N/A                    | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 110.02 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)             | N/A                    | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: PWM_1_2_clk                           | Frequency: 41.67 MHz   | Target: 1.00 MHz    | 
Clock: PWM_3_4_clk                           | Frequency: 41.64 MHz   | Target: 1.00 MHz    | 
Clock: PWM_5_6_clk                           | Frequency: 41.35 MHz   | Target: 1.00 MHz    | 
Clock: PWM_7_8_clk                           | Frequency: 41.66 MHz   | Target: 1.00 MHz    | 
Clock: SPIS_1_IntClock                       | Frequency: 79.57 MHz   | Target: 2.00 MHz    | 
Clock: WaveDAC_clk                           | N/A                    | Target: 0.25 MHz    | 
Clock: WaveDAC_clk(routed)                   | N/A                    | Target: 0.25 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: sclk(0)/fb                            | Frequency: 34.80 MHz   | Target: 12.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        sclk(0)/fb       41666.7          39853       41666.7          32578       N/A              N/A         N/A              N/A         
PWM_1_2_clk      PWM_1_2_clk      1e+006           976003      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_3_4_clk      PWM_3_4_clk      1e+006           975984      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_5_6_clk      PWM_5_6_clk      1e+006           975818      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_7_8_clk      PWM_7_8_clk      1e+006           975997      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_1_IntClock  SPIS_1_IntClock  500000           487433      N/A              N/A         N/A              N/A         N/A              N/A         
sclk(0)/fb       sclk(0)/fb       N/A              N/A         41666.7          27300       83333.3          67598       41666.7          30965       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
Out_1(0)_PAD      25702         CyBUS_CLK:R                  
Out_10(0)_PAD     23677         CyBUS_CLK:R                  
Out_11(0)_PAD     25519         CyBUS_CLK:R                  
Out_12(0)_PAD     24782         CyBUS_CLK:R                  
Out_13(0)_PAD     24530         CyBUS_CLK:R                  
Out_14(0)_PAD     25577         CyBUS_CLK:R                  
Out_15(0)_PAD     24495         CyBUS_CLK:R                  
Out_16(0)_PAD     25107         CyBUS_CLK:R                  
Out_17(0)_PAD     24183         CyBUS_CLK:R                  
Out_18(0)_PAD     24415         CyBUS_CLK:R                  
Out_19(0)_PAD     24806         CyBUS_CLK:R                  
Out_2(0)_PAD      25399         CyBUS_CLK:R                  
Out_20(0)_PAD     24463         CyBUS_CLK:R                  
Out_3(0)_PAD      25505         CyBUS_CLK:R                  
Out_4(0)_PAD      26018         CyBUS_CLK:R                  
Out_5(0)_PAD      29277         CyBUS_CLK:R                  
Out_6(0)_PAD      29025         CyBUS_CLK:R                  
Out_7(0)_PAD      26939         CyBUS_CLK:R                  
Out_8(0)_PAD      27549         CyBUS_CLK:R                  
Out_9(0)_PAD      24166         CyBUS_CLK:R                  
PWM_out_1(0)_PAD  21995         PWM_1_2_clk:R                
PWM_out_2(0)_PAD  22302         PWM_1_2_clk:R                
PWM_out_3(0)_PAD  23942         PWM_3_4_clk:R                
PWM_out_4(0)_PAD  24672         PWM_3_4_clk:R                
PWM_out_5(0)_PAD  22935         PWM_5_6_clk:R                
PWM_out_6(0)_PAD  24657         PWM_5_6_clk:R                
PWM_out_7(0)_PAD  23476         PWM_7_8_clk:R                
PWM_out_8(0)_PAD  24235         PWM_7_8_clk:R                
SCL_1(0)_PAD:out  19782         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  19462         CyBUS_CLK(fixed-function):R  
miso(0)_PAD       42709         sclk(0)/fb:F                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 110.02 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 32578p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   8159
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      46175

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13597
-------------------------------------   ----- 
End-of-path arrival time (ps)           13597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell60            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell60         2131   2131  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_0   macrocell46      5207   7338  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  10688  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  13597  32578  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1


===================================================================== 
4.2::Critical Path Report for PWM_1_2_clk
*****************************************
Clock: PWM_1_2_clk
Frequency: 41.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_3_4_clk
*****************************************
Clock: PWM_3_4_clk
Frequency: 41.64 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975984p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18926
-------------------------------------   ----- 
End-of-path arrival time (ps)           18926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3936   9216  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18926  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18926  975984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_5_6_clk
*****************************************
Clock: PWM_5_6_clk
Frequency: 41.35 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975818p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    4102   9382  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  19092  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  19092  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PWM_7_8_clk
*****************************************
Clock: PWM_7_8_clk
Frequency: 41.66 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975997p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18913
-------------------------------------   ----- 
End-of-path arrival time (ps)           18913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3923   9203  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   9710  18913  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  18913  975997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIS_1_IntClock
*********************************************
Clock: SPIS_1_IntClock
Frequency: 79.57 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 487433p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell        1480   1480  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell50     3841   5321  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell50     3350   8671  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell10   2327  10997  487433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for sclk(0)/fb
****************************************
Clock: sclk(0)/fb
Frequency: 34.80 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27300p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46175

Launch Clock Arrival Time                      0
+ Clock path delay                      9066
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           18875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell45      6952   9066  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell45      1250  10316  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell46      2299  12615  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  15965  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  18875  27300  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_1_2_clk:R vs. PWM_1_2_clk:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (PWM_7_8_clk:R vs. PWM_7_8_clk:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975997p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18913
-------------------------------------   ----- 
End-of-path arrival time (ps)           18913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3923   9203  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   9710  18913  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  18913  975997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1


5.3::Critical Path Report for (PWM_5_6_clk:R vs. PWM_5_6_clk:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975818p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    4102   9382  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  19092  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  19092  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (PWM_3_4_clk:R vs. PWM_3_4_clk:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975984p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18926
-------------------------------------   ----- 
End-of-path arrival time (ps)           18926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3936   9216  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18926  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18926  975984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 487433p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell        1480   1480  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell50     3841   5321  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell50     3350   8671  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell10   2327  10997  487433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39853p

Capture Clock Arrival Time                              0
+ Clock path delay                                   9066
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      47223

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell60            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell60      2131   2131  39853  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell45   5239   7370  39853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell45      6952   9066  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 32578p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   8159
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      46175

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13597
-------------------------------------   ----- 
End-of-path arrival time (ps)           13597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell60            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell60         2131   2131  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_0   macrocell46      5207   7338  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  10688  32578  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  13597  32578  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1


5.8::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27300p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46175

Launch Clock Arrival Time                      0
+ Clock path delay                      9066
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           18875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell45      6952   9066  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell45      1250  10316  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell46      2299  12615  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  15965  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  18875  27300  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1


5.9::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
*************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 67598p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       129509

Launch Clock Arrival Time                   41667
+ Clock path delay                       8159
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           61911
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6045  49825  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell       2110  51935  67598  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_3   macrocell46      3716  55651  67598  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  59001  67598  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  61911  67598  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1


5.10::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30965p

Capture Clock Arrival Time                               0
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       91492

Launch Clock Arrival Time                   41667
+ Clock path delay                       8159
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           60526
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6045  49825  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3  count7cell       2110  51935  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_0      macrocell49      2947  54882  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell49      3350  58232  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   2294  60526  30965  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17   6045   8159  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 27300p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       46175

Launch Clock Arrival Time                      0
+ Clock path delay                      9066
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           18875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell45      6952   9066  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell45      1250  10316  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell46      2299  12615  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell46      3350  15965  27300  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   2910  18875  27300  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30965p

Capture Clock Arrival Time                               0
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       91492

Launch Clock Arrival Time                   41667
+ Clock path delay                       8159
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           60526
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6045  49825  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3  count7cell       2110  51935  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_0      macrocell49      2947  54882  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell49      3350  58232  30965  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   2294  60526  30965  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17   6045   8159  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39853p

Capture Clock Arrival Time                              0
+ Clock path delay                                   9066
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      47223

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell60            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell60      2131   2131  39853  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell45   5239   7370  39853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell61            0      0  RISE       1
sclk(0)/fb                                                  iocell61         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell61            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell61            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell45      6952   9066  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 71322p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    8159
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -1310
--------------------------------------------------   ----- 
End-of-path required time (ps)                       131849

Launch Clock Arrival Time                   41667
+ Clock path delay                       8159
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           60526
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6045  49825  FALL       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_3   count7cell       2110  51935  67737  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_0       macrocell49      2947  54882  71322  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q            macrocell49      3350  58232  71322  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0  datapathcell17   2294  60526  71322  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell61            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17   6045  49825  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 487433p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell        1480   1480  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell50     3841   5321  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell50     3350   8671  487433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell10   2327  10997  487433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 487917p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  487917  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell47    2778   4258  487917  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell47    3350   7608  487917  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   2905  10513  487917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 488354p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10076
-------------------------------------   ----- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out            synccell        1480   1480  488322  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/main_0  macrocell41     2942   4422  488354  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/q       macrocell41     3350   7772  488354  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6     statusicell10   2304  10076  488354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 492064p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out                synccell      1480   1480  488322  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0  macrocell42   2946   4426  492064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell42         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0
Path slack     : 492205p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out                   synccell      1480   1480  487917  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0  macrocell44   2805   4285  492205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0   macrocell44         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975818p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    4102   9382  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  19092  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  19092  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975818p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4102   9382  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   9710  19092  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  19092  975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975984p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18926
-------------------------------------   ----- 
End-of-path arrival time (ps)           18926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3936   9216  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18926  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18926  975984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 975997p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18913
-------------------------------------   ----- 
End-of-path arrival time (ps)           18913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3923   9203  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   9710  18913  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  18913  975997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976134p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18776
-------------------------------------   ----- 
End-of-path arrival time (ps)           18776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3786   9066  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18776  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18776  976134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976528p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18382
-------------------------------------   ----- 
End-of-path arrival time (ps)           18382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3392   8672  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18382  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18382  976528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18254
-------------------------------------   ----- 
End-of-path arrival time (ps)           18254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3264   8544  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  18254  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  18254  976656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979098p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    4102   9382  979098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979098p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4102   9382  979098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   4068   9348  979132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979264p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3936   9216  979264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979277p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3923   9203  979277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979283p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  979283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3786   9066  979414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979427p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3773   9053  979427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979670p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3530   8810  979670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979686p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   3514   8794  979686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979690p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3510   8790  979690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979792p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3408   8688  979792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979808p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3392   8672  979808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3264   8544  979936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3245   8525  979955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3245   8525  979955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981166p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell39      1250   1250  978847  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   6064   7314  981166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 982127p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell39      1250   1250  978847  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   5103   6353  982127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1033/main_1
Capture Clock  : Net_1033/clock_0
Path slack     : 983558p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  983558  RISE       1
Net_1033/main_1                        macrocell3       5752  12932  983558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984197p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  980917  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3033   4283  984197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984199p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  980917  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3031   4281  984199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  981134  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2816   4066  984414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984426p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell27      1250   1250  981134  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   2804   4054  984426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984510p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell19     1250   1250  981230  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2720   3970  984510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984518p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell19     1250   1250  981230  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2712   3962  984518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:final_kill_reg\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984544p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13886
-------------------------------------   ----- 
End-of-path arrival time (ps)           13886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:final_kill_reg\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:final_kill_reg\/q         macrocell33    1250   1250  984544  RISE       1
\PWM_7:PWMUDB:status_5\/main_0          macrocell37    2284   3534  984544  RISE       1
\PWM_7:PWMUDB:status_5\/q               macrocell37    3350   6884  984544  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_5  statusicell8   7003  13886  984544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984614p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell23     1250   1250  981336  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2616   3866  984614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984616p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell23     1250   1250  981336  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2614   3864  984616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984631p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell35      1250   1250  981351  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   2599   3849  984631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984634p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell35      1250   1250  981351  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   2596   3846  984634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984691p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  981411  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2539   3789  984691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984693p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  981411  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2537   3787  984693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984906p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell31      1250   1250  981626  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   2324   3574  984906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984939p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell31      1250   1250  981626  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   2291   3541  984939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:final_kill_reg\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 985714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12716
-------------------------------------   ----- 
End-of-path arrival time (ps)           12716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:final_kill_reg\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:final_kill_reg\/q         macrocell33    1250   1250  984544  RISE       1
\PWM_7:PWMUDB:status_5\/main_0          macrocell37    2284   3534  984544  RISE       1
\PWM_7:PWMUDB:status_5\/q               macrocell37    3350   6884  984544  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_5  statusicell7   5833  12716  985714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_977/main_1
Capture Clock  : Net_977/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  985775  RISE       1
Net_977/main_1                         macrocell7      3535  10715  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_977/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1019/main_1
Capture Clock  : Net_1019/clock_0
Path slack     : 985793p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  985793  RISE       1
Net_1019/main_1                        macrocell2       3517  10697  985793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_949/main_1
Capture Clock  : Net_949/clock_0
Path slack     : 985821p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  985821  RISE       1
Net_949/main_1                         macrocell5      3489  10669  985821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1063/main_1
Capture Clock  : Net_1063/clock_0
Path slack     : 986310p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10180
-------------------------------------   ----- 
End-of-path arrival time (ps)           10180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986310  RISE       1
Net_1063/main_1                        macrocell4      3000  10180  986310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 986314p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           10176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  986314  RISE       1
\PWM_3:PWMUDB:status_0\/main_1         macrocell20     2996  10176  986314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 986314p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           10176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986310  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell12     2996  10176  986314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 986322p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  986314  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0     macrocell18     2988  10168  986322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_991/main_1
Capture Clock  : Net_991/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  986402  RISE       1
Net_991/main_1                         macrocell8       2908  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  986402  RISE       1
Net_1005/main_1                        macrocell1       2908  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 986406p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  986402  RISE       1
\PWM_5:PWMUDB:status_0\/main_1         macrocell28      2904  10084  986406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 986406p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  986402  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_0     macrocell30      2904  10084  986406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 986420p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10070
-------------------------------------   ----- 
End-of-path arrival time (ps)           10070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  986402  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  986402  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0     macrocell26      2890  10070  986420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 986420p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10070
-------------------------------------   ----- 
End-of-path arrival time (ps)           10070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  986402  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  986402  RISE       1
\PWM_6:PWMUDB:status_0\/main_1         macrocell32      2890  10070  986420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 986438p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986310  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986310  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell10     2872  10052  986438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_963/main_1
Capture Clock  : Net_963/clock_0
Path slack     : 986474p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  986314  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  986314  RISE       1
Net_963/main_1                         macrocell6      2836  10016  986474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 986687p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  983558  RISE       1
\PWM_8:PWMUDB:status_0\/main_1         macrocell40      2623   9803  986687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 986696p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9794
-------------------------------------   ---- 
End-of-path arrival time (ps)           9794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  983558  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  983558  RISE       1
\PWM_8:PWMUDB:prevCompare1\/main_0     macrocell38      2614   9794  986696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 986701p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  985775  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0     macrocell22     2609   9789  986701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 986706p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9784
-------------------------------------   ---- 
End-of-path arrival time (ps)           9784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  985793  RISE       1
\PWM_7:PWMUDB:status_0\/main_1         macrocell36      2604   9784  986706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 986710p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  985821  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell14     2600   9780  986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 986712p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  985775  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  985775  RISE       1
\PWM_4:PWMUDB:status_0\/main_1         macrocell24     2598   9778  986712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 986719p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9771
-------------------------------------   ---- 
End-of-path arrival time (ps)           9771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  985821  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  985821  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell16     2591   9771  986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 986719p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9771
-------------------------------------   ---- 
End-of-path arrival time (ps)           9771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  985793  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  985793  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_0     macrocell34      2591   9771  986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:final_kill_reg\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986891p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11539
-------------------------------------   ----- 
End-of-path arrival time (ps)           11539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:final_kill_reg\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:final_kill_reg\/q         macrocell17    1250   1250  986891  RISE       1
\PWM_3:PWMUDB:status_5\/main_0          macrocell21    2297   3547  986891  RISE       1
\PWM_3:PWMUDB:status_5\/q               macrocell21    3350   6897  986891  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_5  statusicell3   4643  11539  986891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987009p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  987009  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2300   3550  987009  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6900  987009  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell1   4521  11421  987009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987888p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10542
-------------------------------------   ----- 
End-of-path arrival time (ps)           10542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  987009  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2300   3550  987009  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6900  987009  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell2   3642  10542  987888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988483p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  975818  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  975818  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell5     4667   9947  988483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988483p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  975818  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  975818  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_2  statusicell6     4667   9947  988483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988517p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  976656  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  976656  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_2  statusicell8     4633   9913  988517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:final_kill_reg\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988596p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9834
-------------------------------------   ---- 
End-of-path arrival time (ps)           9834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:final_kill_reg\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:final_kill_reg\/q         macrocell25    1250   1250  988596  RISE       1
\PWM_5:PWMUDB:status_5\/main_0          macrocell29    2297   3547  988596  RISE       1
\PWM_5:PWMUDB:status_5\/q               macrocell29    3350   6897  988596  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_5  statusicell6   2938   9834  988596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:final_kill_reg\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988629p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9801
-------------------------------------   ---- 
End-of-path arrival time (ps)           9801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:final_kill_reg\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:final_kill_reg\/q         macrocell25    1250   1250  988596  RISE       1
\PWM_5:PWMUDB:status_5\/main_0          macrocell29    2297   3547  988596  RISE       1
\PWM_5:PWMUDB:status_5\/q               macrocell29    3350   6897  988596  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_5  statusicell5   2904   9801  988629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  975984  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  975984  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4502   9782  988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988671p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  975997  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  975997  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_2  statusicell7     4479   9759  988671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988683p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    4467   9747  988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988826p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976134  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976134  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell3    4324   9604  988826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988845p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976528  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976528  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4305   9585  988845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:final_kill_reg\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989225p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:final_kill_reg\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:final_kill_reg\/q         macrocell17    1250   1250  986891  RISE       1
\PWM_3:PWMUDB:status_5\/main_0          macrocell21    2297   3547  986891  RISE       1
\PWM_3:PWMUDB:status_5\/q               macrocell21    3350   6897  986891  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_5  statusicell4   2308   9205  989225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1019/main_0
Capture Clock  : Net_1019/clock_0
Path slack     : 990657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  990657  RISE       1
Net_1019/main_0                           macrocell2      3253   5833  990657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_977/main_0
Capture Clock  : Net_977/clock_0
Path slack     : 990676p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  990676  RISE       1
Net_977/main_0                            macrocell7     3234   5814  990676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_977/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 990792p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  990792  RISE       1
\PWM_8:PWMUDB:runmode_enable\/main_0      macrocell39     3118   5698  990792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 991077p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  991077  RISE       1
\PWM_6:PWMUDB:runmode_enable\/main_0      macrocell31    2833   5413  991077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  991077  RISE       1
Net_1005/main_0                           macrocell1     2813   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 991246p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  991246  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell27    2664   5244  991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_991/main_0
Capture Clock  : Net_991/clock_0
Path slack     : 991250p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  991246  RISE       1
Net_991/main_0                            macrocell8     2660   5240  991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_949/main_0
Capture Clock  : Net_949/clock_0
Path slack     : 991342p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  991342  RISE       1
Net_949/main_0                            macrocell5     2568   5148  991342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 991352p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  991342  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell15    2558   5138  991352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1063/main_0
Capture Clock  : Net_1063/clock_0
Path slack     : 991354p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991354  RISE       1
Net_1063/main_0                           macrocell4     2556   5136  991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 991354p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  991354  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell19    2556   5136  991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_963/main_0
Capture Clock  : Net_963/clock_0
Path slack     : 991361p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  991354  RISE       1
Net_963/main_0                            macrocell6     2549   5129  991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 991361p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991354  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell11    2549   5129  991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 991574p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  990657  RISE       1
\PWM_7:PWMUDB:runmode_enable\/main_0      macrocell35     2336   4916  991574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 991604p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  990676  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell23    2306   4886  991604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1033/main_0
Capture Clock  : Net_1033/clock_0
Path slack     : 991648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  990792  RISE       1
Net_1033/main_0                           macrocell3      2262   4842  991648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:prevCompare1\/q
Path End       : \PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  992940  RISE       1
\PWM_8:PWMUDB:status_0\/main_0  macrocell40   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  992941  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell28   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:prevCompare1\/q
Path End       : \PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  992942  RISE       1
\PWM_6:PWMUDB:status_0\/main_0  macrocell32   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  992943  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell16   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:prevCompare1\/q
Path End       : \PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  992955  RISE       1
\PWM_7:PWMUDB:status_0\/main_0  macrocell36   2285   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  992956  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell24   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  993001  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell20   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 993002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  993002  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell12   2238   3488  993002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994854p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell28    1250   1250  994854  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2326   3576  994854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994857p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell16    1250   1250  994857  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  994857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:status_0\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994857p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_5_6_clk:R#1 vs. PWM_5_6_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:status_0\/q               macrocell32    1250   1250  994857  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  994857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:status_0\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994864p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:status_0\/q               macrocell40    1250   1250  994864  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2316   3566  994864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:status_0\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994869p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_7_8_clk:R#1 vs. PWM_7_8_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:status_0\/q               macrocell36    1250   1250  994869  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2311   3561  994869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994872p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell24    1250   1250  994872  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2308   3558  994872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994911p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_1_2_clk:R#1 vs. PWM_1_2_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3519
-------------------------------------   ---- 
End-of-path arrival time (ps)           3519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell12    1250   1250  994911  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2269   3519  994911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994928p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_3_4_clk:R#1 vs. PWM_3_4_clk:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell20    1250   1250  994928  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2252   3502  994928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

