Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 15:01:13 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/iir_sos16/iir_sos16_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 1.275ns (43.206%)  route 1.676ns (56.794%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 6.680 - 4.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 1.158ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.055ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=9158, routed)        2.278     3.215    Sum1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X209Y382       FDRE                                         r  Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y382       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.294 r  Sum1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/Q
                         net (fo=1, routed)           0.195     3.489    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/Q[11]
    SLICE_X211Y378       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.524 r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0/O
                         net (fo=1, routed)           0.148     3.672    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0_n_0
    SLICE_X211Y381       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.820 r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0/O
                         net (fo=1, routed)           0.058     3.878    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0_n_0
    SLICE_X211Y381       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     4.026 r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0/O
                         net (fo=1, routed)           0.088     4.114    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0_n_0
    SLICE_X211Y381       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.210 r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__0/O
                         net (fo=4, routed)           0.140     4.350    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X210Y380       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.450 r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__0/O
                         net (fo=1, routed)           0.013     4.463    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X210Y380       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.655 r  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.681    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X210Y381       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.696 r  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.722    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X210Y382       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.737 r  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.763    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X210Y383       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.839 f  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.323     5.162    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X212Y382       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.320 f  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0/O
                         net (fo=1, routed)           0.216     5.536    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0_n_0
    SLICE_X212Y382       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.626 f  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0/O
                         net (fo=6, routed)           0.103     5.729    Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0_n_0
    SLICE_X211Y382       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.852 r  Sum1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__0/O
                         net (fo=13, routed)          0.314     6.166    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X210Y380       FDRE                                         r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=9158, routed)        2.033     6.680    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X210Y380       FDRE                                         r  Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.453     7.133    
                         clock uncertainty           -0.035     7.097    
    SLICE_X210Y380       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.023    Sum1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.023    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  0.857    




