Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 16:55:20 2023


Cell Usage:
GTP_CLKBUFG                   1 use
GTP_DFF                      27 uses
GTP_DFF_C                   199 uses
GTP_DFF_CE                  625 uses
GTP_DFF_E                    52 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                  172 uses
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_ISERDES                   5 uses
GTP_LUT1                      9 uses
GTP_LUT2                    205 uses
GTP_LUT3                    148 uses
GTP_LUT4                    169 uses
GTP_LUT5                    486 uses
GTP_LUT5CARRY               314 uses
GTP_LUT5M                   199 uses
GTP_MUX2LUT6                 95 uses
GTP_MUX2LUT7                 34 uses
GTP_MUX2LUT8                  9 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    2 uses
GTP_ROM32X1                   2 uses

I/O ports: 30
GTP_INBUF                  19 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 7 uses

Mapping Summary:
Total LUTs: 1532 of 22560 (6.79%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1532
Total Registers: 1084 of 33840 (3.20%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 30 of 226 (13.27%)


Overview of Control Sets:

Number of unique control sets : 51

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 6        | 0                 6
  [6, 8)      | 2        | 0                 2
  [8, 10)     | 10       | 0                 10
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 26       | 3                 23
--------------------------------------------------------------
  The maximum fanout: 81
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 27
  NO              NO                YES                208
  NO              YES               NO                 0
  YES             NO                NO                 52
  YES             NO                YES                797
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ov5640_udp_pc_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ov5640_udp_pc                            | 1532     | 1084     | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 30     | 0           | 0           | 0            | 0        | 314           | 95           | 34           | 9            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 1        
| + u_clk_wiz_0                            | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_top                              | 1034     | 847      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 236           | 41           | 14           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                | 419      | 424      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 16           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                           | 211      | 278      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                           | 154      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                         | 54       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                           | 13       | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                      | 0        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                         | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                         | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                | 602      | 392      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 231           | 25           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                         | 57       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                           | 149      | 167      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                           | 396      | 193      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 181           | 22           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_i2c_cfg                              | 250      | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 21            | 47           | 20           | 9            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_i2c_dri                              | 91       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_img_data_pkt                         | 136      | 140      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + async_fifo_2048x8b_inst              | 110      | 107      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_async_fifo_2048x8b     | 110      | 107      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                 | 110      | 107      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_start_transfer_ctrl                  | 7        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                  
*************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                    Clock   Non-clock                                                                            
 Clock                                                                                       Period       Waveform            Type                  Loads       Loads  Sources                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                     8.0000       {0.0000 4.0000}     Declared                  0           2  {eth_rxc}                                                                 
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.0000       {2.6000 6.6000}     Generated (eth_rxc)       2           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1} 
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.0000       {4.0000 8.0000}     Generated (eth_rxc)     934           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 sys_clk                                                                                     20.0000      {0.0000 10.0000}    Declared                  0           1  {sys_clk}                                                                 
   sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred                                             20.0000      {0.0000 10.0000}    Generated (sys_clk)       6           0  {u_clk_wiz_0/u_pll_e3/CLKOUT0}                                            
 ov5640_udp_pc|cam_pclk                                                                      1000.0000    {0.0000 500.0000}   Declared                 76           0  {cam_pclk}                                                                
=================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               ov5640_udp_pc|cam_pclk                    
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk      1.0000 MHz    221.4839 MHz      1000.0000         4.5150        995.485
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    476.4173 MHz        20.0000         2.0990         17.901
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    157.6541 MHz         8.0000         6.3430          1.657
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     995.485       0.000              0             93
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    17.901       0.000              0              6
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.657       0.000              0           1700
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       0.740       0.000              0             93
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.184       0.000              0              6
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0           1700
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     997.150       0.000              0             50
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     5.147       0.000              0             59
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       2.400       0.000              0             50
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.181       0.000              0             59
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk                            499.102       0.000              0             76
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.380       0.000              0              6
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            934
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.299       5.684 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.289         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_8/I0 (GTP_LUT5)
                                   td                    0.185       6.474 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.027         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr [3]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_10/I0 (GTP_LUT3)
                                   td                    0.185       7.212 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.676         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.909 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.265 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.729         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N168/I1 (GTP_LUT5)
                                   td                    0.185       8.914 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.914         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N168
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.914         Logic Levels: 6  
                                                                                   Logic: 1.772ns(39.387%), Route: 2.727ns(60.613%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.414         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [0]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.712 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.712         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N650
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.742 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.742         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N651
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.772 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.772         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.802 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.802         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N653
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.832 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.832         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.862 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.862         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N655
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.892 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.892         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.922 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.922         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N657
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.952 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.952         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N658
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.188 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.829         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [10]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N7_10/I2 (GTP_LUT5)
                                   td                    0.258       7.087 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.087         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   7.087         Logic Levels: 4  
                                                                                   Logic: 1.361ns(50.936%), Route: 1.311ns(49.064%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.414         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [0]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.712 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.712         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N650
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.742 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.742         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N651
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.772 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.772         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.802 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.802         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N653
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.832 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.832         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.862 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.862         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N655
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.892 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.892         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.922 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.922         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N657
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.158 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.799         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N7_9/I3 (GTP_LUT5)
                                   td                    0.258       7.057 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.057         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.057         Logic Levels: 4  
                                                                                   Logic: 1.331ns(50.379%), Route: 1.311ns(49.621%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/dri_clk/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.278 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       3.971         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N555_5/I0 (GTP_LUT5)
                                   td                    0.312       4.283 f       u_i2c_dri/N555_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.747         u_i2c_dri/N555   
                                                                                   u_i2c_dri/dri_clk_ce_mux/I1 (GTP_LUT2)
                                   td                    0.185       4.932 r       u_i2c_dri/dri_clk_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.932         u_i2c_dri/_N9277 
                                                                           r       u_i2c_dri/dri_clk/D (GTP_DFF_C)

 Data arrival time                                                   4.932         Logic Levels: 2  
                                                                                   Logic: 0.826ns(41.654%), Route: 1.157ns(58.346%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553      22.949         clk_50m          
                                                                           r       u_i2c_dri/dri_clk/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.949                          
 clock uncertainty                                      -0.150      22.799                          

 Setup time                                              0.034      22.833                          

 Data required time                                                 22.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.833                          
 Data arrival time                                                   4.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.278 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       3.971         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N780[0]/I0 (GTP_LUT5)
                                   td                    0.312       4.283 f       u_i2c_dri/N780[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.283         u_i2c_dri/N780 [0]
                                                                           f       u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.283         Logic Levels: 1  
                                                                                   Logic: 0.641ns(48.051%), Route: 0.693ns(51.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553      22.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.949                          
 clock uncertainty                                      -0.150      22.799                          

 Setup time                                              0.034      22.833                          

 Data required time                                                 22.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.833                          
 Data arrival time                                                   4.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.278 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       3.971         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N780[1]/I0 (GTP_LUT5)
                                   td                    0.312       4.283 f       u_i2c_dri/N780[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.283         u_i2c_dri/N780 [3]
                                                                           f       u_i2c_dri/clk_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   4.283         Logic Levels: 1  
                                                                                   Logic: 0.641ns(48.051%), Route: 0.693ns(51.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553      22.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.949                          
 clock uncertainty                                      -0.150      22.799                          

 Setup time                                              0.034      22.833                          

 Data required time                                                 22.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.833                          
 Data arrival time                                                   4.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.272 f       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       3.965         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N9_sum1/I0 (GTP_LUT2)
                                   td                    0.215       4.180 f       u_i2c_dri/N9_sum1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.180         u_i2c_dri/N9 [1] 
                                                                           f       u_i2c_dri/clk_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.180         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.704%), Route: 0.693ns(56.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.949                          
 clock uncertainty                                       0.000       2.949                          

 Hold time                                               0.047       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   4.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.272 f       u_i2c_dri/clk_cnt[2]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       3.942         u_i2c_dri/clk_cnt [2]
                                                                                   u_i2c_dri/N9_sum2/I2 (GTP_LUT3)
                                   td                    0.246       4.188 f       u_i2c_dri/N9_sum2/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.188         u_i2c_dri/N9 [2] 
                                                                           f       u_i2c_dri/clk_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.188         Logic Levels: 1  
                                                                                   Logic: 0.569ns(45.924%), Route: 0.670ns(54.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.949                          
 clock uncertainty                                       0.000       2.949                          

 Hold time                                               0.047       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   4.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.272 f       u_i2c_dri/clk_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       3.913         u_i2c_dri/clk_cnt [3]
                                                                                   u_i2c_dri/N780[0]/I3 (GTP_LUT5)
                                   td                    0.324       4.237 f       u_i2c_dri/N780[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.237         u_i2c_dri/N780 [0]
                                                                           f       u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.237         Logic Levels: 1  
                                                                                   Logic: 0.647ns(50.233%), Route: 0.641ns(49.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        0.553       2.949         clk_50m          
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.949                          
 clock uncertainty                                       0.000       2.949                          

 Hold time                                               0.047       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   4.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_rx/cnt[1]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_eth_top/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       9.376         u_eth_top/u_udp/u_udp_rx/error_en
                                                                                   u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I0 (GTP_LUT5)
                                   td                    0.311       9.687 f       u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      10.292         u_eth_top/u_udp/u_udp_rx/_N6942
                                                                                   u_eth_top/u_udp/u_udp_rx/N326_1/I3 (GTP_LUT4)
                                   td                    0.185      10.477 r       u_eth_top/u_udp/u_udp_rx/N326_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.941         u_eth_top/_N7693 
                                                                                   u_eth_top/u_arp/u_arp_rx/N867_5/I3 (GTP_LUT5M)
                                   td                    0.300      11.241 f       u_eth_top/u_arp/u_arp_rx/N867_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      11.794         u_eth_top/_N7824 
                                                                                   u_eth_top/u_udp/u_udp_rx/N333_3/I3 (GTP_LUT5M)
                                   td                    0.300      12.094 f       u_eth_top/u_udp/u_udp_rx/N333_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      12.764         u_eth_top/u_udp/u_udp_rx/N333
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_5/I1 (GTP_LUT5)
                                   td                    0.185      12.949 r       u_eth_top/u_udp/u_udp_rx/N532_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.554         u_eth_top/u_udp/u_udp_rx/_N1022
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_14_3/I2 (GTP_LUT4)
                                   td                    0.185      13.739 r       u_eth_top/u_udp/u_udp_rx/N532_14_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605      14.344         u_eth_top/u_udp/u_udp_rx/_N1026
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_12_or[1]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.529 r       u_eth_top/u_udp/u_udp_rx/N532_12_or[1]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.529         u_eth_top/u_udp/u_udp_rx/N532 [1]
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[1]/D (GTP_DFF_CE)

 Data arrival time                                                  14.529         Logic Levels: 7  
                                                                                   Logic: 1.980ns(31.797%), Route: 4.247ns(68.203%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Setup time                                              0.034      16.186                          

 Data required time                                                 16.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.186                          
 Data arrival time                                                  14.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_rx/cnt[2]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_eth_top/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       9.376         u_eth_top/u_udp/u_udp_rx/error_en
                                                                                   u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I0 (GTP_LUT5)
                                   td                    0.311       9.687 f       u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      10.292         u_eth_top/u_udp/u_udp_rx/_N6942
                                                                                   u_eth_top/u_udp/u_udp_rx/N326_1/I3 (GTP_LUT4)
                                   td                    0.185      10.477 r       u_eth_top/u_udp/u_udp_rx/N326_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.941         u_eth_top/_N7693 
                                                                                   u_eth_top/u_arp/u_arp_rx/N867_5/I3 (GTP_LUT5M)
                                   td                    0.300      11.241 f       u_eth_top/u_arp/u_arp_rx/N867_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      11.794         u_eth_top/_N7824 
                                                                                   u_eth_top/u_udp/u_udp_rx/N333_3/I3 (GTP_LUT5M)
                                   td                    0.300      12.094 f       u_eth_top/u_udp/u_udp_rx/N333_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      12.764         u_eth_top/u_udp/u_udp_rx/N333
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_5/I1 (GTP_LUT5)
                                   td                    0.185      12.949 r       u_eth_top/u_udp/u_udp_rx/N532_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.554         u_eth_top/u_udp/u_udp_rx/_N1022
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_14_3/I2 (GTP_LUT4)
                                   td                    0.185      13.739 r       u_eth_top/u_udp/u_udp_rx/N532_14_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605      14.344         u_eth_top/u_udp/u_udp_rx/_N1026
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_12_or[2]_1/I4 (GTP_LUT5)
                                   td                    0.185      14.529 r       u_eth_top/u_udp/u_udp_rx/N532_12_or[2]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.529         u_eth_top/u_udp/u_udp_rx/N532 [2]
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[2]/D (GTP_DFF_CE)

 Data arrival time                                                  14.529         Logic Levels: 7  
                                                                                   Logic: 1.980ns(31.797%), Route: 4.247ns(68.203%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Setup time                                              0.034      16.186                          

 Data required time                                                 16.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.186                          
 Data arrival time                                                  14.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_rx/cnt[3]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_eth_top/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       9.376         u_eth_top/u_udp/u_udp_rx/error_en
                                                                                   u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I0 (GTP_LUT5)
                                   td                    0.311       9.687 f       u_eth_top/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      10.292         u_eth_top/u_udp/u_udp_rx/_N6942
                                                                                   u_eth_top/u_udp/u_udp_rx/N326_1/I3 (GTP_LUT4)
                                   td                    0.185      10.477 r       u_eth_top/u_udp/u_udp_rx/N326_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.941         u_eth_top/_N7693 
                                                                                   u_eth_top/u_arp/u_arp_rx/N867_5/I3 (GTP_LUT5M)
                                   td                    0.300      11.241 f       u_eth_top/u_arp/u_arp_rx/N867_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      11.794         u_eth_top/_N7824 
                                                                                   u_eth_top/u_udp/u_udp_rx/N333_3/I3 (GTP_LUT5M)
                                   td                    0.300      12.094 f       u_eth_top/u_udp/u_udp_rx/N333_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      12.764         u_eth_top/u_udp/u_udp_rx/N333
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_5/I1 (GTP_LUT5)
                                   td                    0.185      12.949 r       u_eth_top/u_udp/u_udp_rx/N532_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.554         u_eth_top/u_udp/u_udp_rx/_N1022
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_14_3/I2 (GTP_LUT4)
                                   td                    0.185      13.739 r       u_eth_top/u_udp/u_udp_rx/N532_14_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605      14.344         u_eth_top/u_udp/u_udp_rx/_N1026
                                                                                   u_eth_top/u_udp/u_udp_rx/N532_12_or[3]_4/I3 (GTP_LUT4)
                                   td                    0.185      14.529 r       u_eth_top/u_udp/u_udp_rx/N532_12_or[3]_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.529         u_eth_top/u_udp/u_udp_rx/N532 [3]
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[3]/D (GTP_DFF_CE)

 Data arrival time                                                  14.529         Logic Levels: 7  
                                                                                   Logic: 1.980ns(31.797%), Route: 4.247ns(68.203%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_rx/cnt[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Setup time                                              0.034      16.186                          

 Data required time                                                 16.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.186                          
 Data arrival time                                                  14.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[24]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip_t[24]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.625 f       u_eth_top/u_arp/u_arp_rx/src_ip_t[24]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       9.089         u_eth_top/u_arp/u_arp_rx/src_ip_t [24]
                                                                           f       u_eth_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)

 Data arrival time                                                   9.089         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                       0.000       8.302                          

 Hold time                                               0.047       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   9.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[25]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip_t[25]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.625 f       u_eth_top/u_arp/u_arp_rx/src_ip_t[25]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       9.089         u_eth_top/u_arp/u_arp_rx/src_ip_t [25]
                                                                           f       u_eth_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)

 Data arrival time                                                   9.089         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                       0.000       8.302                          

 Hold time                                               0.047       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   9.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[26]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[26]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip_t[26]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.625 f       u_eth_top/u_arp/u_arp_rx/src_ip_t[26]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       9.089         u_eth_top/u_arp/u_arp_rx/src_ip_t [26]
                                                                           f       u_eth_top/u_arp/u_arp_rx/src_ip[26]/D (GTP_DFF_CE)

 Data arrival time                                                   9.089         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                       0.000       8.302                          

 Hold time                                               0.047       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   9.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N95/I1 (GTP_LUT3)
                                   td                    0.223       5.660 r       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      1.437       7.097         u_img_data_pkt/N95
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.097         Logic Levels: 1  
                                                                                   Logic: 0.552ns(20.582%), Route: 2.130ns(79.418%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   7.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N95/I1 (GTP_LUT3)
                                   td                    0.228       5.665 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923       6.588         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.588         Logic Levels: 1  
                                                                                   Logic: 0.557ns(25.633%), Route: 1.616ns(74.367%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N95/I1 (GTP_LUT3)
                                   td                    0.228       5.665 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923       6.588         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.588         Logic Levels: 1  
                                                                                   Logic: 0.557ns(25.633%), Route: 1.616ns(74.367%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 cam_pclk                                                0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    1002.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196    1004.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/img_vsync_d2/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_img_data_pkt/img_vsync_d2
                                                                                   u_img_data_pkt/N95/I2 (GTP_LUT3)
                                   td                    0.233       5.641 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923       6.564         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.564         Logic Levels: 1  
                                                                                   Logic: 0.556ns(25.872%), Route: 1.593ns(74.128%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/img_vsync_d2/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_img_data_pkt/img_vsync_d2
                                                                                   u_img_data_pkt/N95/I2 (GTP_LUT3)
                                   td                    0.233       5.641 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923       6.564         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.564         Logic Levels: 1  
                                                                                   Logic: 0.556ns(25.872%), Route: 1.593ns(74.128%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/img_vsync_d2/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_img_data_pkt/img_vsync_d2/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_img_data_pkt/img_vsync_d2
                                                                                   u_img_data_pkt/N95/I2 (GTP_LUT3)
                                   td                    0.233       5.641 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923       6.564         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.564         Logic Levels: 1  
                                                                                   Logic: 0.556ns(25.872%), Route: 1.593ns(74.128%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_cam_pclk      
                                                                                   cam_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       cam_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=76)       2.196       4.415         cam_pclk_g       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.272         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.540 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923      10.463         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  10.463         Logic Levels: 1  
                                                                                   Logic: 0.597ns(27.626%), Route: 1.564ns(72.374%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Recovery time                                          -0.542      15.610                          

 Data required time                                                 15.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.610                          
 Data arrival time                                                  10.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.272         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.540 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923      10.463         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  10.463         Logic Levels: 1  
                                                                                   Logic: 0.597ns(27.626%), Route: 1.564ns(72.374%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Recovery time                                          -0.542      15.610                          

 Data required time                                                 15.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.610                          
 Data arrival time                                                  10.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       8.631 r       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.272         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.540 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923      10.463         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  10.463         Logic Levels: 1  
                                                                                   Logic: 0.597ns(27.626%), Route: 1.564ns(72.374%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906      16.302         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.302                          
 clock uncertainty                                      -0.150      16.152                          

 Recovery time                                          -0.542      15.610                          

 Data required time                                                 15.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.610                          
 Data arrival time                                                  10.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.323       8.625 f       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.266         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.534 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      1.437      10.971         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.971         Logic Levels: 1  
                                                                                   Logic: 0.591ns(22.143%), Route: 2.078ns(77.857%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      2.420       8.816         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.816                          
 clock uncertainty                                       0.000       8.816                          

 Removal time                                           -0.026       8.790                          

 Data required time                                                  8.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.790                          
 Data arrival time                                                  10.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.323       8.625 f       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.266         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.534 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923      10.457         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  10.457         Logic Levels: 1  
                                                                                   Logic: 0.591ns(27.425%), Route: 1.564ns(72.575%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                       0.000       8.302                          

 Removal time                                           -0.251       8.051                          

 Data required time                                                  8.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.051                          
 Data arrival time                                                  10.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_start_transfer_ctrl/transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.323       8.625 f       u_start_transfer_ctrl/transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       9.266         transfer_flag    
                                                                                   u_img_data_pkt/N95/I0 (GTP_LUT3)
                                   td                    0.268       9.534 f       u_img_data_pkt/N95/Z (GTP_LUT3)
                                   net (fanout=109)      0.923      10.457         u_img_data_pkt/N95
                                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  10.457         Logic Levels: 1  
                                                                                   Logic: 0.591ns(27.425%), Route: 1.564ns(72.575%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      1.906       8.302         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                       0.000       8.302                          

 Removal time                                           -0.251       8.051                          

 Data required time                                                  8.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.051                          
 Data arrival time                                                  10.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      2.533       5.028         eth_rx_clk       
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.710 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.801         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/stx_ctr
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803       9.604 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.604         eth_tx_ctl       
 eth_tx_ctl                                                                f       eth_tx_ctl (port)

 Data arrival time                                                   9.604         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      2.533       5.028         eth_rx_clk       
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.710 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.801         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [0]
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/I (GTP_OUTBUFT)
                                   td                    2.803       9.604 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.604         nt_eth_txd[0]    
 eth_txd[0]                                                                f       eth_txd[0] (port)

 Data arrival time                                                   9.604         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=934)      2.533       5.028         eth_rx_clk       
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.710 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.801         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [1]
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.803       9.604 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.604         nt_eth_txd[1]    
 eth_txd[1]                                                                f       eth_txd[1] (port)

 Data arrival time                                                   9.604         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[2]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{ov5640_udp_pc|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.380     500.000         0.620           Low Pulse Width                           u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[1]/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/compile/ov5640_udp_pc_comp.adf               
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/ov5640_udp_pc.fdc                            
| Output     | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/ov5640_udp_pc_syn.adf             
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/ov5640_udp_pc_syn.vm              
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/ov5640_udp_pc_controlsets.txt     
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/snr.db                            
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/ov5640_udp_pc.snr                 
+-----------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 316 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:8s
