#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Apr 25 13:35:24 2025
# Process ID: 20960
# Current directory: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22700 C:\DevWorks\Robot_Car_Pwm\Vivado\PWM_Car\PWM_Car.xpr
# Log file: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/vivado.log
# Journal file: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car\vivado.jou
# Running On        :5CD322B2FW
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :1073 MB
# Total Virtual     :17516 MB
# Available Virtual :5807 MB
#-----------------------------------------------------------
start_gui
open_project C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
import_files -norecurse C:/Users/12302157/Downloads/speedsensor.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference speedsensor speedsensor_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins speedsensor_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
set_property location {0.5 -11 204} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins speedsensor_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_3/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_rtl_1]
endgroup
delete_bd_objs [get_bd_ports reset_rtl]
startgroup
make_bd_pins_external  [get_bd_pins speedsensor_0/speed_sensor_D0]
endgroup
create_bd_cell -type module -reference speedsensor speedsensor_1
create_bd_cell -type module -reference speedsensor speedsensor_2
create_bd_cell -type module -reference speedsensor speedsensor_3
connect_bd_net [get_bd_pins speedsensor_3/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins speedsensor_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins speedsensor_2/clk] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins speedsensor_1/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins speedsensor_2/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins speedsensor_3/speed_sensor_D0]
endgroup
save_bd_design
update_compile_order -fileset sources_1
group_bd_cells M1 [get_bd_cells speedsensor_1] [get_bd_cells axi_timer_0]
regenerate_bd_layout
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
save_bd_design
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/imports/Downloads/speedsensor.vhd] -no_script -reset -force -quiet
remove_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/imports/Downloads/speedsensor.vhd
file delete -force C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/imports/Downloads/speedsensor.vhd
create_peripheral xilinx.com user SpeedSensor 1.0 -dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SpeedSensor:1.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core xilinx.com:user:SpeedSensor:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SpeedSensor:1.0]
set_property  ip_repo_paths  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo/SpeedSensor_1_0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SpeedSensor_v1_0 -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0/src C:/Users/12302157/Downloads/speedsensor.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0/component.xml
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_1_0\xilinx.com_user_SpeedSensor_1.0.zip} [ipx::current_core]
current_project PWM_Car
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_0
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_0]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_SpeedSensor_v1_0
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_1_0\xilinx.com_user_SpeedSensor_1.0.zip} [ipx::current_core]
current_project PWM_Car
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_SpeedSensor_v1_0
startgroup
current_project PWM_Car
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_1
endgroup
set_property location {2 583 331} [get_bd_cells SpeedSensor_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_3
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSensor_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSensor_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSensor_2/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSensor_3/clk]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins SpeedSensor_0/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSensor_1/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSensor_2/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSensor_3/speed_sensor_D0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_2/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_3/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_3/S_AXI]
endgroup
current_project edit_SpeedSensor_v1_0
current_project PWM_Car
update_ip_catalog -rebuild
delete_bd_objs [get_bd_nets speed_sensor_D0_2_1] [get_bd_cells SpeedSensor_2]
delete_bd_objs [get_bd_nets speed_sensor_D0_0_1] [get_bd_cells SpeedSensor_0]
delete_bd_objs [get_bd_nets speed_sensor_D0_1_1] [get_bd_cells SpeedSensor_1]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets speed_sensor_D0_3_1] [get_bd_cells SpeedSensor_3]
delete_bd_objs [get_bd_ports speed_sensor_D0_2]
delete_bd_objs [get_bd_ports speed_sensor_D0_1]
delete_bd_objs [get_bd_ports speed_sensor_D0_0]
delete_bd_objs [get_bd_ports speed_sensor_D0_3]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
set_property location {1 92 475} [get_bd_cells clk_wiz]
save_bd_design
current_project edit_SpeedSensor_v1_0
current_project PWM_Car
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor:1.0 SpeedSensor_0
endgroup
current_project edit_SpeedSensor_v1_0
current_project PWM_Car
ipx::edit_ip_in_project -upgrade true -name SpeedSensor_v1_0_project -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.tmp/SpeedSensor_v1_0_project c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0/component.xml
update_compile_order -fileset sources_1
close_project
current_project PWM_Car
delete_bd_objs [get_bd_cells SpeedSensor_0]
current_project edit_SpeedSensor_v1_0
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_1_0\xilinx.com_user_SpeedSensor_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
save_bd_design
