diff --git a/.vscode/c_cpp_properties.json b/.vscode/c_cpp_properties.json
new file mode 100644
index 0000000..d482c3c
--- /dev/null
+++ b/.vscode/c_cpp_properties.json
@@ -0,0 +1,17 @@
+{
+    "configurations": [
+        {
+            "name": "Linux",
+            "includePath": [
+                "${workspaceFolder}/**",
+                "${workspaceFolder}/src/**"
+            ],
+            "defines": [],
+            "compilerPath": "/usr/lib64/ccache/clang",
+            "cStandard": "c11",
+            "cppStandard": "c++14",
+            "intelliSenseMode": "linux-clang-x64"
+        }
+    ],
+    "version": 4
+}
\ No newline at end of file
diff --git a/.vscode/settings.json b/.vscode/settings.json
new file mode 100644
index 0000000..24a1fbd
--- /dev/null
+++ b/.vscode/settings.json
@@ -0,0 +1,63 @@
+{
+    "C_Cpp.errorSquiggles": "disabled",
+    "files.associations": {
+        "cctype": "cpp",
+        "clocale": "cpp",
+        "cmath": "cpp",
+        "csetjmp": "cpp",
+        "csignal": "cpp",
+        "cstdarg": "cpp",
+        "cstddef": "cpp",
+        "cstdio": "cpp",
+        "cstdlib": "cpp",
+        "cstring": "cpp",
+        "ctime": "cpp",
+        "cwchar": "cpp",
+        "cwctype": "cpp",
+        "array": "cpp",
+        "atomic": "cpp",
+        "hash_map": "cpp",
+        "strstream": "cpp",
+        "*.tcc": "cpp",
+        "bitset": "cpp",
+        "chrono": "cpp",
+        "cinttypes": "cpp",
+        "complex": "cpp",
+        "condition_variable": "cpp",
+        "cstdint": "cpp",
+        "deque": "cpp",
+        "forward_list": "cpp",
+        "list": "cpp",
+        "unordered_map": "cpp",
+        "unordered_set": "cpp",
+        "vector": "cpp",
+        "exception": "cpp",
+        "fstream": "cpp",
+        "functional": "cpp",
+        "initializer_list": "cpp",
+        "iomanip": "cpp",
+        "iosfwd": "cpp",
+        "iostream": "cpp",
+        "istream": "cpp",
+        "limits": "cpp",
+        "mutex": "cpp",
+        "new": "cpp",
+        "ostream": "cpp",
+        "numeric": "cpp",
+        "ratio": "cpp",
+        "sstream": "cpp",
+        "stdexcept": "cpp",
+        "streambuf": "cpp",
+        "system_error": "cpp",
+        "thread": "cpp",
+        "cfenv": "cpp",
+        "regex": "cpp",
+        "tuple": "cpp",
+        "type_traits": "cpp",
+        "utility": "cpp",
+        "typeindex": "cpp",
+        "typeinfo": "cpp",
+        "valarray": "cpp",
+        "*.inc": "cpp"
+    }
+}
\ No newline at end of file
diff --git a/astar/config.ini b/astar/config.ini
new file mode 100644
index 0000000..2be1e1f
--- /dev/null
+++ b/astar/config.ini
@@ -0,0 +1,1468 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.cpu.dcache.compressor
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=131072
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=128
+eventq_index=0
+size=131072
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.cpu.icache.compressor
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=131072
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=128
+eventq_index=0
+size=131072
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross /home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/lake.cfg
+cwd=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=lake.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.l2.compressor
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=4194304
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=128
+eventq_index=0
+size=4194304
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/astar/config.json b/astar/config.json
new file mode 100644
index 0000000..466be23
--- /dev/null
+++ b/astar/config.json
@@ -0,0 +1,1996 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/lake.cfg"
+                        ],
+                        "cwd": "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "lake.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": {
+                        "type": "FPC",
+                        "cxx_class": "gem5::compression::FPC",
+                        "name": "compressor",
+                        "path": "system.cpu.dcache.compressor",
+                        "block_size": 64,
+                        "chunk_size_bits": 32,
+                        "comp_chunks_per_cycle": 8,
+                        "comp_extra_latency": 1,
+                        "decomp_chunks_per_cycle": 4,
+                        "decomp_extra_latency": 1,
+                        "dictionary_size": 1,
+                        "eventq_index": 0,
+                        "size_threshold_percentage": 50,
+                        "zero_run_bits": 3
+                    },
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "CompressedTags",
+                        "cxx_class": "gem5::CompressedTags",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 128,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 128,
+                            "eventq_index": 0,
+                            "size": 131072
+                        },
+                        "max_compression_ratio": 2,
+                        "num_blocks_per_sector": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 131072,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": {
+                        "type": "FPC",
+                        "cxx_class": "gem5::compression::FPC",
+                        "name": "compressor",
+                        "path": "system.cpu.icache.compressor",
+                        "block_size": 64,
+                        "chunk_size_bits": 32,
+                        "comp_chunks_per_cycle": 8,
+                        "comp_extra_latency": 1,
+                        "decomp_chunks_per_cycle": 4,
+                        "decomp_extra_latency": 1,
+                        "dictionary_size": 1,
+                        "eventq_index": 0,
+                        "size_threshold_percentage": 50,
+                        "zero_run_bits": 3
+                    },
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "CompressedTags",
+                        "cxx_class": "gem5::CompressedTags",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 128,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 128,
+                            "eventq_index": 0,
+                            "size": 131072
+                        },
+                        "max_compression_ratio": 2,
+                        "num_blocks_per_sector": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 131072,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": {
+                "type": "FPC",
+                "cxx_class": "gem5::compression::FPC",
+                "name": "compressor",
+                "path": "system.l2.compressor",
+                "block_size": 64,
+                "chunk_size_bits": 32,
+                "comp_chunks_per_cycle": 8,
+                "comp_extra_latency": 1,
+                "decomp_chunks_per_cycle": 4,
+                "decomp_extra_latency": 1,
+                "dictionary_size": 1,
+                "eventq_index": 0,
+                "size_threshold_percentage": 50,
+                "zero_run_bits": 3
+            },
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "CompressedTags",
+                "cxx_class": "gem5::CompressedTags",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 128,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 128,
+                    "eventq_index": 0,
+                    "size": 4194304
+                },
+                "max_compression_ratio": 2,
+                "num_blocks_per_sector": 2,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 4194304,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/astar/fs/proc/cpuinfo b/astar/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/astar/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/astar/fs/proc/stat b/astar/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/astar/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/astar/fs/sys/devices/system/cpu/online b/astar/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/astar/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/astar/fs/sys/devices/system/cpu/possible b/astar/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/astar/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/astar/inp.out b/astar/inp.out
new file mode 100644
index 0000000..3148e59
--- /dev/null
+++ b/astar/inp.out
@@ -0,0 +1,7 @@
+
+MCF SPEC CPU2006 version 1.10
+Copyright (c) 1998-2000 Zuse Institut Berlin (ZIB)
+Copyright (c) 2000-2002 Andreas Loebel & ZIB
+Copyright (c) 2003-2005 Andreas Loebel
+
+read error, exit
diff --git a/astar/lake.out b/astar/lake.out
new file mode 100644
index 0000000..e69de29
diff --git a/astar/lbm.out b/astar/lbm.out
new file mode 100644
index 0000000..e69de29
diff --git a/astar/ref.out b/astar/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/astar/stats.txt b/astar/stats.txt
new file mode 100644
index 0000000..c7add03
--- /dev/null
+++ b/astar/stats.txt
@@ -0,0 +1,1101 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.009938                       # Number of seconds simulated (Second)
+simTicks                                   9937681500                       # Number of ticks simulated (Tick)
+finalTick                                  9937681500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     35.71                       # Real time elapsed on the host (Second)
+hostTickRate                                278318157                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8739540                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       10820427                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   280062                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     303039                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                         19875363                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            10820427                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                      92118                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                               1.987536                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.503135                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        6854129     63.34%     63.34% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult        431486      3.99%     67.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              5      0.00%     67.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd         6710      0.06%     67.39% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            1      0.00%     67.39% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt        12269      0.11%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult           10      0.00%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc           17      0.00%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv         1155      0.01%     67.52% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc         6714      0.06%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            18      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            18      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            16      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             4      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           16      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead       2657427     24.56%     92.14% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite       850428      7.86%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        10820427                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                 1558330                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted           1362255                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect             30591                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups               875567                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                  873067                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.997145                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                   86440                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect               1665                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             389                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                 66                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              323                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted          139                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data        3469240                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total           3469240                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data       3469286                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total          3469286                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data        45602                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total           45602                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data        45609                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total          45609                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data   2129985000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total   2129985000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data   2129985000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total   2129985000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data      3514842                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total       3514842                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data      3514895                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total      3514895                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.012974                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.012974                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.012976                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.012976                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 46708.148765                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 46708.148765                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 46700.980070                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 46700.980070                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks        35020                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total             35020                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data         7456                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total          7456                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data         7456                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total         7456                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data        38146                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total        38146                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data        38153                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total        38153                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data   1613661000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total   1613661000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data   1613973500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total   1613973500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.010853                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.010853                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.010855                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.010855                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 42302.233524                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 42302.233524                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 42302.662962                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 42302.662962                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                  29791                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           65                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           65                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        72500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total        72500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.015152                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.015152                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        72500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total        72500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        71500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        71500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.015152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.015152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        71500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        71500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data      2655563                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total         2655563                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data         9768                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total          9768                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data    279947500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total    279947500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data      2665331                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total      2665331                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.003665                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.003665                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 28659.653972                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 28659.653972                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data          100                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total          100                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data         9668                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total         9668                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    268066500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total    268066500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003627                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.003627                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 27727.192801                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 27727.192801                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data           46                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total            46                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            7                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            7                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           53                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           53                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.132075                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.132075                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            7                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            7                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       312500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       312500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.132075                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.132075                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 44642.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 44642.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           66                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           66                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           66                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           66                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data        14334                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total        14334                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data    455843000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total    455843000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data        14334                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total        14334                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31801.520859                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31801.520859                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        14334                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total        14334                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data    441509000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total    441509000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30801.520859                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30801.520859                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data       813677                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total         813677                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data        21500                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total        21500                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data   1394194500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total   1394194500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data       835177                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total       835177                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.025743                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.025743                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 64846.255814                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 64846.255814                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data         7356                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total         7356                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data        14144                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total        14144                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    904085500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total    904085500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016935                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.016935                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63920.072115                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63920.072115                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.compressor.compressions        23820                       # Total number of compressions (Count)
+system.cpu.dcache.compressor.failedCompressions         4492                       # Total number of failed compressions (Count)
+system.cpu.dcache.compressor.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.cpu.dcache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.cpu.dcache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.cpu.dcache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.cpu.dcache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.cpu.dcache.compressor.compressionSize::16        16494                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.cpu.dcache.compressor.compressionSize::32            7                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.cpu.dcache.compressor.compressionSize::64           97                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.cpu.dcache.compressor.compressionSize::128          278                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.cpu.dcache.compressor.compressionSize::256         2452                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.cpu.dcache.compressor.compressionSize::512         4492                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.cpu.dcache.compressor.compressionSizeBits      3073470                       # Total compressed data size (Bit)
+system.cpu.dcache.compressor.avgCompressionSizeBits   129.028967                       # Average compression size ((Bit/Count))
+system.cpu.dcache.compressor.decompressions      1837850                       # Total number of decompressions (Count)
+system.cpu.dcache.compressor.patterns::ZERO_RUN       294497                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.cpu.dcache.compressor.patterns::SignExtended4Bits         9610                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.cpu.dcache.compressor.patterns::SignExtended1Byte         9794                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.cpu.dcache.compressor.patterns::SignExtendedHalfword        20870                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.cpu.dcache.compressor.patterns::ZeroPaddedHalfword         5234                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.cpu.dcache.compressor.patterns::SignExtendedTwoHalfwords         1110                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.cpu.dcache.compressor.patterns::RepBytes         6324                       # Number of data entries that match pattern RepBytes (Count)
+system.cpu.dcache.compressor.patterns::Uncompressed        33681                       # Number of data entries that match pattern Uncompressed (Count)
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1015.117759                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs              3507571                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs              38154                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs              91.931934                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1477.999072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.721679                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.721679                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1356                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::2          395                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::3          927                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024     0.662109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses            7068208                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses          14098262                       # Number of data accesses (Count)
+system.cpu.dcache.tags.evictionsReplacement::0         8363                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.cpu.dcache.tags.evictionsReplacement::1        22784                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.cpu.dcache.tags.evictionsReplacement::2         7007                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             5646844                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions               37721                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions            2482806                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions            416398                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        3165806                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           3165806                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       3165806                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          3165806                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst        38158                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total           38158                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst        38158                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total          38158                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst    588813000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total    588813000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst    588813000                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total    588813000                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      3203964                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       3203964                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      3203964                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      3203964                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.011910                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.011910                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.011910                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.011910                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 15430.918811                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 15430.918811                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 15430.918811                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 15430.918811                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks        37485                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total             37485                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst        38158                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total        38158                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst        38158                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total        38158                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst    550655000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total    550655000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst    550655000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total    550655000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.011910                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.011910                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.011910                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.011910                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 14430.918811                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 14430.918811                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 14430.918811                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 14430.918811                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                  37485                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      3165806                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         3165806                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst        38158                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total         38158                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst    588813000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total    588813000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      3203964                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      3203964                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.011910                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.011910                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 15430.918811                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 15430.918811                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst        38158                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total        38158                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    550655000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total    550655000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011910                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.011910                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 14430.918811                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 14430.918811                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.compressor.compressions        38158                       # Total number of compressions (Count)
+system.cpu.icache.compressor.failedCompressions        38158                       # Total number of failed compressions (Count)
+system.cpu.icache.compressor.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.cpu.icache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.cpu.icache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.cpu.icache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.cpu.icache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.cpu.icache.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.cpu.icache.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.cpu.icache.compressor.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.cpu.icache.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.cpu.icache.compressor.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.cpu.icache.compressor.compressionSize::512        38158                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.cpu.icache.compressor.compressionSizeBits     19536896                       # Total compressed data size (Bit)
+system.cpu.icache.compressor.avgCompressionSizeBits          512                       # Average compression size ((Bit/Count))
+system.cpu.icache.compressor.decompressions            0                       # Total number of decompressions (Count)
+system.cpu.icache.compressor.patterns::ZERO_RUN           12                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.cpu.icache.compressor.patterns::SignExtended4Bits            0                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.cpu.icache.compressor.patterns::SignExtended1Byte            0                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.cpu.icache.compressor.patterns::SignExtendedHalfword            1                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.cpu.icache.compressor.patterns::ZeroPaddedHalfword         5823                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.cpu.icache.compressor.patterns::SignExtendedTwoHalfwords            0                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.cpu.icache.compressor.patterns::RepBytes            0                       # Number of data entries that match pattern RepBytes (Count)
+system.cpu.icache.compressor.patterns::Uncompressed       604692                       # Number of data entries that match pattern Uncompressed (Count)
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           663.054129                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              3203964                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs              38158                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs              83.965721                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   663.054129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.323757                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.323757                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          673                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::3          651                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.328613                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses            6446086                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses          12854014                       # Number of data accesses (Count)
+system.cpu.icache.tags.evictionsReplacement::0          673                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.cpu.icache.tags.evictionsReplacement::1        37485                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.cpu.icache.tags.evictionsReplacement::2            0                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   10820427                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    57                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                  37227                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                  10632                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                     47859                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                 37227                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                 10632                       # number of overall hits (Count)
+system.l2.overallHits::total                    47859                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  931                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                13188                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                   14119                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 931                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data               13188                       # number of overall misses (Count)
+system.l2.overallMisses::total                  14119                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        71322500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data      1005347000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total         1076669500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       71322500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data     1005347000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total        1076669500                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst              38158                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data              23820                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                 61978                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst             38158                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data             23820                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                61978                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.024399                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.553652                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.227807                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.024399                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.553652                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.227807                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 76608.485499                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 76231.953291                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76256.781642                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 76608.485499                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 76231.953291                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76256.781642                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks                   69                       # number of writebacks (Count)
+system.l2.writebacks::total                        69                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              931                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data            13188                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total               14119                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             931                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data           13188                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total              14119                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     62012500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data    873467000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total      935479500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     62012500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data    873467000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total     935479500                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.024399                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.553652                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.227807                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.024399                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.553652                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.227807                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 66608.485499                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 66231.953291                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66256.781642                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 66608.485499                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 66231.953291                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66256.781642                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                             91                       # number of replacements (Count)
+system.l2.dataExpansions                         3962                       # number of data expansions (Count)
+system.l2.dataContractions                        197                       # number of data contractions (Count)
+system.l2.InvalidateReq.misses::cpu.data        14334                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total           14334                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data        14334                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total         14334                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data        14334                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total        14334                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data    273678000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total    273678000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19092.925910                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19092.925910                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst           37227                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total              37227                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           931                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              931                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     71322500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     71322500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst        38158                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total          38158                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.024399                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.024399                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76608.485499                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 76608.485499                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          931                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          931                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     62012500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     62012500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.024399                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.024399                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66608.485499                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 66608.485499                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.hits::cpu.data               3067                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.hits::total                  3067                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.misses::cpu.data            11077                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total               11077                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data    842150000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total      842150000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data          14144                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total             14144                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data       0.783159                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total          0.783159                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 76026.902591                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 76026.902591                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data        11077                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total           11077                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data    731380000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total    731380000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data     0.783159                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total      0.783159                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66026.902591                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 66026.902591                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data           7565                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total              7565                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data         2111                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total            2111                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data    163197000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total    163197000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data         9676                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total          9676                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.218169                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.218169                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 77307.910943                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 77307.910943                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data         2111                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total         2111                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data    142087000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total    142087000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.218169                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.218169                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67307.910943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 67307.910943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks        37485                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total            37485                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks        37485                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total        37485                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks        35020                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total            35020                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks        35020                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total        35020                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.compressor.compressions               86624                       # Total number of compressions (Count)
+system.l2.compressor.failedCompressions         45787                       # Total number of failed compressions (Count)
+system.l2.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.l2.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.l2.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.l2.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.l2.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.l2.compressor.compressionSize::16        26659                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.l2.compressor.compressionSize::32          268                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.l2.compressor.compressionSize::64         1918                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.l2.compressor.compressionSize::128         3374                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.l2.compressor.compressionSize::256         8618                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.l2.compressor.compressionSize::512        45787                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.l2.compressor.compressionSizeBits     25944323                       # Total compressed data size (Bit)
+system.l2.compressor.avgCompressionSizeBits   299.505022                       # Average compression size ((Bit/Count))
+system.l2.compressor.decompressions              7086                       # Total number of decompressions (Count)
+system.l2.compressor.patterns::ZERO_RUN        571399                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.l2.compressor.patterns::SignExtended4Bits        29076                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.l2.compressor.patterns::SignExtended1Byte        37401                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.l2.compressor.patterns::SignExtendedHalfword        49603                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.l2.compressor.patterns::ZeroPaddedHalfword        16915                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.l2.compressor.patterns::SignExtendedTwoHalfwords        11657                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.l2.compressor.patterns::RepBytes          3105                       # Number of data entries that match pattern RepBytes (Count)
+system.l2.compressor.patterns::Uncompressed       666828                       # Number of data entries that match pattern Uncompressed (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 14895.669358                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                       136260                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                      28453                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       4.788950                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks   13248.932833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst       883.430941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data      8815.102505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.202163                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.013480                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.134508                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.350151                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          28332                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                    3                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::2                   76                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::3                28251                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024         0.432312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                    1233205                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                   2437957                       # Number of data accesses (Count)
+system.l2.tags.evictionsReplacement::0          32521                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.l2.tags.evictionsReplacement::1             61                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.l2.tags.evictionsReplacement::2             30                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples        69.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       931.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples     13188.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.006356494490                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState               30850                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState                 51                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                       14119                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                         69                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                     14119                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                       69                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      11.99                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                 14119                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6                   69                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                   13886                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                     228                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean           4675                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::gmean    648.105201                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev   7446.639981                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-511             1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::512-1023            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::12800-13311            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::18                3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                  903616                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys                 4416                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              90928251.22238019                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              444369.24246365                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                    9932678500                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                     700076.01                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        59584                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data       844032                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks         3456                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 5995764.706284861080                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 84932486.516095325351                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 347767.233232419472                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          931                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data        13188                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks           69                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     23898000                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data    332093000                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks  49355608375                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     25669.17                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     25181.45                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks 715298672.10                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        59584                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data       844032                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total         903616                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        59584                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        59584                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks         4416                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total         4416                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          931                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data        13188                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total           14119                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks           69                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total             69                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst        5995765                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data       84932487                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total          90928251                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst      5995765                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total       5995765                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks       444369                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total           444369                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks       444369                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst       5995765                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data      84932487                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total         91372620                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                14119                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts                  54                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0          924                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1          849                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2          677                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3          523                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          758                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5          983                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6          836                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7          913                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8          841                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9          967                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10         1056                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11         1038                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12          911                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13          945                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14          911                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15          987                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1           15                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5            7                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                91259750                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat              70595000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat          355991000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 6463.61                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25213.61                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits               11739                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits                 41                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            83.14                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           75.93                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples         2393                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   379.052236                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   256.259628                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   312.929781                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127          499     20.85%     20.85% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255          560     23.40%     44.25% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383          406     16.97%     61.22% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511          179      7.48%     68.70% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639          179      7.48%     76.18% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767          167      6.98%     83.16% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895           95      3.97%     87.13% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023           78      3.26%     90.39% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151          230      9.61%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total         2393                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                903616                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten               3456                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW               90.928251                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW                0.347767                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                    0.71                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               83.12                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy         8789340                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy         4671645                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy       46145820                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy        167040                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 784280640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy   1560614400                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy   2501868480                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy    4906537365                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   493.730591                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6489482750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF    331760000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3116438750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy         8296680                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy         4409790                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy       54663840                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy        114840                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 784280640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy   1846726470                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy   2260932000                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy    4959424260                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   499.052446                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5860649750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF    331760000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3745271750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                3042                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty            69                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict                 9                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq              11077                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp             11077                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq           3042                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq          14334                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        42650                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                   42650                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       908032                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                   908032                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples              28453                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                    28453    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total                28453                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy            34655340                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy           74730250                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests          28531                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp              47834                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty        35089                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean        37485                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict             1830                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq             14144                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp            14144                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq          38158                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq          9676                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq         14334                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp        14334                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       113801                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       113106                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                 226907                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4841152                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3765760                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total                 8606912                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                             121                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                      4416                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples             76433                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000576                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.023986                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                   76389     99.94%     99.94% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                      44      0.06%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total               76433                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9937681500                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy          153105930                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy          57237000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy          43039714                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests        150595                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests        74283                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops              43                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                         4764997                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        15110366                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/astar_comp/config.ini b/astar_comp/config.ini
new file mode 100644
index 0000000..ad19e05
--- /dev/null
+++ b/astar_comp/config.ini
@@ -0,0 +1,1438 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross /home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/lake.cfg
+cwd=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=lake.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.l2.compressor
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=true
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=true
+size=4194304
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=128
+eventq_index=0
+size=4194304
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/astar_comp/config.json b/astar_comp/config.json
new file mode 100644
index 0000000..b1d8ac8
--- /dev/null
+++ b/astar_comp/config.json
@@ -0,0 +1,1962 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/lake.cfg"
+                        ],
+                        "cwd": "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar//data/test/input/",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/473.astar/exe/astar_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "lake.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": {
+                "type": "FPC",
+                "cxx_class": "gem5::compression::FPC",
+                "name": "compressor",
+                "path": "system.l2.compressor",
+                "block_size": 64,
+                "chunk_size_bits": 32,
+                "comp_chunks_per_cycle": 8,
+                "comp_extra_latency": 1,
+                "decomp_chunks_per_cycle": 4,
+                "decomp_extra_latency": 1,
+                "dictionary_size": 1,
+                "eventq_index": 0,
+                "size_threshold_percentage": 50,
+                "zero_run_bits": 3
+            },
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": true,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "CompressedTags",
+                "cxx_class": "gem5::CompressedTags",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 128,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 128,
+                    "eventq_index": 0,
+                    "size": 4194304
+                },
+                "max_compression_ratio": 2,
+                "num_blocks_per_sector": 2,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": true,
+                "size": 4194304,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/astar_comp/fs/proc/cpuinfo b/astar_comp/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/astar_comp/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/astar_comp/fs/proc/stat b/astar_comp/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/astar_comp/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/astar_comp/fs/sys/devices/system/cpu/online b/astar_comp/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/astar_comp/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/astar_comp/fs/sys/devices/system/cpu/possible b/astar_comp/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/astar_comp/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/astar_comp/lake.out b/astar_comp/lake.out
new file mode 100644
index 0000000..e69de29
diff --git a/astar_comp/stats.txt b/astar_comp/stats.txt
new file mode 100644
index 0000000..25094e0
--- /dev/null
+++ b/astar_comp/stats.txt
@@ -0,0 +1,1045 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.007299                       # Number of seconds simulated (Second)
+simTicks                                   7298520500                       # Number of ticks simulated (Tick)
+finalTick                                  7298520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     33.15                       # Real time elapsed on the host (Second)
+hostTickRate                                220142998                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8738512                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       10820427                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   301625                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     326371                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                         14597041                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            10820427                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                      46692                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                               1.459704                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.685070                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        6854129     63.34%     63.34% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult        431486      3.99%     67.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              5      0.00%     67.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd         6710      0.06%     67.39% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            1      0.00%     67.39% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt        12269      0.11%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult           10      0.00%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc           17      0.00%     67.51% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv         1155      0.01%     67.52% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc         6714      0.06%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            18      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            18      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            16      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             4      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           16      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     67.58% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead       2657427     24.56%     92.14% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite       850428      7.86%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        10820427                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                 1523114                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted           1330702                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect             29027                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups               861955                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                  859782                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.997479                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                   84720                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                115                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             331                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                 66                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted          138                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data        3464985                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total           3464985                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data       3465029                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total          3465029                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data        50244                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total           50244                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data        50253                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total          50253                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data   2353146500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total   2353146500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data   2353146500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total   2353146500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data      3515229                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total       3515229                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data      3515282                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total      3515282                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.014293                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.014293                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.014296                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.014296                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 46834.378234                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 46834.378234                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 46825.990488                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 46825.990488                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks        37462                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total             37462                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data        10104                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total         10104                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data        10104                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total        10104                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data        40140                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total        40140                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data        40149                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total        40149                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data   1764781500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total   1764781500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data   1765179500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total   1765179500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.011419                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.011419                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.011421                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.011421                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 43965.657698                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 43965.657698                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 43965.715211                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 43965.715211                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                  39126                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           65                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           65                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        74500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total        74500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.015152                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.015152                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        74500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total        74500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        73500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        73500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.015152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.015152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        73500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        73500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data      2654346                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total         2654346                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data        11372                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total         11372                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data    393567000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total    393567000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data      2665718                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total      2665718                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.004266                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.004266                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 34608.424200                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 34608.424200                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data           66                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total           66                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11306                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total        11306                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    380233500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total    380233500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004241                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.004241                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33631.125066                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33631.125066                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data           44                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total            44                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            9                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           53                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           53                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.169811                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.169811                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            9                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            9                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       398000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       398000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.169811                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.169811                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 44222.222222                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 44222.222222                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           66                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           66                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           66                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           66                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data        14334                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total        14334                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data    455151500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total    455151500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data        14334                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total        14334                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31753.278917                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31753.278917                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        14334                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total        14334                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data    440817500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total    440817500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30753.278917                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30753.278917                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data       810639                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total         810639                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data        24538                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total        24538                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data   1504428000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total   1504428000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data       835177                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total       835177                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.029381                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.029381                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61310.131225                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 61310.131225                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data        10038                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total        10038                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data        14500                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total        14500                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    943730500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total    943730500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017362                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.017362                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 65084.862069                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 65084.862069                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1013.350320                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs              3505310                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs              40150                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs              87.305355                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1013.350320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.989600                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.989600                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::2          383                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::3          586                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses            7070978                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses           7070978                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             5561061                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions               37655                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions            2437441                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions            414918                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        3114059                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           3114059                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       3114059                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          3114059                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst         1077                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total            1077                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst         1077                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total           1077                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     76333500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     76333500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     76333500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     76333500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      3115136                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       3115136                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      3115136                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      3115136                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.000346                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.000346                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.000346                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.000346                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 70876.044568                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 70876.044568                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 70876.044568                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 70876.044568                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks          298                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total               298                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst         1077                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total         1077                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst         1077                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total         1077                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     75256500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     75256500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     75256500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     75256500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.000346                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.000346                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.000346                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.000346                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69876.044568                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 69876.044568                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69876.044568                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 69876.044568                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                    298                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      3114059                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         3114059                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst         1077                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total          1077                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     76333500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     76333500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      3115136                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      3115136                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.000346                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.000346                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70876.044568                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 70876.044568                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1077                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total         1077                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     75256500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     75256500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69876.044568                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 69876.044568                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           766.540893                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              3115136                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs               1077                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs            2892.419684                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   766.540893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.748575                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.748575                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          779                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::3          779                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.760742                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses            6231349                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses           6231349                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   10820427                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    57                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                    149                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                  12627                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                     12776                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                   149                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                 12627                       # number of overall hits (Count)
+system.l2.overallHits::total                    12776                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  928                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                13189                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                   14117                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 928                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data               13189                       # number of overall misses (Count)
+system.l2.overallMisses::total                  14117                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        70585500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data      1008109500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total         1078695000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       70585500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data     1008109500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total        1078695000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst               1077                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data              25816                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                 26893                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst              1077                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data             25816                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                26893                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.861653                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.510885                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.524932                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.861653                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.510885                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.524932                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 76061.961207                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 76435.628175                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76411.064674                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 76061.961207                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 76435.628175                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76411.064674                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks                   77                       # number of writebacks (Count)
+system.l2.writebacks::total                        77                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              928                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data            13189                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total               14117                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             928                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data           13189                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total              14117                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     61305500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data    876219500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total      937525000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     61305500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data    876219500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total     937525000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.861653                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.510885                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.524932                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.861653                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.510885                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.524932                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 66061.961207                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 66435.628175                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66411.064674                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 66061.961207                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 66435.628175                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66411.064674                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                             85                       # number of replacements (Count)
+system.l2.dataExpansions                         4121                       # number of data expansions (Count)
+system.l2.dataContractions                        179                       # number of data contractions (Count)
+system.l2.InvalidateReq.misses::cpu.data        14334                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total           14334                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data        14334                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total         14334                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data        14334                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total        14334                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data    273626000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total    273626000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19089.298172                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19089.298172                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst             149                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                149                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           928                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              928                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     70585500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     70585500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst         1077                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total           1077                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.861653                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.861653                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76061.961207                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 76061.961207                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          928                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          928                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     61305500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     61305500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.861653                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.861653                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66061.961207                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 66061.961207                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.hits::cpu.data               3423                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.hits::total                  3423                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.misses::cpu.data            11077                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total               11077                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data    844321500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total      844321500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data          14500                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total             14500                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data       0.763931                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total          0.763931                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 76222.939424                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 76222.939424                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data        11077                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total           11077                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data    733551500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total    733551500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data     0.763931                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total      0.763931                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66222.939424                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 66222.939424                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data           9204                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total              9204                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data         2112                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total            2112                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data    163788000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total    163788000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data        11316                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total         11316                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.186638                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.186638                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 77551.136364                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 77551.136364                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data         2112                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total         2112                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data    142668000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total    142668000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.186638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.186638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67551.136364                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 67551.136364                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks          298                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total              298                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks          298                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total          298                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks        37462                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total            37462                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks        37462                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total        37462                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.compressor.compressions               51877                       # Total number of compressions (Count)
+system.l2.compressor.failedCompressions         10389                       # Total number of failed compressions (Count)
+system.l2.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.l2.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.l2.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.l2.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.l2.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.l2.compressor.compressionSize::16        26657                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.l2.compressor.compressionSize::32          275                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.l2.compressor.compressionSize::64         2143                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.l2.compressor.compressionSize::128         3476                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.l2.compressor.compressionSize::256         8937                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.l2.compressor.compressionSize::512        10389                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.l2.compressor.compressionSizeBits      7910003                       # Total compressed data size (Bit)
+system.l2.compressor.avgCompressionSizeBits   152.476107                       # Average compression size ((Bit/Count))
+system.l2.compressor.decompressions              7569                       # Total number of decompressions (Count)
+system.l2.compressor.patterns::ZERO_RUN        580106                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.l2.compressor.patterns::SignExtended4Bits        30460                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.l2.compressor.patterns::SignExtended1Byte        40408                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.l2.compressor.patterns::SignExtendedHalfword        52296                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.l2.compressor.patterns::ZeroPaddedHalfword        11785                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.l2.compressor.patterns::SignExtendedTwoHalfwords        11662                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.l2.compressor.patterns::RepBytes          3105                       # Number of data entries that match pattern RepBytes (Count)
+system.l2.compressor.patterns::Uncompressed       100210                       # Number of data entries that match pattern Uncompressed (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 15294.192217                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                        66316                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                      28451                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       2.330885                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks   13333.336083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst       884.178329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data      9135.996505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.203451                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.013491                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.139404                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.356346                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          28332                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                    3                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::2                   76                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::3                28251                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024         0.432312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                     673651                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                     66316                       # Number of data accesses (Count)
+system.l2.tags.evictionsReplacement::0          32666                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.l2.tags.evictionsReplacement::1             51                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.l2.tags.evictionsReplacement::2             34                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples        77.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       928.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples     13189.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.005901140490                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState               30171                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                       14117                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                         77                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                     14117                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                       77                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      15.14                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                 14117                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6                   77                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                   13610                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                     498                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean    4420.333333                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::gmean    527.323973                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev   7116.804152                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-511             1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::512-1023            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::12288-12799            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                  903488                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys                 4928                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              123790568.23913833                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              675205.33784895                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                    7294722500                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                     513930.01                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        59392                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data       844096                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks         3072                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 8137539.656153599732                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 115653028.582984730601                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 420907.223594151728                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          928                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data        13189                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks           77                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     23332250                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data    334369750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks  50167029875                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     25142.51                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     25352.17                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks 651519868.51                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        59392                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data       844096                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total         903488                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        59392                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        59392                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks         4928                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total         4928                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          928                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data        13189                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total           14117                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks           77                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total             77                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst        8137540                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data      115653029                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total         123790568                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst      8137540                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total       8137540                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks       675205                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total           675205                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks       675205                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst       8137540                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data     115653029                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total        124465774                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                14117                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts                  48                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0          923                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1          849                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2          678                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3          523                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          757                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5          981                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6          836                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7          913                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8          841                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9          967                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10         1057                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11         1038                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12          911                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13          945                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14          912                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15          986                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1           11                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5           15                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                93008250                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat              70585000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat          357702000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 6588.39                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25338.39                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits               11963                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits                 40                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            84.74                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           83.33                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples         2162                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   419.315449                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   266.486279                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   357.095950                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127          487     22.53%     22.53% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255          512     23.68%     46.21% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383          203      9.39%     55.60% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511          201      9.30%     64.89% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639          166      7.68%     72.57% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767           72      3.33%     75.90% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895           72      3.33%     79.23% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023           78      3.61%     82.84% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151          371     17.16%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total         2162                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                903488                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten               3072                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW              123.790568                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW                0.420907                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                0.97                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               84.74                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy         7925400                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy         4212450                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy       46124400                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy        177480                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 575917680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy   1128576630                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy   1852251840                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy    3615185880                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   495.331332                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4804461250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF    243620000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2250439250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy         7511280                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy         3992340                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy       54670980                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy         73080                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 575917680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy   1309906740                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy   1699552800                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy    3651624900                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   500.323990                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4404922000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF    243620000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2649978500                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                3040                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty            77                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict                 6                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq              11077                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp             11077                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq           3040                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq          14334                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        42651                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                   42651                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       908416                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                   908416                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples              28451                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                    28451    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total                28451                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy            35156805                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy           74658500                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests          28534                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests           83                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp              12393                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty        37539                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean          298                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict             1706                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq             14500                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp            14500                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq           1077                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq         11316                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq         14334                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp        14334                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2452                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       119426                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                 121878                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4049792                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total                 4137792                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                             119                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                      4928                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples             41346                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000895                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.029902                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                   41309     99.91%     99.91% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                      37      0.09%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total               41346                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7298520500                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy           78085500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy           1615500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy          45891000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests         80651                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests        39424                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops              36                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops           36                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                         2313183                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        12283858                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/base/config.ini b/base/config.ini
new file mode 100644
index 0000000..1c2efcc
--- /dev/null
+++ b/base/config.ini
@@ -0,0 +1,1423 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=16384
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=16384
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=16384
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross /home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng//data/ref/input/ref.txt
+cwd=/home/min/a/cho620/group11_ece565
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=ref.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=64
+eventq_index=0
+size=2097152
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/base/config.json b/base/config.json
new file mode 100644
index 0000000..10a3b72
--- /dev/null
+++ b/base/config.json
@@ -0,0 +1,1945 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng//data/ref/input/ref.txt"
+                        ],
+                        "cwd": "/home/min/a/cho620/group11_ece565",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "ref.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 16384,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 16384
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 16384,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": null,
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "BaseSetAssoc",
+                "cxx_class": "gem5::BaseSetAssoc",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 64,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 64,
+                    "eventq_index": 0,
+                    "size": 2097152
+                },
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 2097152,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/base/fs/proc/cpuinfo b/base/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/base/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/base/fs/proc/stat b/base/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/base/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/base/fs/sys/devices/system/cpu/online b/base/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/base/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/base/fs/sys/devices/system/cpu/possible b/base/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/base/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/base/ref.out b/base/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/base/stats.txt b/base/stats.txt
new file mode 100644
index 0000000..3d7e0a1
--- /dev/null
+++ b/base/stats.txt
@@ -0,0 +1,1044 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.037943                       # Number of seconds simulated (Second)
+simTicks                                  37943106000                       # Number of ticks simulated (Tick)
+finalTick                                 37943106000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     83.11                       # Real time elapsed on the host (Second)
+hostTickRate                                456535048                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8726676                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       10007012                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   120320                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     120404                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                         75886212                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            10007012                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                     134098                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                               7.588621                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.131776                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        7348287     73.43%     73.43% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult           634      0.01%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              2      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            1      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            20      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            19      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            20      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           25      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead        161706      1.62%     75.05% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite      2496293     24.95%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        10007012                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                 2596240                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted           2590786                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups              2590204                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                 2589384                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.999683                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                    2295                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             124                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data         281623                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total            281623                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data        281628                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total           281628                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data      2340325                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total         2340325                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data      2340328                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total        2340328                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data  74354543000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total  74354543000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data  74354543000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total  74354543000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data      2621948                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total       2621948                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data      2621956                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total      2621956                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.892590                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.892590                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.892589                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.892589                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 31771.033083                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 31771.033083                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 31770.992357                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 31770.992357                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks      2338541                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total           2338541                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data          652                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total           652                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data          652                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total          652                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data      2339673                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total      2339673                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data      2339676                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total      2339676                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data  71975897000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total  71975897000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data  71976159500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total  71976159500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.892341                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.892341                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.892340                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.892340                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30763.229306                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 30763.229306                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30763.302055                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 30763.302055                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                2338651                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           19                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           19                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       359500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total       359500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.050000                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.050000                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       359500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total       359500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       358500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       358500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       358500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       358500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data       162053                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total          162053                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          144                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           144                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data     10801500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total     10801500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data       162197                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total       162197                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.000888                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.000888                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 75010.416667                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 75010.416667                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data          137                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total          137                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     10110500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total     10110500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000845                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.000845                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 73799.270073                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 73799.270073                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data            5                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total             5                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            3                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data            8                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total            8                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            3                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       262500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       262500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        87500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        87500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           20                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           20                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           20                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           20                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data      2336787                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total      2336787                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data  74090321500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total  74090321500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data      2336787                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total      2336787                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31706.065422                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31706.065422                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data      2336787                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total      2336787                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data  71753536500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total  71753536500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30706.066278                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30706.066278                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data       119570                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total         119570                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data         3394                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total         3394                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data    253420000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total    253420000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data       122964                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total       122964                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.027602                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.027602                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74667.059517                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 74667.059517                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data          645                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total          645                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2749                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total         2749                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    212250000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total    212250000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.022356                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.022356                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 77209.894507                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 77209.894507                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1021.673601                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs              2621342                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs            2339675                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs               1.120387                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              269500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1021.673601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.997728                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.997728                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0          626                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          398                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses            7583667                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses           7583667                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             5447968                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                 109                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions             161740                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions           2704453                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        6892376                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           6892376                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       6892376                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          6892376                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          527                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             527                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          527                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            527                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     38395500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     38395500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     38395500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     38395500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      6892903                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       6892903                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      6892903                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      6892903                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.000076                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.000076                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.000076                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.000076                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 72856.736243                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 72856.736243                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 72856.736243                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 72856.736243                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks          272                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total               272                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          527                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          527                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          527                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          527                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     37868500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     37868500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     37868500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     37868500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.000076                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.000076                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.000076                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.000076                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                    272                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      6892376                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         6892376                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          527                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           527                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     38395500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     38395500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      6892903                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      6892903                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.000076                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.000076                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72856.736243                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 72856.736243                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          527                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          527                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     37868500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     37868500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71856.736243                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 71856.736243                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           254.876345                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              6892903                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                527                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs           13079.512334                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   254.876345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.995611                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.995611                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::4          254                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses           13786333                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses          13786333                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   10007012                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                     54                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                     34                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                        88                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                    54                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                    34                       # number of overall hits (Count)
+system.l2.overallHits::total                       88                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  473                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                 2856                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                    3329                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 473                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data                2856                       # number of overall misses (Count)
+system.l2.overallMisses::total                   3329                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        36504000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data       218284000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total          254788000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       36504000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data      218284000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total         254788000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                527                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data               2890                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                  3417                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               527                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data              2890                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                 3417                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.897533                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.988235                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.974246                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.897533                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.988235                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.974246                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 77175.475687                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 76429.971989                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76535.896666                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 77175.475687                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 76429.971989                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76535.896666                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks              2305741                       # number of writebacks (Count)
+system.l2.writebacks::total                   2305741                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              473                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data             2856                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total                3329                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             473                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data            2856                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total               3329                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     31774000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data    189724000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total      221498000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     31774000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data    189724000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total     221498000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.897533                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.988235                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.974246                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.897533                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.988235                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.974246                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 67175.475687                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 66429.971989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66535.896666                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 67175.475687                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 66429.971989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66535.896666                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                        2306322                       # number of replacements (Count)
+system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
+system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
+system.l2.InvalidateReq.misses::cpu.data      2336786                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total         2336786                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data      2336787                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total       2336787                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data     1.000000                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total      1.000000                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data      2336786                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total      2336786                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data  44456629500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total  44456629500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total     1.000000                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19024.690109                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19024.690109                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst              54                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                 54                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           473                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              473                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     36504000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     36504000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            527                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.897533                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.897533                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77175.475687                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 77175.475687                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          473                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          473                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     31774000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     31774000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.897533                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.897533                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67175.475687                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 67175.475687                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.hits::cpu.data                 18                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.hits::total                    18                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.misses::cpu.data             2731                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total                2731                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data    207934000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total      207934000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data           2749                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total              2749                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data       0.993452                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total          0.993452                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 76138.410839                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 76138.410839                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data         2731                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total            2731                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data    180624000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total    180624000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data     0.993452                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total      0.993452                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66138.410839                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 66138.410839                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data             16                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total                16                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data          125                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total             125                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data     10350000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total     10350000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          141                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           141                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.886525                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.886525                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data        82800                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total        82800                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data          125                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total          125                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      9100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      9100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.886525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.886525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data        72800                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total        72800                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks          272                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total              272                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks          272                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total          272                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks      2338541                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total          2338541                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks      2338541                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total      2338541                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 32122.936524                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                      2342340                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                    2339091                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.001389                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks   32049.656069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst        11.671014                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data        61.609441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.978078                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.000356                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.001880                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.980314                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  626                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                 5624                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::2                26518                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                   39772099                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                  39772099                       # Number of data accesses (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples   2305739.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       473.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples      2856.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000148896500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds        80223                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds        80223                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState             1428617                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState            2267600                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                        3329                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                    2305739                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                      3329                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                  2305739                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                  3329                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6              2305739                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                    2157                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                    1158                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                  80222                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                  93307                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                 140949                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                 164922                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                 118181                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                 203837                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                 142702                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                 165735                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                 102811                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                 178810                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                 111812                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                 104772                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                 111072                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                 149869                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                 112579                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                  92578                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                  89946                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                  89439                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                   8541                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                   6538                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                   6623                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                   5197                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                   5145                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                   3810                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                   4046                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                   2871                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                   2348                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                   1955                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                   1621                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                   1299                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                    724                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                    619                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                    367                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                    290                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                     91                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples        80223                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean       0.041497                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev     11.696980                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-127         80222    100.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total         80223                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples        80223                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean      28.741383                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     28.022055                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::stdev      7.280330                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::16-17             2      0.00%      0.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::18-19            15      0.02%      0.02% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::20-21            11      0.01%      0.03% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::22-23         24251     30.23%     30.26% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::24-25          1064      1.33%     31.59% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::26-27         15535     19.36%     50.96% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::28-29          2149      2.68%     53.63% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::30-31           259      0.32%     53.96% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::32-33         32604     40.64%     94.60% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::34-35            82      0.10%     94.70% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::36-37            45      0.06%     94.76% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::38-39           509      0.63%     95.39% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::40-41           392      0.49%     95.88% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::42-43           304      0.38%     96.26% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::44-45           293      0.37%     96.62% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::46-47           356      0.44%     97.07% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::48-49           223      0.28%     97.35% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::50-51           100      0.12%     97.47% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::52-53            54      0.07%     97.54% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::54-55            87      0.11%     97.65% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::56-57           484      0.60%     98.25% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::58-59           183      0.23%     98.48% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::60-61           493      0.61%     99.09% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::62-63            71      0.09%     99.18% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::64-65            33      0.04%     99.22% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::66-67           239      0.30%     99.52% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::70-71           205      0.26%     99.78% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::72-73           167      0.21%     99.98% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::76-77            12      0.01%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total         80223                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                  213056                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys            147567296                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              5615143.89465111                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              3889172805.19944811                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                   37943084000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      16432.21                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        30272                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data       182784                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks    147566080                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 797826.092571335728                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 4817317.802079777233                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 3889140757.216871261597                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          473                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data         2856                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks      2305739                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     12406750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data     72138750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks 984855517750                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     26229.92                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     25258.67                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks    427132.26                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        30272                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data       182784                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total         213056                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        30272                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        30272                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks    147567296                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total    147567296                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          473                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data         2856                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total            3329                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks      2305739                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total        2305739                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst         797826                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data        4817318                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total           5615144                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst       797826                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total        797826                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks   3889172805                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total       3889172805                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks   3889172805                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst        797826                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data       4817318                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total       3894787949                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                 3329                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts             2305720                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0          282                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1          196                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2           61                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3          188                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          231                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5          193                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6          189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7          176                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8          211                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10          224                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11          190                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12          189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13          162                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14          317                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15          308                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0       144089                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1       144062                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2       143885                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3       143979                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4       144142                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5       144184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6       144123                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7       144176                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8       144189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9       144188                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10       144153                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11       144128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12       144128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13       144063                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14       144108                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15       144123                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                22126750                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat              16645000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat           84545500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 6646.67                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25396.67                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits                2784                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits            2156550                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            83.63                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           93.53                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples       149713                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   987.072599                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   954.829965                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   154.736271                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127         1482      0.99%      0.99% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255          848      0.57%      1.56% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383         1445      0.97%      2.52% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511         1670      1.12%      3.64% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639         1379      0.92%      4.56% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767         1408      0.94%      5.50% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895          727      0.49%      5.98% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023         1610      1.08%      7.06% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151       139144     92.94%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total       149713                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                213056                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten          147566080                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW                5.615144                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW             3889.140757                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                   30.43                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite              30.38                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               93.52                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy       534271920                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy       283972260                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy       10824240                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy    6016780800                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 2995140720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy  10757823750                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy   5510932800                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy   26109746490                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   688.128866                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13979927250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   1266980000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22696198750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy       534693180                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy       284188575                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy       12944820                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy    6019077600                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 2995140720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy  10809413310                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy   5467488960                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy   26122947165                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   688.476773                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13870613000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   1266980000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22805513000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 598                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty       2305739                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict               325                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq               2731                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp              2731                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            598                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq        2336784                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4649506                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                 4649506                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    147780352                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                147780352                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples            2340113                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                  2340113    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total              2340113                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy         14684314000                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.4                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy           17910250                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests        4646177                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests      2306064                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                668                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty      4644282                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean          272                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict              691                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq              2749                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp             2749                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            527                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           141                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq       2336787                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp      2336785                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1326                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7018003                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                7019329                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51136                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    149851584                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total               149902720                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                         2306322                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                 147567424                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples           4646526                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000055                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.007437                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                 4646269     99.99%     99.99% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                     257      0.01%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total             4646526                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy         4678376500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            790500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy        1172727500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests       4679127                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests      2338923                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops             256                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                        48208602                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        27677610                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/benchmark.sh b/benchmark.sh
new file mode 100755
index 0000000..fde2000
--- /dev/null
+++ b/benchmark.sh
@@ -0,0 +1,7 @@
+#benchmark bzip
+./build/ECE565-ARM/gem5.opt configs/spec/spec_se.py --cpu-type ArmMinorCPU --l1d_size=64kB --l1i_size=64kB --caches --l2cache -b bzip --maxinsts=10000000
+cp -r ./m5out/ ./result/base/bzip
+
+#benchmark gcc
+./build/ECE565-ARM/gem5.opt configs/spec/spec_se.py --cpu-type ArmMinorCPU --l1d_size=64kB --l1i_size=64kB --caches --l2cache -b gcc --maxinsts=10000000
+cp -r ./m5out/ ./result/base/gcc
diff --git a/build_opts/group11-ARM b/build_opts/group11-ARM
new file mode 100644
index 0000000..994875a
--- /dev/null
+++ b/build_opts/group11-ARM
@@ -0,0 +1,4 @@
+TARGET_ISA = 'arm'
+CPU_MODELS = 'MinorCPU'
+PROTOCOL = 'MI_example'
+
diff --git a/compressed/config.ini b/compressed/config.ini
new file mode 100644
index 0000000..1c2efcc
--- /dev/null
+++ b/compressed/config.ini
@@ -0,0 +1,1423 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=16384
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=16384
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=16384
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross /home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng//data/ref/input/ref.txt
+cwd=/home/min/a/cho620/group11_ece565
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=ref.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=64
+eventq_index=0
+size=2097152
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/compressed/config.json b/compressed/config.json
new file mode 100644
index 0000000..10a3b72
--- /dev/null
+++ b/compressed/config.json
@@ -0,0 +1,1945 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng//data/ref/input/ref.txt"
+                        ],
+                        "cwd": "/home/min/a/cho620/group11_ece565",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/458.sjeng/exe/sjeng_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "ref.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 16384,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 16384
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 16384,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": null,
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "BaseSetAssoc",
+                "cxx_class": "gem5::BaseSetAssoc",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 64,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 64,
+                    "eventq_index": 0,
+                    "size": 2097152
+                },
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 2097152,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/compressed/fs/proc/cpuinfo b/compressed/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/compressed/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/compressed/fs/proc/stat b/compressed/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/compressed/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/compressed/fs/sys/devices/system/cpu/online b/compressed/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/compressed/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/compressed/fs/sys/devices/system/cpu/possible b/compressed/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/compressed/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/compressed/ref.out b/compressed/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/compressed/stats.txt b/compressed/stats.txt
new file mode 100644
index 0000000..2fb5073
--- /dev/null
+++ b/compressed/stats.txt
@@ -0,0 +1,1044 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.037943                       # Number of seconds simulated (Second)
+simTicks                                  37943106000                       # Number of ticks simulated (Tick)
+finalTick                                 37943106000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     85.85                       # Real time elapsed on the host (Second)
+hostTickRate                                441966292                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8726672                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       10007012                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   116481                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     116563                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                         75886212                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            10007012                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                     134098                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                               7.588621                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.131776                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        7348287     73.43%     73.43% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult           634      0.01%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              2      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            1      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            20      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            19      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            20      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           25      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead        161706      1.62%     75.05% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite      2496293     24.95%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        10007012                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                 2596240                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted           2590786                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups              2590204                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                 2589384                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.999683                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                    2295                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             124                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data         281623                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total            281623                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data        281628                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total           281628                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data      2340325                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total         2340325                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data      2340328                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total        2340328                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data  74354543000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total  74354543000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data  74354543000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total  74354543000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data      2621948                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total       2621948                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data      2621956                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total      2621956                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.892590                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.892590                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.892589                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.892589                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 31771.033083                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 31771.033083                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 31770.992357                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 31770.992357                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks      2338541                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total           2338541                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data          652                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total           652                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data          652                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total          652                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data      2339673                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total      2339673                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data      2339676                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total      2339676                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data  71975897000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total  71975897000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data  71976159500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total  71976159500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.892341                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.892341                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.892340                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.892340                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30763.229306                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 30763.229306                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30763.302055                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 30763.302055                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                2338651                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           19                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           19                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       359500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total       359500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.050000                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.050000                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       359500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total       359500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       358500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       358500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       358500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       358500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data       162053                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total          162053                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          144                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           144                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data     10801500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total     10801500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data       162197                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total       162197                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.000888                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.000888                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 75010.416667                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 75010.416667                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data          137                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total          137                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     10110500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total     10110500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000845                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.000845                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 73799.270073                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 73799.270073                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data            5                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total             5                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            3                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data            8                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total            8                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.375000                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            3                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       262500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       262500                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.375000                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        87500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        87500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           20                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           20                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           20                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           20                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data      2336787                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total      2336787                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data  74090321500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total  74090321500                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data      2336787                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total      2336787                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31706.065422                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31706.065422                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data      2336787                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total      2336787                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data  71753536500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total  71753536500                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30706.066278                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30706.066278                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data       119570                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total         119570                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data         3394                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total         3394                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data    253420000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total    253420000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data       122964                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total       122964                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.027602                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.027602                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74667.059517                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 74667.059517                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data          645                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total          645                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2749                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total         2749                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    212250000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total    212250000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.022356                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.022356                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 77209.894507                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 77209.894507                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1021.673601                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs              2621342                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs            2339675                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs               1.120387                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              269500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1021.673601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.997728                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.997728                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0          626                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          398                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses            7583667                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses           7583667                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             5447968                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                 109                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions             161740                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions           2704453                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        6892376                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           6892376                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       6892376                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          6892376                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          527                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             527                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          527                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            527                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     38395500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     38395500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     38395500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     38395500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      6892903                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       6892903                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      6892903                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      6892903                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.000076                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.000076                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.000076                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.000076                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 72856.736243                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 72856.736243                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 72856.736243                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 72856.736243                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks          272                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total               272                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          527                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          527                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          527                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          527                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     37868500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     37868500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     37868500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     37868500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.000076                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.000076                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.000076                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.000076                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 71856.736243                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                    272                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      6892376                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         6892376                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          527                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           527                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     38395500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     38395500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      6892903                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      6892903                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.000076                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.000076                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72856.736243                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 72856.736243                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          527                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          527                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     37868500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     37868500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71856.736243                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 71856.736243                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           254.876345                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              6892903                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                527                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs           13079.512334                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   254.876345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.995611                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.995611                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::4          254                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses           13786333                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses          13786333                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   10007012                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                     54                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                     34                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                        88                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                    54                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                    34                       # number of overall hits (Count)
+system.l2.overallHits::total                       88                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  473                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                 2856                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                    3329                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 473                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data                2856                       # number of overall misses (Count)
+system.l2.overallMisses::total                   3329                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        36504000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data       218284000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total          254788000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       36504000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data      218284000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total         254788000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                527                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data               2890                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                  3417                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               527                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data              2890                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                 3417                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.897533                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.988235                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.974246                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.897533                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.988235                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.974246                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 77175.475687                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 76429.971989                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76535.896666                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 77175.475687                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 76429.971989                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76535.896666                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks              2305741                       # number of writebacks (Count)
+system.l2.writebacks::total                   2305741                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              473                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data             2856                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total                3329                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             473                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data            2856                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total               3329                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     31774000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data    189724000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total      221498000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     31774000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data    189724000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total     221498000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.897533                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.988235                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.974246                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.897533                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.988235                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.974246                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 67175.475687                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 66429.971989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66535.896666                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 67175.475687                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 66429.971989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66535.896666                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                        2306322                       # number of replacements (Count)
+system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
+system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
+system.l2.InvalidateReq.misses::cpu.data      2336786                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total         2336786                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data      2336787                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total       2336787                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data     1.000000                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total      1.000000                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data      2336786                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total      2336786                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data  44456629500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total  44456629500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total     1.000000                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19024.690109                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19024.690109                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst              54                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                 54                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           473                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              473                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     36504000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     36504000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            527                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.897533                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.897533                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77175.475687                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 77175.475687                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          473                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          473                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     31774000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     31774000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.897533                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.897533                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67175.475687                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 67175.475687                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.hits::cpu.data                 18                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.hits::total                    18                       # number of ReadExReq hits (Count)
+system.l2.ReadExReq.misses::cpu.data             2731                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total                2731                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data    207934000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total      207934000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data           2749                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total              2749                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data       0.993452                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total          0.993452                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 76138.410839                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 76138.410839                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data         2731                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total            2731                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data    180624000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total    180624000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data     0.993452                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total      0.993452                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66138.410839                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 66138.410839                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data             16                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total                16                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data          125                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total             125                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data     10350000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total     10350000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          141                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           141                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.886525                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.886525                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data        82800                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total        82800                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data          125                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total          125                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      9100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      9100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.886525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.886525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data        72800                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total        72800                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks          272                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total              272                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks          272                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total          272                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks      2338541                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total          2338541                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks      2338541                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total      2338541                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 32122.936524                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                      2342340                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                    2339091                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.001389                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks   32049.656069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst        11.671014                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data        61.609441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.978078                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.000356                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.001880                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.980314                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  626                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                 5624                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::2                26518                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                   39772099                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                  39772099                       # Number of data accesses (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples   2305739.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       473.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples      2856.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000148896500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds        80223                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds        80223                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState             1428617                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState            2267600                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                        3329                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                    2305739                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                      3329                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                  2305739                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                  3329                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6              2305739                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                    2157                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                    1158                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                  80222                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                  93307                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                 140949                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                 164922                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                 118181                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                 203837                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                 142702                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                 165735                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                 102811                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                 178810                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                 111812                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                 104772                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                 111072                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                 149869                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                 112579                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                  92578                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                  89946                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                  89439                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                   8541                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                   6538                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                   6623                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                   5197                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                   5145                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                   3810                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                   4046                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                   2871                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                   2348                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                   1955                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                   1621                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                   1299                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                    724                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                    619                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                    367                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                    290                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                     91                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples        80223                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean       0.041497                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev     11.696980                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-127         80222    100.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total         80223                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples        80223                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean      28.741383                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     28.022055                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::stdev      7.280330                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::16-17             2      0.00%      0.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::18-19            15      0.02%      0.02% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::20-21            11      0.01%      0.03% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::22-23         24251     30.23%     30.26% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::24-25          1064      1.33%     31.59% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::26-27         15535     19.36%     50.96% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::28-29          2149      2.68%     53.63% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::30-31           259      0.32%     53.96% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::32-33         32604     40.64%     94.60% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::34-35            82      0.10%     94.70% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::36-37            45      0.06%     94.76% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::38-39           509      0.63%     95.39% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::40-41           392      0.49%     95.88% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::42-43           304      0.38%     96.26% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::44-45           293      0.37%     96.62% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::46-47           356      0.44%     97.07% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::48-49           223      0.28%     97.35% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::50-51           100      0.12%     97.47% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::52-53            54      0.07%     97.54% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::54-55            87      0.11%     97.65% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::56-57           484      0.60%     98.25% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::58-59           183      0.23%     98.48% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::60-61           493      0.61%     99.09% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::62-63            71      0.09%     99.18% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::64-65            33      0.04%     99.22% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::66-67           239      0.30%     99.52% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::70-71           205      0.26%     99.78% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::72-73           167      0.21%     99.98% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::76-77            12      0.01%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total         80223                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                  213056                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys            147567296                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              5615143.89465111                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              3889172805.19944811                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                   37943084000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      16432.21                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        30272                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data       182784                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks    147566080                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 797826.092571335728                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 4817317.802079777233                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 3889140757.216871261597                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          473                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data         2856                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks      2305739                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     12406750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data     72138750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks 984855517750                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     26229.92                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     25258.67                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks    427132.26                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        30272                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data       182784                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total         213056                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        30272                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        30272                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks    147567296                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total    147567296                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          473                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data         2856                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total            3329                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks      2305739                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total        2305739                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst         797826                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data        4817318                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total           5615144                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst       797826                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total        797826                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks   3889172805                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total       3889172805                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks   3889172805                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst        797826                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data       4817318                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total       3894787949                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                 3329                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts             2305720                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0          282                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1          196                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2           61                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3          188                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          231                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5          193                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6          189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7          176                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8          211                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10          224                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11          190                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12          189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13          162                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14          317                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15          308                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0       144089                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1       144062                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2       143885                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3       143979                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4       144142                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5       144184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6       144123                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7       144176                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8       144189                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9       144188                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10       144153                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11       144128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12       144128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13       144063                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14       144108                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15       144123                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                22126750                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat              16645000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat           84545500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 6646.67                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25396.67                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits                2784                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits            2156550                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            83.63                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           93.53                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples       149713                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   987.072599                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   954.829965                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   154.736271                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127         1482      0.99%      0.99% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255          848      0.57%      1.56% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383         1445      0.97%      2.52% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511         1670      1.12%      3.64% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639         1379      0.92%      4.56% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767         1408      0.94%      5.50% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895          727      0.49%      5.98% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023         1610      1.08%      7.06% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151       139144     92.94%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total       149713                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                213056                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten          147566080                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW                5.615144                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW             3889.140757                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                   30.43                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite              30.38                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               93.52                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy       534271920                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy       283972260                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy       10824240                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy    6016780800                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 2995140720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy  10757823750                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy   5510932800                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy   26109746490                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   688.128866                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13979927250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   1266980000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22696198750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy       534693180                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy       284188575                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy       12944820                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy    6019077600                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 2995140720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy  10809413310                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy   5467488960                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy   26122947165                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   688.476773                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13870613000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   1266980000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22805513000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 598                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty       2305739                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict               325                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq               2731                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp              2731                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            598                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq        2336784                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4649506                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                 4649506                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    147780352                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                147780352                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples            2340113                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                  2340113    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total              2340113                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy         14684314000                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.4                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy           17910250                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests        4646177                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests      2306064                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                668                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty      4644282                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean          272                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict              691                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq              2749                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp             2749                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            527                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           141                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq       2336787                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp      2336785                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1326                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7018003                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                7019329                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51136                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    149851584                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total               149902720                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                         2306322                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                 147567424                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples           4646526                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000055                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.007437                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                 4646269     99.99%     99.99% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                     257      0.01%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total             4646526                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37943106000                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy         4678376500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            790500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy        1172727500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests       4679127                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests      2338923                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops             256                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                        48208602                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        27677610                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/configs/common/CacheConfig.py b/configs/common/CacheConfig.py
index 61c6a30..da99987 100644
--- a/configs/common/CacheConfig.py
+++ b/configs/common/CacheConfig.py
@@ -67,6 +67,15 @@ def _get_cache_opts(level, options):
     if hasattr(options, prefetcher_attr):
         opts['prefetcher'] = _get_hwp(getattr(options, prefetcher_attr))
 
+
+    if level == "l2":
+        if options.l2_compressor:
+            opts['compressor'] = FPC()
+            opts['tags'] = CompressedTags()
+            opts['sequential_access'] = True
+        if options.gcp:
+            opts['gcp'] = True
+
     return opts
 
 def config_cache(options, system):
diff --git a/configs/common/Options.py b/configs/common/Options.py
index d31560a..7a64d93 100644
--- a/configs/common/Options.py
+++ b/configs/common/Options.py
@@ -153,6 +153,9 @@ def addNoISAOptions(parser):
     parser.add_argument("--l2_assoc", type=int, default=8)
     parser.add_argument("--l3_assoc", type=int, default=16)
     parser.add_argument("--cacheline_size", type=int, default=64)
+    parser.add_argument("--l2_compressor", action="store_true")
+    parser.add_argument("--gcp", action="store_true")
+
 
     # Enable Ruby
     parser.add_argument("--ruby", action="store_true")
diff --git a/configs/tutorial/part1/caches.py b/configs/tutorial/part1/caches.py
new file mode 100644
index 0000000..518d96b
--- /dev/null
+++ b/configs/tutorial/part1/caches.py
@@ -0,0 +1,45 @@
+from m5.objects import Cache
+
+class L1Cache(Cache):
+    assoc = 2
+    tag_latency = 2
+    data_latency = 2
+    response_latency = 2
+    mshrs = 4
+    tgts_per_mshr = 20
+
+    def connectCPU(self, cpu):
+        # need to define this in a base class!
+        raise NotImplementedError
+
+    def connectBus(self, bus):
+        self.mem_side = bus.cpu_side_ports
+
+
+
+class L1ICache(L1Cache):
+    size = '16kB'
+    def connectCPU(self, cpu):
+        self.cpu_side = cpu.icache_port
+
+class L1DCache(L1Cache):
+    size = '64kB'
+    def connectCPU(self, cpu):
+        self.cpu_side = cpu.dcache_port
+
+class L2Cache(Cache):
+    size = '256kB'
+    assoc = 8
+    tag_latency = 20
+    data_latency = 20
+    response_latency = 20
+    mshrs = 20
+    tgts_per_mshr = 12
+
+    def connectCPUSideBus(self, bus):
+        self.cpu_side = bus.mem_side_ports
+
+    def connectMemSideBus(self, bus):
+        self.mem_side = bus.cpu_side_ports
+
+
diff --git a/configs/tutorial/part1/simple.py b/configs/tutorial/part1/simple.py
new file mode 100644
index 0000000..44e4d00
--- /dev/null
+++ b/configs/tutorial/part1/simple.py
@@ -0,0 +1,44 @@
+import m5
+from m5.objects import *
+
+system = System()
+
+system.clk_domain = SrcClockDomain()
+system.clk_domain.clock = '1GHz'
+system.clk_domain.voltage_domain = VoltageDomain()
+
+system.mem_mode = 'timing'
+system.mem_ranges = [AddrRange('512MB')]
+
+system.cpu = ArmMinorCPU()
+
+system.membus = SystemXBar()
+
+system.cpu.icache_port = system.membus.cpu_side_ports
+system.cpu.dcache_port = system.membus.cpu_side_ports
+
+system.cpu.createInterruptController()
+
+system.mem_ctrl = MemCtrl()
+system.mem_ctrl.dram = DDR3_1600_8x8()
+system.mem_ctrl.dram.range = system.mem_ranges[0]
+system.mem_ctrl.port = system.membus.mem_side_ports
+
+binary = 'tests/test-progs/hello/bin/arm/linux/hello'
+
+# for gem5 V21 and beyond
+system.workload = SEWorkload.init_compatible(binary)
+
+process = Process()
+process.cmd = [binary]
+system.cpu.workload = process
+system.cpu.createThreads()
+
+root = Root(full_system = False, system = system)
+m5.instantiate()
+
+print("Beginning simulation!")
+exit_event = m5.simulate()
+
+print('Exiting @ tick {} because {}'
+      .format(m5.curTick(), exit_event.getCause()))
\ No newline at end of file
diff --git a/configs/tutorial/part1/two_level.py b/configs/tutorial/part1/two_level.py
new file mode 100644
index 0000000..b5f4872
--- /dev/null
+++ b/configs/tutorial/part1/two_level.py
@@ -0,0 +1,57 @@
+import m5
+from m5.objects import *
+from caches import *
+
+system = System()
+
+system.clk_domain = SrcClockDomain()
+system.clk_domain.clock = '1GHz'
+system.clk_domain.voltage_domain = VoltageDomain()
+
+system.mem_mode = 'timing'
+system.mem_ranges = [AddrRange('512MB')]
+
+system.cpu = ArmMinorCPU()
+
+system.cpu.icache = L1ICache()
+system.cpu.dcache = L1DCache()
+
+system.cpu.icache.connectCPU(system.cpu)
+system.cpu.dcache.connectCPU(system.cpu)
+
+system.l2bus = L2XBar()
+
+system.cpu.icache.connectBus(system.l2bus)
+system.cpu.dcache.connectBus(system.l2bus)
+
+system.l2cache = L2Cache()
+system.l2cache.connectCPUSideBus(system.l2bus)
+system.membus = SystemXBar()
+system.l2cache.connectMemSideBus(system.membus)
+
+
+system.cpu.createInterruptController()
+
+system.mem_ctrl = MemCtrl()
+system.mem_ctrl.dram = DDR3_1600_8x8()
+system.mem_ctrl.dram.range = system.mem_ranges[0]
+system.mem_ctrl.port = system.membus.mem_side_ports
+
+binary = 'tests/test-progs/hello/bin/arm/linux/hello'
+
+# for gem5 V21 and beyond
+system.workload = SEWorkload.init_compatible(binary)
+
+process = Process()
+process.cmd = [binary]
+system.cpu.workload = process
+system.cpu.createThreads()
+
+root = Root(full_system = False, system = system)
+m5.instantiate()
+
+print("Beginning simulation!")
+exit_event = m5.simulate()
+
+print('Exiting @ tick {} because {}'
+      .format(m5.curTick(), exit_event.getCause()))
\ No newline at end of file
diff --git a/configs/tutorial/pre1/caches.py b/configs/tutorial/pre1/caches.py
new file mode 100644
index 0000000..295a667
--- /dev/null
+++ b/configs/tutorial/pre1/caches.py
@@ -0,0 +1,49 @@
+from m5.objects import Cache, CompressedTags, FPC
+
+class L1Cache(Cache):
+    assoc = 2
+    tag_latency = 2
+    data_latency = 2
+    response_latency = 2
+    mshrs = 4
+    tgts_per_mshr = 20
+
+    def connectCPU(self, cpu):
+        # need to define this in a base class!
+        raise NotImplementedError
+
+    def connectBus(self, bus):
+        self.mem_side = bus.cpu_side_ports
+
+
+
+class L1ICache(L1Cache):
+    size = '16kB'
+    def connectCPU(self, cpu):
+        self.cpu_side = cpu.icache_port
+
+class L1DCache(L1Cache):
+    size = '64kB'
+    def connectCPU(self, cpu):
+        self.cpu_side = cpu.dcache_port
+
+class L2Cache(Cache):
+    size = '256kB'
+    assoc = 8
+    tag_latency = 20
+    data_latency = 20
+    response_latency = 20
+    mshrs = 20
+    tgts_per_mshr = 12
+    tags = CompressedTags
+    compressor = FPC
+
+
+
+    def connectCPUSideBus(self, bus):
+        self.cpu_side = bus.mem_side_ports
+
+    def connectMemSideBus(self, bus):
+        self.mem_side = bus.cpu_side_ports
+
+
diff --git a/configs/tutorial/pre1/spec2k6_spec2k17.py b/configs/tutorial/pre1/spec2k6_spec2k17.py
new file mode 100644
index 0000000..87d4f48
--- /dev/null
+++ b/configs/tutorial/pre1/spec2k6_spec2k17.py
@@ -0,0 +1,696 @@
+# Title: spec2k6_spec2k17.py
+# Author: Conor Green
+# Purpose: Benchmarks for SafeBet project
+# Description: Modification of spec2k6 script which helps parse
+#       which benchmark and creates a process. Spec2k6 partys are
+#       heavily based on Melek Musleh's spec2k6 code,
+#       the copyright is given below.
+# Usage: Call through get_process() from another script
+
+
+# Copyright (c) 2012 Purdue University
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Malek Musleh
+
+### The following file was referenced from the following site:
+### http://www.m5sim.org/SPEC_CPU2006_benchmarks
+###
+### and subsequent changes were made
+
+
+import os
+import optparse
+import sys
+import shutil
+
+import m5
+from m5.objects import Process, buildEnv
+
+m5.util.addToPath('../common')
+
+def check_spec2k17(options):
+    sp = ["s", "fs", "is", "r"]
+    if any("_"+x in options.benchmark for x in sp):
+       return True
+    return False
+
+def get_process(options, target_isa="arm"):
+
+    # default
+    process = Process()
+
+    ### SPEC 2006
+    # X86 binary path
+    #bench_dir_06='/home/yara/mithuna2/green456/SPEC_2006/benchspec/CPU2006/'
+    #exe_dir_06 = '/home/yara/mithuna2/green456/SPEC_2006/benchspec/CPU2006/'
+
+    # ARM binary path
+    bench_dir_06='/home/min/a/ece565/benchspec-2020/CPU2006/'
+    exe_dir_06='/home/min/a/ece565/benchspec-2020/CPU2006/'
+    exe_suffix = '_base.amd64-armcross'
+    if("x86" in target_isa):
+      exe_suffix = '_base.amd64-m64-gcc43-nn'
+
+    ### SPEC 2017
+    # X86 binaries
+    output_dir = '/tmp/'
+    bench_dir_17 = '/home/yara/mithuna2/green456/benchmark_sources/'\
+                   'SPEC-OSG-2021/SPEC_2017/benchspec/CPU/'
+    if(check_spec2k17(options)):
+      exe_suffix = '_base.spectre_safebet-m64'
+
+    # refrate process definitions unfinished (3 were started)
+    refrate_run_dir = 'run/run_base_refrate_spectre_safebet-m64.0000/'
+
+    refspeed_run_dir = 'run/run_base_refspeed_spectre_safebet-m64.0000/'
+
+    ## Floating Point Speed
+
+    # 603 bwaves_s
+    bwaves_s = Process()
+    bwaves_s_dir = '603.bwaves_s/'
+    bwaves_s_run_dir = bwaves_s_dir + refspeed_run_dir
+    bwaves_s.executable = bench_dir_17 + bwaves_s_run_dir\
+         + 'speed_bwaves' + exe_suffix
+    bwaves_s_data = 'bwaves_1.in'
+    bwaves_s.cmd = [bwaves_s.executable]
+    bwaves_s.output = 'bwaves_s.out'
+    bwaves_s.input = bench_dir_17 + bwaves_s_run_dir + bwaves_s_data
+
+    # 607 cactuBSSN_s
+    cactuBSSN_s = Process()
+    cactuBSSN_s_dir = '607.cactuBSSN_s/'
+    cactuBSSN_s_run_dir = cactuBSSN_s_dir + refspeed_run_dir
+    cactuBSSN_s.executable = bench_dir_17 + cactuBSSN_s_run_dir+\
+         'cactuBSSN_s' + exe_suffix
+    cactuBSSN_s_data = 'spec_ref.par'
+    cactuBSSN_s.cmd = [cactuBSSN_s.executable] + [cactuBSSN_s_data]
+    cactuBSSN_s.output = 'cactuBSSN_s.out'
+    cactuBSSN_s.cwd = bench_dir_17 + cactuBSSN_s_run_dir
+
+    # 619 lbm_s
+    lbm_s = Process()
+    lbm_s_dir = '619.lbm_s/'
+    lbm_s_run_dir = lbm_s_dir + refspeed_run_dir
+    lbm_s.executable = bench_dir_17 + lbm_s_run_dir + 'lbm_s' + exe_suffix
+    lbm_s_data = '200_200_260_ldc.of'
+    lbm_s.cmd = [lbm_s.executable] +\
+         ['2000', 'reference.dat','0','0',lbm_s_data]
+    lbm_s.output = 'lbm_s.out'
+    lbm_s.cwd = bench_dir_17 + lbm_s_run_dir
+
+
+    # 621 wrf_s
+    wrf_s = Process()
+    wrf_s_dir = '621.wrf_s/'
+    wrf_s_run_dir = wrf_s_dir + refspeed_run_dir
+    wrf_s.executable = bench_dir_17 + wrf_s_run_dir\
+         + 'wrf_s' + exe_suffix
+    # no data
+    wrf_s.cmd = [wrf_s.executable]
+    wrf_s.output = 'wrf_s.out'
+    wrf_s.cwd = bench_dir_17 + wrf_s_run_dir
+
+    # 627 cam4_s
+    cam4_s = Process()
+    cam4_s_dir = '627.cam4_s/'
+    cam4_s_run_dir = cam4_s_dir + refspeed_run_dir
+    cam4_s.executable = bench_dir_17 + cam4_s_run_dir + 'cam4_s' + exe_suffix
+    # no data
+    cam4_s.cmd = [cam4_s.executable]
+    cam4_s.output = 'cam4_s.out'
+    cam4_s.cwd = bench_dir_17 + cam4_s_run_dir
+
+    # 628 pop2_s
+    pop2_s = Process()
+    pop2_s_dir = '628.pop2_s/'
+    pop2_s_run_dir = pop2_s_dir + refspeed_run_dir
+    pop2_s.executable = bench_dir_17 + pop2_s_run_dir +\
+         'speed_pop2' + exe_suffix
+    # no data
+    pop2_s.cmd = [pop2_s.executable]
+    pop2_s.output = 'pop2_s.out'
+    pop2_s.cwd = bench_dir_17 + pop2_s_run_dir
+
+    # 638 imagick_s
+    imagick_s = Process()
+    imagick_s_dir = '638.imagick_s/'
+    imagick_s_run_dir = imagick_s_dir + refspeed_run_dir
+    imagick_s.executable = bench_dir_17 + imagick_s_run_dir\
+         + 'imagick_s' + exe_suffix
+    imagick_s_data = 'refspeed_input.tga'
+    imagick_s.cmd = [imagick_s.executable] + ['-limit','disk','0',
+                    imagick_s_data,'-resize','817%',
+                    '-rotate','-2.76','-shave','540x375',
+                    '-alpha','remove','-auto-level','-contrast-stretch',
+                    '1x1%','-colorspace','Lab','-channel','R',
+                    '-equalize','+channel','colorspace',
+                    'sRGB','-define','histogram:unique-colors=false',
+                    '-adaptive-blur','0x5','-despeckle',
+                    '-auto-gamma','-adaptive-sharpen','55','-enhance',
+                    '-brightness-contrast','10x10','-resize',
+                    '30%','refspeed_output.tga']
+    imagick_s.output = 'refspeed_convert.out'
+    imagick_s.cwd = bench_dir_17 + imagick_s_run_dir
+
+    # 644 nab_s
+    nab_s = Process()
+    nab_s_dir = '644.nab_s/'
+    nab_s_run_dir = nab_s_dir + refspeed_run_dir
+    nab_s.executable = bench_dir_17 + nab_s_run_dir + 'nab_s' + exe_suffix
+    nab_s_data = '3j1n'
+    nab_s.cmd = [nab_s.executable] + [nab_s_data, '20140317','220']
+    nab_s.output = '3j1n.out'
+    nab_s.cwd = bench_dir_17 + nab_s_run_dir
+
+    # 649 fotonik3d_s
+    fotonik3d_s = Process()
+    fotonik3d_s_dir = '649.fotonik3d_s/'
+    fotonik3d_s_run_dir = fotonik3d_s_dir + refspeed_run_dir
+    fotonik3d_s.executable = bench_dir_17 + fotonik3d_s_run_dir + 'fotonik3d_s' + exe_suffix
+    # no data
+    fotonik3d_s.cmd = [fotonik3d_s.executable]
+    fotonik3d_s.output = 'fotonik3d_s.log'
+    fotonik3d_s.cwd = bench_dir_17 + fotonik3d_s_run_dir
+
+    # 654 rom_s
+    roms_s = Process()
+    roms_s_dir = '654.roms_s/'
+    roms_s_run_dir = roms_s_dir + refspeed_run_dir
+    roms_s.executable = bench_dir_17 + roms_s_run_dir + 'sroms' + exe_suffix
+    roms_s_data = 'ocean_benchmark3.in.x'
+    roms_s.cmd = [roms_s.executable]
+    roms_s.output = 'roms_s.out'
+    roms_s.input = bench_dir_17 + roms_s_run_dir + roms_s_data
+    roms_s.cwd = bench_dir_17 + roms_s_run_dir
+    # 996 specrand_fs
+    specrand_fs = Process()
+    specrand_fs_dir = '996.specrand_fs/'
+    specrand_fs_run_dir = specrand_fs_dir + refspeed_run_dir
+    specrand_fs.executable = bench_dir_17 + specrand_fs_run_dir + 'specrand_fs' + exe_suffix
+    # no data
+    specrand_fs.cmd = [specrand_fs.executable] + ['1255432124','234923']
+    specrand_fs.output = 'rand.234923.out'
+
+    ## Integer Speed
+
+    # 600 perlbench_s
+    perlbench_s = Process()
+    perlbench_s_dir = '600.perlbench_s/'
+    perlbench_s_run_dir = perlbench_s_dir + refspeed_run_dir
+    perlbench_s.executable = bench_dir_17 + perlbench_s_run_dir + 'perlbench_s' + exe_suffix
+    perlbench_s_data = 'checkspam.pl'
+    perlbench_s.cmd = [perlbench_s.executable] + ['-I./lib',perlbench_s_data,'2500','5','25','11','150',
+                        '1','1','1','1']
+    perlbench_s.output = 'checkspam.2500.5.25.11.150.1.1.1.1.out'
+    perlbench_s.cwd = bench_dir_17 + perlbench_s_run_dir
+
+    # 602 gcc_s
+    gcc_s = Process()
+    gcc_s_dir = '602.gcc_s/'
+    gcc_s_run_dir = gcc_s_dir + refspeed_run_dir
+    gcc_s.executable = bench_dir_17 + gcc_s_run_dir + 'sgcc' + exe_suffix
+    gcc_s_data = 'gcc-pp.c'
+    gcc_s.cmd = [gcc_s.executable] + [gcc_s_data,'-O5',
+        '-finline-limit=24000','-fgcse','-fgcse-las',
+        '-fgcse-lm','-fgcse-sm','-o',
+        'gcc-pp.opts-O5_-finline-limit_24000_-fgcse_-fgcse-las_-fgcse-lm_-fgcse-sm.s']
+    gcc_s.output = 'gcc-pp.opts-O5_-finline-limit_24000_-fgcse_-fgcse-las_-fgcse-lm_-fgcse-sm.out'
+    gcc_s.cwd = bench_dir_17 + gcc_s_run_dir
+
+    # 605 mcf_s
+    mcf_s = Process()
+    mcf_s_dir = '605.mcf_s/'
+    mcf_s_run_dir = mcf_s_dir + refspeed_run_dir
+    mcf_s.executable = bench_dir_17 + mcf_s_run_dir + 'mcf_s' + exe_suffix
+    mcf_s_data = 'inp.in'
+    mcf_s.cmd = [mcf_s.executable] + [mcf_s_data]
+    mcf_s.output = 'inp.out'
+    mcf_s.cwd = bench_dir_17 + mcf_s_run_dir
+
+    # 620 omnetpp_s
+    omnetpp_s = Process()
+    omnetpp_s_dir = '620.omnetpp_s/'
+    omnetpp_s_run_dir = omnetpp_s_dir + refspeed_run_dir
+    omnetpp_s.executable = bench_dir_17 + omnetpp_s_run_dir + 'omnetpp_s' + exe_suffix
+    # no data?
+    omnetpp_s.cmd = [omnetpp_s.executable] + ['-c','General','-r','0']
+    omnetpp_s.output = 'omnetpp.General-0.out'
+    omnetpp_s.cwd = bench_dir_17 + omnetpp_s_run_dir
+
+    # 623 xalancbmk_s
+    xalancbmk_s = Process()
+    xalancbmk_s_dir = '623.xalancbmk_s/'
+    xalancbmk_s_run_dir = xalancbmk_s_dir + refspeed_run_dir
+    xalancbmk_s.executable = bench_dir_17 + xalancbmk_s_run_dir + 'xalancbmk_s' + exe_suffix
+    xalancbmk_s_data_1 = 't5.xml'
+    xalancbmk_s_data_2 = 'xalanc.xsl'
+    xalancbmk_s.cmd = [xalancbmk_s.executable] + ['-v',xalancbmk_s_data_1,xalancbmk_s_data_2]
+    xalancbmk_s.output = 'ref-t5.out'
+    xalancbmk_s.cwd = bench_dir_17 + xalancbmk_s_run_dir
+
+    # 625 x264_s
+    x264_s = Process()
+    x264_s_dir = '625.x264_s/'
+    x264_s_run_dir = x264_s_dir + refspeed_run_dir
+    x264_s.executable = bench_dir_17 + x264_s_run_dir + 'x264_s' + exe_suffix
+    # no data
+    x264_s.cmd = [x264_s.executable] + ['--pass','1','--stats','x264_stats.log','--bitrate','1000',
+                    '--frames','1000','-o','BuckBunny_New.264','BuckBunny.yuv','1280x720']
+    x264_s.output = 'run_000-1000_x264_s_base.spectre_safebet-m64_x264_pass1.out'
+    x264_s.cwd = bench_dir_17 + x264_s_run_dir
+
+    # 631 deepsjeng_s
+    deepsjeng_s = Process()
+    deepsjeng_s_dir = '631.deepsjeng_s/'
+    deepsjeng_s_run_dir = deepsjeng_s_dir + refspeed_run_dir
+    deepsjeng_s.executable = bench_dir_17 +\
+         deepsjeng_s_run_dir + 'deepsjeng_s' + exe_suffix
+    deepsjeng_s_data = 'ref.txt'
+    deepsjeng_s.cmd = [deepsjeng_s.executable] + [deepsjeng_s_data]
+    deepsjeng_s.output = 'ref.out'
+    deepsjeng_s.cwd = bench_dir_17 + deepsjeng_s_run_dir
+
+    # 641 leela_s
+    leela_s = Process()
+    leela_s_dir = '641.leela_s/'
+    leela_s_run_dir = leela_s_dir + refspeed_run_dir
+    leela_s.executable = bench_dir_17 + leela_s_run_dir\
+         + 'leela_s' + exe_suffix
+    leela_s_data = 'ref.sgf'
+    leela_s.cmd = [leela_s.executable] + [leela_s_data]
+    leela_s.output = output_dir + 'ref.out'
+    leela_s.cwd = bench_dir_17 + leela_s_run_dir
+
+    # 648 exchange2_s
+    exchange2_s = Process()
+    exchange2_s_dir = '648.exchange2_s/'
+    exchange2_s_run_dir = exchange2_s_dir + refspeed_run_dir
+    exchange2_s.executable = bench_dir_17 + exchange2_s_run_dir +\
+         'exchange2_s' + exe_suffix
+    # no data
+    exchange2_s.cmd = [exchange2_s.executable] + ['6']
+    exchange2_s.output = 'exchange2.txt'
+    exchange2_s.cwd = bench_dir_17 + exchange2_s_run_dir
+
+    # 657 xz_s
+    xz_s = Process()
+    xz_s_dir = '657.xz_s/'
+    xz_s_run_dir = xz_s_dir + refspeed_run_dir
+    xz_s.executable = bench_dir_17 + xz_s_run_dir + 'xz_s' + exe_suffix
+    xz_s_data = 'cld.tar.xz'
+    #xz_s_data = 'cpu2006docs.tar.xz'
+    #xz_s.cmd = [xz_s.executable] + [xz_s_data,'6643',
+    #    '1036078272','1111795472','4']
+    xz_s.cmd = [xz_s.executable] + [xz_s_data, '1400', '19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474', '536995164', '539938872', '8']
+    xz_s.output = 'cpu2006docs.tar-6643-4.out'
+    xz_s.cwd = bench_dir_17 + xz_s_run_dir
+
+    # 998 specrand_is
+    specrand_is = Process()
+    specrand_is_dir = '998.specrand_is/'
+    specrand_is_run_dir = specrand_is_dir + refspeed_run_dir
+    specrand_is.executable = bench_dir_17 + specrand_is_run_dir + 'specrand_is' + exe_suffix
+    # no data
+    specrand_is.cmd = [specrand_is.executable] + ['1255432124','234923']
+    specrand_is.output = 'rand.234923.out'
+
+
+    ## Floating Point Rate
+
+    # unused at the moment
+
+    # bwaves_r
+    bwaves_r = Process()
+    bwaves_r_dir = '503.bwaves_r/'
+    bwaves_r_run_dir = bwaves_r_dir + refrate_run_dir
+    bwaves_r.executable = bench_dir_17 + bwaves_r_run_dir + 'bwaves_r'  + exe_suffix
+    bwaves_r_data = 'bwaves_1.in'
+    bwaves_r.cmd = [bwaves_r.executable] + [bwaves_r_data]
+    bwaves_r.output = 'bwaves.out'
+
+    # cactuBSSN_r
+    cactuBSSN_r = Process()
+    cactuBSSN_r_dir = '507.cactuBSSN_r'
+    cactuBSSN_r_run_dir = cactuBSSN_r_dir + refrate_run_dir
+    cactuBSSN_r.executable = bench_dir_17 + cactuBSSN_r_run_dir + 'cactuBSSN_r' + exe_suffix
+    cactuBSSN_r_data = 'spec_ref.par'
+    cactuBSSN_r.cmd = [cactuBSSN_r.executable] + [cactuBSSN_r_data]
+    cactuBSSN_r.output = 'cactuBSSN.out'
+
+    # lbm_r
+    lbm_r = Process()
+    lbm_r_dir = '519.lbm_r/'
+    # lbm_run_dir = 'run/run_base_test_spectre_safebet-m64.0000/'
+    lbm_r_run_dir = lbm_r_dir + refrate_run_dir
+    lbm_r.executable = bench_dir_17 + lbm_r_run_dir + 'lbm_r_base.spectre_safebet-m64'
+    lbm_r_data = '100_100_130_cf_a.of'
+    lbm_r.cmd = [lbm_r.executable] + ['20','reference.dat','0','1',lbm_r_data]
+    lbm_r.output = 'lbm.out'
+
+
+    # for the legacy stuff (probably unnecessary)
+    if buildEnv['TARGET_ISA'] == 'arm':
+        benchtype = "-armcross"
+    elif buildEnv['TARGET_ISA'] == 'x86':
+        benchtype = '-m64-gcc43-nn'
+    else:
+        sys.exit("Unsupported ISA")
+
+    #400.perlbench
+    perlbench = Process()
+    perlbench_dir = '400.perlbench/'
+    perlbench.executable =  exe_dir_06+perlbench_dir+\
+    'exe/perlbench' + exe_suffix
+    perlbench.cmd = [perlbench.executable] +\
+        ['-I./lib', 'checkspam.pl', '2500', '5', '25',\
+        '11', '150', '1', '1', '1', '1' ]
+    perlbench.cwd = bench_dir_06+perlbench_dir+'run/'
+    perlbench.output = 'attrs.out'
+
+    #401.bzip2
+    bzip2 = Process()
+    bzip2_dir = '401.bzip2/'
+    bzip2.executable =  exe_dir_06+bzip2_dir+\
+        'exe/bzip2'
+    data= bench_dir_06+bzip2_dir+'data/ref/input/input.source'
+    bzip2.cmd = [bzip2.executable] + [data, '1']
+    bzip2.output = 'input.source.out'
+
+    #403.gcc
+    gcc = Process()
+    gcc_dir = '403.gcc/'
+    gcc.executable =  exe_dir_06+gcc_dir+\
+        'exe/gcc'
+    data= bench_dir_06+gcc_dir+'/data/ref/input/166.i'
+    output=output_dir+'166.s'
+    gcc.cmd = [gcc.executable] + [data]+['-o',output] + ['-quiet'] \
+    + ['-funroll-loops'] + ['-fforce-mem'] + ['-fcse-follow-jumps'] \
+    + ['-fcse-skip-blocks'] + ['-fexpensive-optimizations'] \
+    + ['-fstrength-reduce'] + ['-fpeephole']  + ['-fschedule-insns'] \
+    + ['-finline-functions'] + ['-fschedule-insns2']
+
+    #410.bwaves
+    bwaves = Process()
+    bwaves_dir= bench_dir_06+'410.bwaves'
+    bwaves.executable =  exe_dir_06+'410.bwaves/'+'exe/bwaves'
+    bwaves.cwd = bwaves_dir+'run/'
+    bwaves.cmd = [bwaves.executable]
+
+
+    #429.mcf
+    mcf = Process()
+    mcf_dir = '429.mcf/'
+    mcf.executable = exe_dir_06+mcf_dir+\
+        'exe/mcf' + exe_suffix
+    data= bench_dir_06+mcf_dir+'/data/ref/input/inp.in'
+    mcf.cmd = [mcf.executable] + ['inp.in']
+    mcf.cwd = bench_dir_06+mcf_dir+'run/'
+    mcf.output = 'inp.out'
+
+
+    #433.milc
+    milc=Process()
+    milc_dir='433.milc/'
+    milc.executable = exe_dir_06+milc_dir+\
+        'exe/milc' + exe_suffix
+    stdin= bench_dir_06+milc_dir+'/data/ref/input/su3imp.in'
+    milc.cmd = [milc.executable]
+    milc.input=stdin
+    milc.output='su3imp.out'
+
+    #436.cactusADM
+    cactusADM = Process()
+    cactusADM_dir = '436.cactusADM/'
+    cactusADM.executable =  exe_dir_06+cactusADM_dir+\
+      'exe/cactusADM' + exe_suffix
+    data= bench_dir_06+cactusADM_dir+'/data/ref/input/benchADM.par'
+    cactusADM.cmd = [cactusADM.executable] + ['benchADM.par']
+    cactusADM.cwd = bench_dir_06+cactusADM_dir + 'run'
+    cactusADM.output = 'benchADM.out'
+
+    #437.leslie3d
+    leslie3d=Process()
+    leslie3d_dir= '437.leslie3d/'
+    leslie3d.executable = exe_dir_06+leslie3d_dir+\
+        'exe/leslie3d' + exe_suffix
+    stdin= bench_dir_06+leslie3d_dir+'/data/ref/input/leslie3d.in'
+    leslie3d.cmd = [leslie3d.executable]
+    leslie3d.input=stdin
+    leslie3d.output='leslie3d.stdout'
+
+
+    #444.namd
+    namd = Process()
+    namd_dir='444.namd/'
+    namd.executable =  exe_dir_06+namd_dir+\
+        'exe/namd' + exe_suffix
+    input= bench_dir_06+namd_dir+'/data/all/input/namd.input'
+    namd.cmd = [namd.executable] + ['--input',input,'--iterations','1',\
+        '--output','namd.out']
+    namd.output='namd.stdout'
+
+
+    #453.povray
+    povray=Process()
+    povray_dir = '453.povray/'
+    povray.executable = exe_dir_06+povray_dir+\
+        'exe/povray' + exe_suffix
+    data= bench_dir_06+povray_dir+'/data/ref/input/SPEC-benchmark-ref.ini'
+    povray.cmd = [povray.executable]+[data]
+    povray.output = 'SPEC-benchmark-ref.stdout'
+
+
+
+    #456.hmmer
+    hmmer=Process()
+    hmmr_dir = '456.hmmer/'
+    hmmer.executable = exe_dir_06+hmmr_dir+\
+        'exe/hmmer' + exe_suffix
+    data= bench_dir_06+hmmr_dir+'/data/ref/input/nph3.hmm'
+    hmmer.cmd = [hmmer.executable]+['--fixed', '0', '--mean', '325',\
+        '--num', '5000', '--sd', '200', '--seed', '0', data]
+    hmmer.output = 'bombesin.out'
+
+
+    #458.sjeng
+    sjeng=Process()
+    sjeng_dir = '458.sjeng/'
+    sjeng.executable =  exe_dir_06+sjeng_dir+\
+        'exe/sjeng' + exe_suffix
+    data= bench_dir_06+sjeng_dir+'/data/ref/input/ref.txt'
+    sjeng.cmd = [sjeng.executable]+[data]
+    sjeng.output = 'ref.out'
+
+
+    #465.tonto
+    tonto=Process()
+    tonto_dir = '465.tonto/'
+    tonto.executable = exe_dir_06+tonto_dir+\
+        'exe/tonto' + exe_suffix
+    data= bench_dir_06+tonto_dir+'/data/ref/input/foreman_ref_encoder_baseline.cfg'
+    tonto.cmd = [tonto.executable]
+    tonto.cwd = bench_dir_06+tonto_dir+'run'
+    tonto.output = 'tonto.out'
+
+    #470.lbm
+    lbm=Process()
+    lbm_dir='470.lbm/'
+    lbm.executable = exe_dir_06+lbm_dir+\
+        'exe/lbm' + exe_suffix
+    data= bench_dir_06+lbm_dir+'/data/ref/input/100_100_130_ldc.of'
+    lbm.cmd = [lbm.executable]+['20', 'reference.dat', '0', '1' ,data]
+    lbm.output = 'lbm.out'
+
+
+    #471.omnetpp
+    omnetpp=Process()
+    omnetpp_dir = '471.omnetpp/'
+    omnetpp.executable =  exe_dir_06+omnetpp_dir+\
+        'exe/omnetpp' + exe_suffix
+    data= bench_dir_06+omnetpp_dir+'/data/ref/input/omnetpp.ini'
+    omnetpp.cmd = [omnetpp.executable]+[data]
+    omnetpp.output = 'omnetpp.log'
+
+    #473.astar
+    astar=Process()
+    astar_dir='473.astar/'
+    astar.executable = exe_dir_06+astar_dir+\
+        'exe/astar' + exe_suffix
+    data= bench_dir_06+astar_dir+'/data/test/input/lake.cfg'
+    astar.cmd = [astar.executable]+[data]
+    astar.cwd = bench_dir_06+astar_dir+'/data/test/input/'
+    astar.output = 'lake.out'
+
+    #481.wrf
+    wrf=Process()
+    wrf_dir = '481.wrf/'
+    wrf.executable = exe_dir_06+wrf_dir+\
+        'exe/wrf' + exe_suffix
+    data = bench_dir_06+wrf_dir+'/data/ref/input/namelist.input'
+    wrf.cmd = [wrf.executable]+[data]
+    wrf.output = 'rsl.out.0000'
+
+    #482.sphinx
+    sphinx3=Process()
+    sphinx3_dir = '482.sphinx3/'
+    sphinx3.executable =  exe_dir_06+sphinx3_dir+\
+       'exe/sphinx_livepretend' + exe_suffix
+    sphinx3.cmd = [sphinx3.executable]+['ctlfile', '.', 'args.an4']
+    sphinx3.cwd = bench_dir_06+sphinx3_dir + 'run/'
+    sphinx3.output = 'an4.out'
+
+    #483.xalancbmk
+    xalancbmk=Process()
+    xalanch_dir = '483.xalancbmk/'
+    xalancbmk.executable =  exe_dir_06+xalanch_dir+\
+        'exe/Xalan' + exe_suffix
+    data = bench_dir_06 + xalanch_dir + '/data/ref/input/'
+    xalancbmk.cmd = [xalancbmk.executable]+['-v','t5.xml','xalanc.xsl']
+    xalancbmk.cwd = bench_dir_06+xalanch_dir+'run'
+    xalancbmk.output = 'ref.out'
+
+    # ## TEST PROCESS
+    # test_proc = Process()
+    # test_proc.executable = '/home/min/a/nelso345/spectre-research/test.elf'
+    # test_proc.cmd = [test_proc.executable]
+    # test_proc.output = '/dev/null'
+    # test_proc.input = '/dev/null'
+
+    ### both
+
+
+    if options.benchmark == 'perlbench_s':
+       process = perlbench_s
+    elif options.benchmark == 'gcc_s':
+       process = gcc_s
+    elif options.benchmark == 'bwaves_s':
+       process = bwaves_s
+    elif options.benchmark == 'mcf_s':
+       process = mcf_s
+    elif options.benchmark == 'cactuBSSN_s':
+       process = cactuBSSN_s
+    elif options.benchmark == 'deepsjeng_s':
+       process = deepsjeng_s
+    elif options.benchmark == 'lbm_s':
+       process = lbm_s
+    elif options.benchmark == 'omnetpp_s':
+       process = omnetpp_s
+    elif options.benchmark == 'wrf_s':
+       process = wrf_s
+    elif options.benchmark == 'xalancbmk_s':
+       process = xalancbmk_s
+    elif options.benchmark == 'specrand_is':
+       process = specrand_is
+    elif options.benchmark == 'specrand_fs':
+       process = specrand_fs
+    elif options.benchmark == 'cam4_s':
+        process = cam4_s
+    elif options.benchmark == 'pop2_s':
+        process = pop2_s
+    elif options.benchmark == 'imagick_s':
+        process = imagick_s
+    elif options.benchmark == 'nab_s':
+        process = nab_s
+    elif options.benchmark == 'fotonik3d_s':
+        process = fotonik3d_s
+    elif options.benchmark == 'roms_s':
+        process = roms_s
+    elif options.benchmark == 'x264_s':
+        process = x264_s
+    elif options.benchmark == 'leela_s':
+        process = leela_s
+    elif options.benchmark == 'exchange2_s':
+        process = exchange2_s
+    elif options.benchmark == 'xz_s':
+        process = xz_s
+    elif options.benchmark == 'perlbench':
+       process = perlbench
+    elif options.benchmark == 'bzip2':
+       process = bzip2
+    elif options.benchmark == 'gcc':
+       process = gcc
+    elif options.benchmark == 'bwaves':
+       process = bwaves
+    elif options.benchmark == 'gamess':
+       process = gamess
+    elif options.benchmark == 'mcf':
+       process = mcf
+    elif options.benchmark == 'milc':
+       process = milc
+    elif options.benchmark == 'zeusmp':
+       process = zeusmp
+    elif options.benchmark == 'gromacs':
+       process = gromacs
+       shutil.copy(os.path.join(process.cwd,"gromacs.tpr"),os.getcwd())
+    elif options.benchmark == 'cactusADM':
+       process = cactusADM
+    elif options.benchmark == 'leslie3d':
+       process = leslie3d
+    elif options.benchmark == 'namd':
+       process = namd
+    elif options.benchmark == 'gobmk':
+       process = gobmk;
+    elif options.benchmark == 'dealII':
+       process = dealII
+    elif options.benchmark == 'soplex':
+       process = soplex
+    elif options.benchmark == 'povray':
+       process = povray
+    elif options.benchmark == 'calculix':
+       process = calculix
+    elif options.benchmark == 'hmmer':
+       process = hmmer
+    elif options.benchmark == 'sjeng':
+       process = sjeng
+    elif options.benchmark == 'GemsFDTD':
+       process = GemsFDTD
+    elif options.benchmark == 'libquantum':
+       process = libquantum
+    elif options.benchmark == 'h264ref':
+       process = h264ref
+    elif options.benchmark == 'tonto':
+       process = tonto
+    elif options.benchmark == 'lbm':
+       process = lbm
+    elif options.benchmark == 'omnetpp':
+       process = omnetpp
+    elif options.benchmark == 'astar':
+       process = astar
+    elif options.benchmark == 'wrf':
+       process = wrf
+    elif options.benchmark == 'sphinx3':
+       process = sphinx3
+    elif options.benchmark == 'xalancbmk':
+       process = xalancbmk
+    elif options.benchmark == 'specrand_i':
+       process = specrand_i
+    elif options.benchmark == 'specrand_f':
+       process = specrand_f
+    # elif options.benchmark == 'test':
+    #     process = test_proc
+    return process
diff --git a/configs/tutorial/pre1/two_level.py b/configs/tutorial/pre1/two_level.py
new file mode 100644
index 0000000..3450b2a
--- /dev/null
+++ b/configs/tutorial/pre1/two_level.py
@@ -0,0 +1,109 @@
+import m5
+from m5.objects import *
+from caches import *
+
+import spec2k6_spec2k17
+
+def get_processes(args):
+    """Interprets provided args and returns a list of processes"""
+
+    multiprocesses = []
+    inputs = []
+    outputs = []
+    errouts = []
+    pargs = []
+
+    workloads = args.cmd.split(';')
+    if args.input != "":
+        inputs = args.input.split(';')
+    if args.output != "":
+        outputs = args.output.split(';')
+    if args.errout != "":
+        errouts = args.errout.split(';')
+    if args.options != "":
+        pargs = args.options.split(';')
+
+    idx = 0
+    for wrkld in workloads:
+        process = Process(pid = 100 + idx)
+        process.executable = wrkld
+        process.cwd = os.getcwd()
+        process.gid = os.getgid()
+
+        if args.env:
+            with open(args.env, 'r') as f:
+                process.env = [line.rstrip() for line in f]
+
+        if len(pargs) > idx:
+            process.cmd = [wrkld] + pargs[idx].split()
+        else:
+            process.cmd = [wrkld]
+
+        if len(inputs) > idx:
+            process.input = inputs[idx]
+        if len(outputs) > idx:
+            process.output = outputs[idx]
+        if len(errouts) > idx:
+            process.errout = errouts[idx]
+
+        multiprocesses.append(process)
+        idx += 1
+
+    if args.smt:
+        assert(args.cpu_type == "DerivO3CPU")
+        return multiprocesses, idx
+    else:
+        return multiprocesses, 1
+
+system = System()
+
+system.clk_domain = SrcClockDomain()
+system.clk_domain.clock = '1GHz'
+system.clk_domain.voltage_domain = VoltageDomain()
+
+system.mem_mode = 'timing'
+system.mem_ranges = [AddrRange('512MB')]
+
+system.cpu = ArmMinorCPU()
+
+system.cpu.icache = L1ICache()
+system.cpu.dcache = L1DCache()
+
+system.cpu.icache.connectCPU(system.cpu)
+system.cpu.dcache.connectCPU(system.cpu)
+
+system.l2bus = L2XBar()
+
+system.cpu.icache.connectBus(system.l2bus)
+system.cpu.dcache.connectBus(system.l2bus)
+
+system.l2cache = L2Cache()
+system.l2cache.connectCPUSideBus(system.l2bus)
+system.membus = SystemXBar()
+system.l2cache.connectMemSideBus(system.membus)
+
+
+system.cpu.createInterruptController()
+
+system.mem_ctrl = MemCtrl()
+system.mem_ctrl.dram = DDR3_1600_8x8()
+system.mem_ctrl.dram.range = system.mem_ranges[0]
+system.mem_ctrl.port = system.membus.mem_side_ports
+
+# for gem5 V21 and beyond
+#system.workload = SEWorkload.init_compatible(binary)
+
+#process = Process()
+process = spec2k6_spec2k17.get_process(args, 'Arm')
+#process.cmd = [binary]
+system.cpu.workload = process
+system.cpu.createThreads()
+
+root = Root(full_system = False, system = system)
+m5.instantiate()
+
+print("Beginning simulation!")
+exit_event = m5.simulate()
+
+print('Exiting @ tick {} because {}'
+      .format(m5.curTick(), exit_event.getCause()))
\ No newline at end of file
diff --git a/install.sh b/install.sh
new file mode 100755
index 0000000..bdf1f86
--- /dev/null
+++ b/install.sh
@@ -0,0 +1,3 @@
+export PATH=/package/gcc/8.3.0/bin:$PATH 
+export LD_LIBRARY_PATH=/package/gcc/8.3.0/lib64:$LD_LIBRARY_PATH
+
diff --git a/result/base/lbm_base/config.ini b/result/base/lbm_base/config.ini
new file mode 100644
index 0000000..b1710d4
--- /dev/null
+++ b/result/base/lbm_base/config.ini
@@ -0,0 +1,1423 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross 20 reference.dat 0 1 /home/min/a/ece565/benchspec-2020/CPU2006/470.lbm//data/ref/input/100_100_130_ldc.of
+cwd=/home/min/a/cho620/group11_ece565
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=lbm.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=64
+eventq_index=0
+size=2097152
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/result/base/lbm_base/config.json b/result/base/lbm_base/config.json
new file mode 100644
index 0000000..d44d42c
--- /dev/null
+++ b/result/base/lbm_base/config.json
@@ -0,0 +1,1949 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross",
+                            "20",
+                            "reference.dat",
+                            "0",
+                            "1",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm//data/ref/input/100_100_130_ldc.of"
+                        ],
+                        "cwd": "/home/min/a/cho620/group11_ece565",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "lbm.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": null,
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "BaseSetAssoc",
+                "cxx_class": "gem5::BaseSetAssoc",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 64,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 64,
+                    "eventq_index": 0,
+                    "size": 2097152
+                },
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 2097152,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/result/base/lbm_base/fs/proc/cpuinfo b/result/base/lbm_base/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/result/base/lbm_base/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/result/base/lbm_base/fs/proc/stat b/result/base/lbm_base/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/result/base/lbm_base/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/result/base/lbm_base/fs/sys/devices/system/cpu/online b/result/base/lbm_base/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/base/lbm_base/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/base/lbm_base/fs/sys/devices/system/cpu/possible b/result/base/lbm_base/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/base/lbm_base/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/base/lbm_base/inp.out b/result/base/lbm_base/inp.out
new file mode 100644
index 0000000..3148e59
--- /dev/null
+++ b/result/base/lbm_base/inp.out
@@ -0,0 +1,7 @@
+
+MCF SPEC CPU2006 version 1.10
+Copyright (c) 1998-2000 Zuse Institut Berlin (ZIB)
+Copyright (c) 2000-2002 Andreas Loebel & ZIB
+Copyright (c) 2003-2005 Andreas Loebel
+
+read error, exit
diff --git a/result/base/lbm_base/lbm.out b/result/base/lbm_base/lbm.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/base/lbm_base/ref.out b/result/base/lbm_base/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/base/lbm_base/stats.txt b/result/base/lbm_base/stats.txt
new file mode 100644
index 0000000..5cbd54b
--- /dev/null
+++ b/result/base/lbm_base/stats.txt
@@ -0,0 +1,1012 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.106666                       # Number of seconds simulated (Second)
+simTicks                                 106665607000                       # Number of ticks simulated (Tick)
+finalTick                                106665607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                    113.66                       # Real time elapsed on the host (Second)
+hostTickRate                                938429144                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8726392                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       22809759                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                    87978                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     200676                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                        213331214                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            22809759                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                      29733                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                              21.333121                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.046875                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        8547083     37.47%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult            35      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              3      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            2      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            5      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            50      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            75      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            72      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           50      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead          1635      0.01%     37.48% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite     14260731     62.52%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        22809759                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                  715407                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted            714182                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               636                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups               713186                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                  712231                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.998661                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                     374                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             160                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              131                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           65                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data       11388245                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total          11388245                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data      11388269                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total         11388269                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data      2846534                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total         2846534                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data      2846536                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total        2846536                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data 197126016500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total 197126016500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data 197126016500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total 197126016500                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data     14234779                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total      14234779                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data     14234805                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total     14234805                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.199970                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.199970                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.199970                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.199970                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 69251.242564                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 69251.242564                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 69251.193907                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 69251.193907                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks      1778004                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total           1778004                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data      1067424                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total       1067424                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data      1067424                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total      1067424                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data      1779110                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total      1779110                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data      1779112                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total      1779112                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data 157081845500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total 157081845500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data 157082030500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total 157082030500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.124983                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.124983                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.124983                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.124983                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 88292.373996                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 88292.373996                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 88292.378726                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 88292.378726                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                1778089                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           13                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           13                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        72000                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total        72000                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        72000                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total        72000                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        71000                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        71000                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        71000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        71000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data         1746                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total            1746                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          112                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           112                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data      9244000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total      9244000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data         1858                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total         1858                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.060280                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.060280                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 82535.714286                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 82535.714286                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data           10                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data          102                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total          102                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      8279000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total      8279000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054898                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.054898                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data           24                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total            24                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           26                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           26                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           14                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           14                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           14                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data            7                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data       221000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total       221000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31571.428571                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31571.428571                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            7                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       214000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total       214000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30571.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30571.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data     11386499                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total       11386499                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data      2846415                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total      2846415                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data 197116551500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total 197116551500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data     14232914                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total     14232914                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.199988                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.199988                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 69250.812513                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 69250.812513                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data      1067414                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total      1067414                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1779001                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total      1779001                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 157073352500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total 157073352500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124992                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.124992                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88293.009672                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88293.009672                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1023.312259                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs             13167409                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs            1779113                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs               7.401109                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1023.312259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.999328                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.999328                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0          165                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          859                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses           30248779                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses          30248779                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             1461644                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                 303                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions               2325                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions           1479828                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        2933461                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           2933461                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       2933461                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          2933461                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          589                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             589                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          589                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            589                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     45374500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     45374500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     45374500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     45374500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      2934050                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       2934050                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      2934050                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      2934050                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.000201                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.000201                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.000201                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.000201                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 77036.502547                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 77036.502547                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 77036.502547                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 77036.502547                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks           55                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total                55                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          589                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          589                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          589                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          589                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     44785500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     44785500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     44785500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     44785500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.000201                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.000201                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.000201                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.000201                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                     55                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      2933461                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         2933461                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          589                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           589                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     45374500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     45374500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      2934050                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      2934050                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.000201                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.000201                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77036.502547                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 77036.502547                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          589                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          589                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     44785500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     44785500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76036.502547                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 76036.502547                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           533.853704                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              2934050                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                589                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs            4981.409168                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   533.853704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.521342                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.521342                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          534                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::4          534                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.521484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses            5868689                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses           5868689                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   22809759                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                      5                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                         5                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                     5                       # number of overall hits (Count)
+system.l2.overallHits::total                        5                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  584                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data              1779106                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                 1779690                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 584                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data             1779106                       # number of overall misses (Count)
+system.l2.overallMisses::total                1779690                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        43848500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data    154413226500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total       154457075000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       43848500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data   154413226500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total      154457075000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                589                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data            1779106                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total               1779695                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               589                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data           1779106                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total              1779695                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.991511                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.999997                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.991511                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.999997                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 75083.047945                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 86792.594989                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    86788.752536                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 75083.047945                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 86792.594989                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   86788.752536                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks              1746260                       # number of writebacks (Count)
+system.l2.writebacks::total                   1746260                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              584                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data          1779106                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total             1779690                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             584                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data         1779106                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total            1779690                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     38008500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data 136622166500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total   136660175000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     38008500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data 136622166500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total  136660175000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.991511                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.999997                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.991511                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.999997                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 65083.047945                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 76792.594989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 76788.752536                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 65083.047945                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 76792.594989                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 76788.752536                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                        1746929                       # number of replacements (Count)
+system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data       133000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total       133000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst               5                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                  5                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           584                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              584                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     43848500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     43848500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            589                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.991511                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.991511                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 75083.047945                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 75083.047945                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          584                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          584                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     38008500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     38008500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.991511                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.991511                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65083.047945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 65083.047945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.misses::cpu.data          1779001                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total             1779001                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data 154404850000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total   154404850000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data        1779001                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total           1779001                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 86793.009110                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 86793.009110                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data      1779001                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total         1779001                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data 136614840000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total 136614840000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 76793.009110                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 76793.009110                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.misses::cpu.data          105                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total             105                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data      8376500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total      8376500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           105                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 79776.190476                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 79776.190476                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data          105                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total          105                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      7326500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      7326500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69776.190476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 69776.190476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks           55                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total               55                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks           55                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total           55                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks      1778004                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total          1778004                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks      1778004                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total      1778004                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 32497.788716                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                      3557838                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                    1779697                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.999126                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks       0.109363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst         8.870410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data     32488.808944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.000271                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.991480                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.991754                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  165                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                 1499                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::2                14980                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::3                16124                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                   30242457                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                  30242457                       # Number of data accesses (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples   1746260.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       584.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples   1779106.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000025246500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds       108973                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds       108973                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState             5109189                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState            1643187                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                     1779690                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                    1746260                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                   1779690                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                  1746260                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6               1779690                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6              1746260                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                 1068014                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                  711669                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                    666                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                    669                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                  65479                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                 109946                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                 108977                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                 108975                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                 108976                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                 108974                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                 108974                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                 108973                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                 138293                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                 108985                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                 108975                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                 108973                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                 114465                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                 108974                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                 117986                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                 108973                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples       108973                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean      16.331412                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::gmean     16.000757                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev    100.047935                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-2047       108972    100.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total        108973                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples       108973                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean      16.024483                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     16.021870                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::stdev      0.311837                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::16           108304     99.39%     99.39% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.39% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.39% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::20              663      0.61%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total        108973                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys               113900160                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys            111760640                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              1067824608.17009187                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              1047766408.90441847                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                  106665592000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      30251.59                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        37376                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data    113862784                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks    111759104                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 350403.481039581995                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 1067474204.689052224159                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 1047752008.761362075806                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          584                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data      1779106                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks      1746260                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     14115750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data  63388435750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks 2611300776500                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     24170.80                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     35629.38                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks   1495367.69                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        37376                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data    113862784                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total      113900160                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        37376                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        37376                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks    111760640                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total    111760640                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          584                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data      1779106                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total         1779690                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks      1746260                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total        1746260                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst         350403                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data     1067474205                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total        1067824608                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst       350403                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total        350403                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks   1047766409                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total       1047766409                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks   1047766409                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst        350403                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data    1067474205                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total       2115591017                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts              1779690                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts             1746236                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0       111299                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1       111288                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2       111142                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3       111177                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4       111229                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5       111184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6       111121                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7       111136                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8       111203                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9       111306                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10       111238                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11       111233                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12       111248                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13       111257                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14       111276                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15       111353                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1       109170                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2       109056                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3       109060                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4       109110                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5       109109                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6       109062                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7       109076                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8       109121                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15       109184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat             30033364000                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat            8898450000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat        63402551500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                16875.62                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           35625.62                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits             1613750                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits            1620889                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            90.68                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           92.82                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples       291286                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   774.697802                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   579.738045                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   371.217394                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127        32119     11.03%     11.03% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255        25765      8.85%     19.87% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383         9391      3.22%     23.10% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511         3774      1.30%     24.39% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639         3091      1.06%     25.45% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767         4038      1.39%     26.84% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895        14499      4.98%     31.82% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023        45817     15.73%     47.55% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151       152792     52.45%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total       291286                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead             113900160                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten          111759104                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW             1067.824608                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW             1047.752009                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                   16.53                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                8.34                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               8.19                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               91.74                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy      1037606220                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy       551496990                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy     6351572640                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy    4556156940                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 8419953360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy  25899266130                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy  19149684960                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy   65965737240                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   618.434930                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48816067000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   3561740000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54287800000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy      1042182960                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy       553933380                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy     6355413960                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy    4559194980                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 8419953360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy  26139582120                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy  18947313600                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy   66017574360                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   618.920908                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48190628750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   3561740000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54913238250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 689                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty       1746260                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict               135                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq            1779001                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp           1779001                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            689                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5305782                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                 5305782                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    225660800                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                225660800                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples            1779697                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                  1779697    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total              1779697                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy         11044899000                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy         9277118250                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests        3526092                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests      1746395                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                694                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty      3524264                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean           55                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict              754                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq           1779001                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp          1779001                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            589                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           105                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1233                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5336315                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                5337548                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        41216                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    227655040                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total               227696256                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                         1746929                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                 111760640                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples           3526631                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000152                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.012316                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                 3526096     99.98%     99.98% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                     535      0.02%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total             3526631                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 106665607000                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy         3556982000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            883500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy        2668662500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests       3557846                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests      1778144                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops             534                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops          534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                       180984024                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        32347190                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/result/base/mcf/config.ini b/result/base/mcf/config.ini
new file mode 100644
index 0000000..dc35b62
--- /dev/null
+++ b/result/base/mcf/config.ini
@@ -0,0 +1,1423 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross inp.in
+cwd=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/run/
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=inp.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=64
+eventq_index=0
+size=2097152
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/result/base/mcf/config.json b/result/base/mcf/config.json
new file mode 100644
index 0000000..290eea2
--- /dev/null
+++ b/result/base/mcf/config.json
@@ -0,0 +1,1945 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross",
+                            "inp.in"
+                        ],
+                        "cwd": "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/run/",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "inp.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": null,
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "BaseSetAssoc",
+                "cxx_class": "gem5::BaseSetAssoc",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 64,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 64,
+                    "eventq_index": 0,
+                    "size": 2097152
+                },
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 2097152,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/result/base/mcf/fs/proc/cpuinfo b/result/base/mcf/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/result/base/mcf/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/result/base/mcf/fs/proc/stat b/result/base/mcf/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/result/base/mcf/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/result/base/mcf/fs/sys/devices/system/cpu/online b/result/base/mcf/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/base/mcf/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/base/mcf/fs/sys/devices/system/cpu/possible b/result/base/mcf/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/base/mcf/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/base/mcf/inp.out b/result/base/mcf/inp.out
new file mode 100644
index 0000000..3148e59
--- /dev/null
+++ b/result/base/mcf/inp.out
@@ -0,0 +1,7 @@
+
+MCF SPEC CPU2006 version 1.10
+Copyright (c) 1998-2000 Zuse Institut Berlin (ZIB)
+Copyright (c) 2000-2002 Andreas Loebel & ZIB
+Copyright (c) 2003-2005 Andreas Loebel
+
+read error, exit
diff --git a/result/base/mcf/lbm.out b/result/base/mcf/lbm.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/base/mcf/ref.out b/result/base/mcf/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/base/mcf/stats.txt b/result/base/mcf/stats.txt
new file mode 100644
index 0000000..24b6a3d
--- /dev/null
+++ b/result/base/mcf/stats.txt
@@ -0,0 +1,971 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.000054                       # Number of seconds simulated (Second)
+simTicks                                     53962500                       # Number of ticks simulated (Tick)
+finalTick                                    53962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                      0.07                       # Real time elapsed on the host (Second)
+hostTickRate                                730965070                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8721268                       # Number of bytes of host memory used (Byte)
+simInsts                                         7816                       # Number of instructions simulated (Count)
+simOps                                           9410                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   105128                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     126544                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                           107925                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                              7816                       # Number of instructions committed (Count)
+system.cpu.numOps                                9410                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                       1717                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                              13.808214                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.072421                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            4      0.04%      0.04% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu           6516     69.25%     69.29% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult             4      0.04%     69.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              3      0.03%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            19      0.20%     69.56% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     69.56% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            12      0.13%     69.69% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            16      0.17%     69.86% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     69.86% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           13      0.14%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead          1241     13.19%     83.19% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite         1582     16.81%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total            9410                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                    3233                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted              2177                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               566                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups                 1423                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                     491                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.345046                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                     307                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             135                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              129                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           55                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data           2663                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total              2663                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data          2672                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total             2672                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data          284                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total             284                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data          286                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total            286                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data     22786000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total     22786000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data     22786000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total     22786000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data         2947                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total          2947                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data         2958                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total         2958                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.096369                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.096369                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.096687                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.096687                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 80232.394366                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 80232.394366                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 79671.328671                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 79671.328671                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.demandMshrHits::cpu.data           76                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total            76                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data           76                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total           76                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data          208                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total          208                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data          210                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total          210                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data     16701500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total     16701500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data     16886500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total     16886500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.070580                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.070580                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.070994                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.070994                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80295.673077                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 80295.673077                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80411.904762                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 80411.904762                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                      0                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           35                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           35                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       100500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total       100500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           36                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           36                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.027778                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.027778                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       100500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total       100500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        99500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        99500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.027778                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        99500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        99500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data         1297                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total            1297                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          104                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           104                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data      8490500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total      8490500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data         1401                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total         1401                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.074233                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.074233                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81639.423077                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 81639.423077                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data           97                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total           97                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      7844500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total      7844500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.069236                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.069236                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 80871.134021                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 80871.134021                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data            9                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total             9                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           11                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           11                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.181818                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.181818                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.181818                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.181818                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           36                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           36                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           36                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           36                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data           13                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total           13                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data       410000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total       410000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data           13                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total           13                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31538.461538                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31538.461538                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data           13                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total           13                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       397000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total       397000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30538.461538                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30538.461538                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data         1366                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total           1366                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data          167                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total          167                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data     13885500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total     13885500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data         1533                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total         1533                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.108937                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.108937                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83146.706587                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 83146.706587                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data           69                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total           69                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data           98                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total           98                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      8460000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total      8460000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.063927                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.063927                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86326.530612                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86326.530612                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse           126.119094                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs                 2954                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs                211                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs                     14                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data   126.119094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.123163                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.123163                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024          211                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024     0.206055                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses               6271                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses              6271                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions                8758                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                  76                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions               1809                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions               865                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst           2918                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total              2918                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst          2918                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total             2918                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          532                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             532                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          532                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            532                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     40425000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     40425000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     40425000                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     40425000                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst         3450                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total          3450                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst         3450                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total         3450                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.154203                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.154203                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.154203                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.154203                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 75986.842105                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 75986.842105                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 75986.842105                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 75986.842105                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks           39                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total                39                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          532                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          532                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          532                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          532                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     39894000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     39894000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     39894000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     39894000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.154203                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.154203                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.154203                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.154203                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74988.721805                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 74988.721805                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74988.721805                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 74988.721805                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                     39                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst         2918                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total            2918                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          532                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           532                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     40425000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     40425000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst         3450                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total         3450                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.154203                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.154203                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75986.842105                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 75986.842105                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          532                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          532                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     39894000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     39894000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.154203                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.154203                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74988.721805                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 74988.721805                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           242.828821                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs                 3449                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                531                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs               6.495292                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   242.828821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.237138                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.237138                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          492                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::1          378                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.480469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses               7431                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses              7431                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                     7816                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                       9410                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                      8                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                         9                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                     8                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
+system.l2.overallHits::total                        9                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  524                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                  197                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                     721                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 524                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data                 197                       # number of overall misses (Count)
+system.l2.overallMisses::total                    721                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        39010500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data        16280000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total           55290500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       39010500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data       16280000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total          55290500                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                532                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data                198                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                   730                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               532                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data               198                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                  730                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.984962                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.994949                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.987671                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.984962                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.994949                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.987671                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 74447.519084                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 82639.593909                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76685.852982                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 74447.519084                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 82639.593909                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76685.852982                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.demandMshrMisses::cpu.inst              524                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data              197                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total                 721                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             524                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data             197                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total                721                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     33780500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data     14310000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total       48090500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     33780500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data     14310000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total      48090500                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.984962                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.994949                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.987671                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.984962                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.994949                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.987671                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 64466.603053                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 72639.593909                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66699.722607                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 64466.603053                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 72639.593909                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66699.722607                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                              0                       # number of replacements (Count)
+system.l2.InvalidateReq.misses::cpu.data           13                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total              13                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data           13                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total            13                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data           13                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total           13                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data       247500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total       247500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19038.461538                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19038.461538                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst               8                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                  8                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           524                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              524                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     39010500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     39010500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          532                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            532                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.984962                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.984962                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74447.519084                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 74447.519084                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          524                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          524                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     33780500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     33780500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.984962                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.984962                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64466.603053                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 64466.603053                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.misses::cpu.data               98                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total                  98                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data      8312500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total        8312500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data             98                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total                98                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 84821.428571                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 84821.428571                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data           98                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total              98                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data      7332500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total      7332500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74821.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 74821.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data           99                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total              99                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data      7967500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total      7967500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           100                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.990000                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.990000                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 80479.797980                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 80479.797980                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data           99                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total           99                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      6977500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      6977500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.990000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.990000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70479.797980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 70479.797980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks           39                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total               39                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks           39                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total           39                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                   373.911871                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                          768                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                        720                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.066667                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::cpu.inst       253.201274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data       120.710597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.007727                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.003684                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.011411                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024            720                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  123                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                  597                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024         0.021973                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                       6976                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                      6976                       # Number of data accesses (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples       197.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000000570500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState                1448                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                         720                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                       720                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                   720                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                     625                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                      88                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                   46080                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              853926337.73453796                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                      53884000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      74838.89                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        33472                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data        12608                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 620282603.659949064255                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 233643734.074588835239                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          523                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data          197                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     12379500                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data      6187000                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     23670.17                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     31406.09                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        33472                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data        12608                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total          46080                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        33472                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        33472                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          523                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data          197                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total             720                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst      620282604                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data      233643734                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total         853926338                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst    620282604                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total     620282604                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst     620282604                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data     233643734                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total        853926338                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                  720                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0           59                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1           65                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2           25                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3           68                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6           33                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7           42                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9           21                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10           24                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11           14                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12           70                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13           42                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14           29                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15           69                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                 5066500                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat               3600000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat           18566500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 7036.81                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25786.81                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits                 574                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            79.72                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples          134                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   313.313433                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   211.550586                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   278.280770                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127           36     26.87%     26.87% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255           32     23.88%     50.75% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383           25     18.66%     69.40% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511           11      8.21%     77.61% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639            9      6.72%     84.33% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767            5      3.73%     88.06% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895            7      5.22%     93.28% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.75%     94.03% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151            8      5.97%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total          134                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                 46080                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW              853.926338                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                    6.67                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                6.67                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               79.72                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy          685440                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy          341550                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy        2998800                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy     24268320                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy       285120                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy      32267070                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   597.953579                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       561000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT     51841500                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy          357000                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy          166980                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy        2142000                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy     22602780                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy      1687680                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy      30644280                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   567.881028                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4228000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT     48174500                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 622                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq                 98                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp                98                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            622                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq             13                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1453                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                    1453                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        46080                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                    46080                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples                733                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                      733    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total                  733                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy              847500                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy            3830000                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests            733                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                631                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean           39                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq                98                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp               98                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            532                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           100                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq            13                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp           13                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1102                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          422                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                   1524                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36480                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12672                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total                   49152                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                               0                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples               743                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.005384                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.073224                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                     739     99.46%     99.46% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                       4      0.54%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total                 743                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     53962500                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy             430000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            796500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy            303500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests           782                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                           90074                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                           17851                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/result/compressed/lbm_comp/config.ini b/result/compressed/lbm_comp/config.ini
new file mode 100644
index 0000000..8ab5e05
--- /dev/null
+++ b/result/compressed/lbm_comp/config.ini
@@ -0,0 +1,1438 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross 20 reference.dat 0 1 /home/min/a/ece565/benchspec-2020/CPU2006/470.lbm//data/ref/input/100_100_130_ldc.of
+cwd=/home/min/a/cho620/group11_ece565
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=lbm.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.l2.compressor
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=4194304
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=128
+eventq_index=0
+size=4194304
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/result/compressed/lbm_comp/config.json b/result/compressed/lbm_comp/config.json
new file mode 100644
index 0000000..81f5c77
--- /dev/null
+++ b/result/compressed/lbm_comp/config.json
@@ -0,0 +1,1966 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross",
+                            "20",
+                            "reference.dat",
+                            "0",
+                            "1",
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm//data/ref/input/100_100_130_ldc.of"
+                        ],
+                        "cwd": "/home/min/a/cho620/group11_ece565",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/470.lbm/exe/lbm_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "lbm.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": {
+                "type": "FPC",
+                "cxx_class": "gem5::compression::FPC",
+                "name": "compressor",
+                "path": "system.l2.compressor",
+                "block_size": 64,
+                "chunk_size_bits": 32,
+                "comp_chunks_per_cycle": 8,
+                "comp_extra_latency": 1,
+                "decomp_chunks_per_cycle": 4,
+                "decomp_extra_latency": 1,
+                "dictionary_size": 1,
+                "eventq_index": 0,
+                "size_threshold_percentage": 50,
+                "zero_run_bits": 3
+            },
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "CompressedTags",
+                "cxx_class": "gem5::CompressedTags",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 128,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 128,
+                    "eventq_index": 0,
+                    "size": 4194304
+                },
+                "max_compression_ratio": 2,
+                "num_blocks_per_sector": 2,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 4194304,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/result/compressed/lbm_comp/fs/proc/cpuinfo b/result/compressed/lbm_comp/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/result/compressed/lbm_comp/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/result/compressed/lbm_comp/fs/proc/stat b/result/compressed/lbm_comp/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/result/compressed/lbm_comp/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/result/compressed/lbm_comp/fs/sys/devices/system/cpu/online b/result/compressed/lbm_comp/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/compressed/lbm_comp/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/compressed/lbm_comp/fs/sys/devices/system/cpu/possible b/result/compressed/lbm_comp/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/compressed/lbm_comp/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/compressed/lbm_comp/inp.out b/result/compressed/lbm_comp/inp.out
new file mode 100644
index 0000000..3148e59
--- /dev/null
+++ b/result/compressed/lbm_comp/inp.out
@@ -0,0 +1,7 @@
+
+MCF SPEC CPU2006 version 1.10
+Copyright (c) 1998-2000 Zuse Institut Berlin (ZIB)
+Copyright (c) 2000-2002 Andreas Loebel & ZIB
+Copyright (c) 2003-2005 Andreas Loebel
+
+read error, exit
diff --git a/result/compressed/lbm_comp/lbm.out b/result/compressed/lbm_comp/lbm.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/compressed/lbm_comp/ref.out b/result/compressed/lbm_comp/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/compressed/lbm_comp/stats.txt b/result/compressed/lbm_comp/stats.txt
new file mode 100644
index 0000000..287426b
--- /dev/null
+++ b/result/compressed/lbm_comp/stats.txt
@@ -0,0 +1,1038 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.105110                       # Number of seconds simulated (Second)
+simTicks                                 105110021000                       # Number of ticks simulated (Tick)
+finalTick                                105110021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                    140.53                       # Real time elapsed on the host (Second)
+hostTickRate                                747968009                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8737912                       # Number of bytes of host memory used (Byte)
+simInsts                                     10000000                       # Number of instructions simulated (Count)
+simOps                                       22809759                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                    71160                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     162315                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                        210220042                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
+system.cpu.numOps                            22809759                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                      29733                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                              21.022004                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.047569                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu        8547083     37.47%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult            35      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              3      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            2      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            5      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            50      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            75      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            72      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           50      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     37.47% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead          1635      0.01%     37.48% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite     14260731     62.52%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total        22809759                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                  715407                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted            714182                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               636                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups               713186                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                  712231                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.998661                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                     374                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             160                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              131                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           65                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data       11389677                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total          11389677                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data      11389701                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total         11389701                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data      2845102                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total         2845102                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data      2845104                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total        2845104                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data 194014839000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total 194014839000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data 194014839000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total 194014839000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data     14234779                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total      14234779                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data     14234805                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total     14234805                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.199870                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.199870                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.199870                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.199870                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 68192.577630                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 68192.577630                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 68192.529693                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 68192.529693                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.writebacks::writebacks      1778004                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total           1778004                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrHits::cpu.data      1065992                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total       1065992                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data      1065992                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total      1065992                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data      1779110                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total      1779110                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data      1779112                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total      1779112                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data 156877464500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total 156877464500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data 156877649500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total 156877649500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.124983                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.124983                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.124983                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.124983                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 88177.495770                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 88177.495770                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 88177.500630                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 88177.500630                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                1778089                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           13                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           13                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        72000                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total        72000                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        72000                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total        72000                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        71000                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        71000                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        71000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        71000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data         1746                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total            1746                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          112                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           112                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data      9244000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total      9244000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data         1858                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total         1858                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.060280                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.060280                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 82535.714286                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 82535.714286                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data           10                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data          102                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total          102                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      8279000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total      8279000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054898                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.054898                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data           24                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total            24                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           26                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           26                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           14                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           14                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           14                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data            7                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data       221000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total       221000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31571.428571                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31571.428571                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            7                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       214000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total       214000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30571.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30571.428571                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data     11387931                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total       11387931                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data      2844983                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total      2844983                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data 194005374000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total 194005374000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data     14232914                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total     14232914                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.199888                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.199888                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68192.103081                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 68192.103081                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data      1065982                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total      1065982                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1779001                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total      1779001                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 156868971500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total 156868971500                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124992                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.124992                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88178.124408                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88178.124408                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1023.302081                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs             13168841                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs            1779113                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs               7.401914                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data  1023.302081                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.999318                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.999318                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0          171                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          853                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses           30248779                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses          30248779                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions             1461644                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                 303                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions               2325                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions           1479828                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst        2933461                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total           2933461                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst       2933461                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total          2933461                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          589                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             589                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          589                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            589                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     45374500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     45374500                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     45374500                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     45374500                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst      2934050                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total       2934050                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst      2934050                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total      2934050                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.000201                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.000201                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.000201                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.000201                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 77036.502547                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 77036.502547                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 77036.502547                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 77036.502547                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks           55                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total                55                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          589                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          589                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          589                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          589                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     44785500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     44785500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     44785500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     44785500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.000201                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.000201                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.000201                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.000201                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 76036.502547                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                     55                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst      2933461                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total         2933461                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          589                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           589                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     45374500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     45374500                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst      2934050                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total      2934050                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.000201                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.000201                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77036.502547                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 77036.502547                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          589                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          589                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     44785500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     44785500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.000201                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76036.502547                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 76036.502547                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           533.851539                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs              2934050                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                589                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs            4981.409168                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   533.851539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.521339                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.521339                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          534                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::4          534                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.521484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses            5868689                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses           5868689                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                   22809759                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                      5                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                         5                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                     5                       # number of overall hits (Count)
+system.l2.overallHits::total                        5                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  584                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data              1779106                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                 1779690                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 584                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data             1779106                       # number of overall misses (Count)
+system.l2.overallMisses::total                1779690                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        43848500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data    154208845500                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total       154252694000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       43848500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data   154208845500                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total      154252694000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                589                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data            1779106                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total               1779695                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               589                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data           1779106                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total              1779695                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.991511                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.999997                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.991511                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.999997                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 75083.047945                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 86677.716505                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    86673.911749                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 75083.047945                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 86677.716505                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   86673.911749                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.writebacks::writebacks              1749332                       # number of writebacks (Count)
+system.l2.writebacks::total                   1749332                       # number of writebacks (Count)
+system.l2.demandMshrMisses::cpu.inst              584                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data          1779106                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total             1779690                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             584                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data         1779106                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total            1779690                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     38008500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data 136417785500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total   136455794000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     38008500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data 136417785500                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total  136455794000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.991511                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.999997                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.991511                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.999997                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 65083.047945                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 76677.716505                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 76673.911749                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 65083.047945                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 76677.716505                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 76673.911749                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                        1749958                       # number of replacements (Count)
+system.l2.dataExpansions                      1777921                       # number of data expansions (Count)
+system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data       133000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total       133000                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst               5                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                  5                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           584                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              584                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     43848500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     43848500                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            589                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.991511                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.991511                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 75083.047945                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 75083.047945                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          584                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          584                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     38008500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     38008500                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.991511                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.991511                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65083.047945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 65083.047945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.misses::cpu.data          1779001                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total             1779001                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data 154200469000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total   154200469000                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data        1779001                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total           1779001                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 86678.123846                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 86678.123846                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data      1779001                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total         1779001                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data 136410459000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total 136410459000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 76678.123846                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 76678.123846                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.misses::cpu.data          105                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total             105                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data      8376500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total      8376500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           105                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 79776.190476                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 79776.190476                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data          105                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total          105                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      7326500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      7326500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69776.190476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 69776.190476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks           55                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total               55                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks           55                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total           55                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackDirty.hits::writebacks      1778004                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.hits::total          1778004                       # number of WritebackDirty hits (Count)
+system.l2.WritebackDirty.accesses::writebacks      1778004                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.WritebackDirty.accesses::total      1778004                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2.compressor.compressions             3557749                       # Total number of compressions (Count)
+system.l2.compressor.failedCompressions       1778602                       # Total number of failed compressions (Count)
+system.l2.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.l2.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.l2.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.l2.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.l2.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.l2.compressor.compressionSize::16      1779019                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.l2.compressor.compressionSize::32            4                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.l2.compressor.compressionSize::64           22                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.l2.compressor.compressionSize::128           40                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.l2.compressor.compressionSize::256           62                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.l2.compressor.compressionSize::512      1778602                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.l2.compressor.compressionSizeBits    932009489                       # Total compressed data size (Bit)
+system.l2.compressor.avgCompressionSizeBits   261.966060                       # Average compression size ((Bit/Count))
+system.l2.compressor.decompressions                82                       # Total number of decompressions (Count)
+system.l2.compressor.patterns::ZERO_RUN      29888589                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.l2.compressor.patterns::SignExtended4Bits          176                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.l2.compressor.patterns::SignExtended1Byte          194                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.l2.compressor.patterns::SignExtendedHalfword           56                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.l2.compressor.patterns::ZeroPaddedHalfword          255                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.l2.compressor.patterns::SignExtendedTwoHalfwords            6                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.l2.compressor.patterns::RepBytes        711165                       # Number of data entries that match pattern RepBytes (Count)
+system.l2.compressor.patterns::Uncompressed     26323543                       # Number of data entries that match pattern Uncompressed (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                 28953.725517                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                      3557838                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                    1779697                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.999126                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::writebacks       0.116525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.inst         7.448565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data     29457.746774                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.000114                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.449490                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.449605                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024          29696                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  171                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                  853                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::4                28672                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024         0.453125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                   30242457                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                  58705217                       # Number of data accesses (Count)
+system.l2.tags.evictionsReplacement::0        1807660                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.l2.tags.evictionsReplacement::1        1749915                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.l2.tags.evictionsReplacement::2             43                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_writebacks::samples   1749330.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.inst::samples       584.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples   1779106.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000053532500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds       106531                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds       106531                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState             5043427                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState            1650801                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                     1779690                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                    1749330                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                   1779690                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                  1749330                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6               1779690                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6              1749330                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                 1068014                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                  711669                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                  12125                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                  15615                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                  54520                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                  97504                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                 112018                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                 110796                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                 110245                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                 109561                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                 117653                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                 111418                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                 116635                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                 108503                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                 125064                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                 110192                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                 113365                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                 109895                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                 106956                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                 106531                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                    719                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.rdPerTurnAround::samples       106531                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::mean      16.705776                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::gmean     16.405848                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::stdev     80.656985                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::0-1023       106530    100.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.rdPerTurnAround::total        106531                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrls.wrPerTurnAround::samples       106531                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::mean      16.420648                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::gmean     16.395632                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::stdev      0.938621                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::16            87394     82.04%     82.04% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::17             1733      1.63%     83.66% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::18             9133      8.57%     92.24% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::19             8271      7.76%    100.00% # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.wrPerTurnAround::total        106531                       # Writes before turning the bus around for reads (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys               113900160                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys            111957120                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              1083627982.53079987                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys              1065142209.41883361                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                  105109943000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      29784.46                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        37376                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data    113862784                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorWriteBytes::writebacks    111955712                       # Per-requestor bytes write to memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 355589.311508176732                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 1083272393.219291687012                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorWriteRate::writebacks 1065128813.931071400642                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          584                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data      1779106                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorWriteAccesses::writebacks      1749330                       # Per-requestor write serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     14115750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data  60225789770                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorWriteTotalLat::writebacks 2592068209020                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     24170.80                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     33851.72                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorWriteAvgLat::writebacks   1481749.13                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        37376                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data    113862784                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total      113900160                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        37376                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        37376                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::writebacks    111957120                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.bytesWritten::total    111957120                       # Number of bytes written to this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          584                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data      1779106                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total         1779690                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::writebacks      1749330                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.numWrites::total        1749330                       # Number of write requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst         355589                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data     1083272393                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total        1083627983                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst       355589                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total        355589                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::writebacks   1065142209                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwWrite::total       1065142209                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::writebacks   1065142209                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst        355589                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data    1083272393                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total       2148770192                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts              1779690                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts             1749308                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0       111299                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1       111288                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2       111142                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3       111177                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4       111229                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5       111184                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6       111121                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7       111136                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8       111203                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9       111306                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10       111238                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11       111233                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12       111248                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13       111257                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14       111276                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15       111353                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3       109316                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4       109366                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5       109365                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6       109318                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7       109332                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8       109377                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9       109424                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10       109314                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15       109312                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat             26870718020                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat            8898450000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat        60239905520                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                15098.54                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           33848.54                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits             1655745                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits            1618218                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            93.04                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate           92.51                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples       255033                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   885.589175                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   794.651432                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   274.129044                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127         4824      1.89%      1.89% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255        10772      4.22%      6.12% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383         9366      3.67%      9.79% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511         8866      3.48%     13.26% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639         6836      2.68%     15.94% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767         7532      2.95%     18.90% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895         9691      3.80%     22.70% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023         9456      3.71%     26.41% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151       187690     73.59%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total       255033                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead             113900160                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten          111955712                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW             1083.627983                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW             1065.128814                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                   16.79                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                8.47                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               8.32                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               92.77                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy       910549920                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy       483961170                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy     6351572640                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy    4565584260                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 8297025360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy  44097759870                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy   3227292480                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy   67933745700                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   646.310837                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7477528750                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   3509740000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  94122752250                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy       910399980                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy       483889065                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy     6355413960                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy    4565803500                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 8297025360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy  44139301470                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy   3192310080                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy   67944143415                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   646.409760                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7387477255                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   3509740000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  94212803745                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 689                       # Transaction distribution (Count)
+system.membus.transDist::WritebackDirty       1749330                       # Transaction distribution (Count)
+system.membus.transDist::CleanEvict               135                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq            1779001                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp           1779001                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            689                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5308852                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                 5308852                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    225857280                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                225857280                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples            1779697                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                  1779697    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total              1779697                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy         10890321860                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy         9283221740                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests        3529162                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests      1749465                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                694                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackDirty      3527336                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean           55                       # Transaction distribution (Count)
+system.tol2bus.transDist::CleanEvict              754                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq           1779001                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp          1779001                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            589                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           105                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1233                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5336315                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                5337548                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        41216                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    227655040                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total               227696256                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                         1750001                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                 111957248                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples           3529703                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.000152                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.012310                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                 3529168     99.98%     99.98% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                     535      0.02%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total             3529703                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 105110021000                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy         3556982000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            883500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy        2668662500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests       3557846                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests      1778144                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops             534                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops          534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                       177872723                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                        32347319                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/result/compressed/mcf/config.ini b/result/compressed/mcf/config.ini
new file mode 100644
index 0000000..5283061
--- /dev/null
+++ b/result/compressed/mcf/config.ini
@@ -0,0 +1,1438 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 tol2bus voltage_domain workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=false
+init_param=0
+m5ops_base=0
+mem_mode=timing
+mem_ranges=0:8589934592
+memories=system.mem_ctrls.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=
+redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=system.workload
+system_port=system.membus.cpu_side_ports[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=BaseMinorCPU
+children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+decoder=system.cpu.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+max_insts_all_threads=0
+max_insts_any_thread=10000000
+mmu=system.cpu.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=system.cpu.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=system
+threadPolicy=RoundRobin
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=TournamentBP
+children=indirectBranchPred
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+indirectBranchPred=system.cpu.branchPred.indirectBranchPred
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+
+[system.cpu.branchPred.indirectBranchPred]
+type=SimpleIndirectPredictor
+eventq_index=0
+indirectGHRBits=13
+indirectHashGHR=true
+indirectHashTargets=true
+indirectPathLength=3
+indirectSets=256
+indirectTagSize=16
+indirectWays=2
+instShiftAmt=2
+numThreads=1
+
+[system.cpu.dcache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.dcache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.dcache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.cpu.dcache_port
+mem_side=system.tol2bus.cpu_side_ports[1]
+
+[system.cpu.dcache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.dcache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.dcache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.dcache.tags.indexing_policy
+power_model=
+power_state=system.cpu.dcache.tags.power_state
+replacement_policy=system.cpu.dcache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.dcache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.dcache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.decoder]
+type=ArmDecoder
+dvm_enabled=false
+eventq_index=0
+isa=system.cpu.isa
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 system.cpu.executeFuncUnits.funcUnits7
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatReduceCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAes
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAesMix
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha1Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSha256Hash2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma2
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShaSigma3
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdPredAlu
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Pred
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses timings
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits6.timings
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1 opClasses2 opClasses3
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemRead
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMemWrite
+
+[system.cpu.executeFuncUnits.funcUnits6.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits6.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits7]
+type=MinorFU
+children=opClasses
+cantForwardFromFUIndices=
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=Cache
+children=power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=Null
+data_latency=2
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=true
+max_miss_count=0
+move_contractions=true
+mshrs=4
+power_model=
+power_state=system.cpu.icache.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.cpu.icache.replacement_policy
+response_latency=2
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=true
+cpu_side=system.cpu.icache_port
+mem_side=system.tol2bus.cpu_side_ports[0]
+
+[system.cpu.icache.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.cpu.icache.tags]
+type=BaseSetAssoc
+children=indexing_policy power_state
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=64
+eventq_index=0
+indexing_policy=system.cpu.icache.tags.indexing_policy
+power_model=
+power_state=system.cpu.icache.tags.power_state
+replacement_policy=system.cpu.icache.replacement_policy
+sequential_access=false
+size=65536
+system=system
+tag_latency=2
+warmup_percentage=0
+
+[system.cpu.icache.tags.indexing_policy]
+type=SetAssociative
+assoc=2
+entry_size=64
+eventq_index=0
+size=65536
+
+[system.cpu.icache.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+children=release_se
+decoderFlavor=Generic
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=15790086
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=268435456
+id_aa64isar1_el1=16846864
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=1052704
+id_aa64mmfr2_el1=65552
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=285212672
+id_isar6=1
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_mmfr4=0
+impdef_nop=false
+midr=0
+pmu=Null
+release_se=system.cpu.isa.release_se
+sve_vl_se=1
+system=system
+
+[system.cpu.isa.release_se]
+type=ArmRelease
+eventq_index=0
+extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME
+
+[system.cpu.mmu]
+type=ArmMMU
+children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
+dtb=system.cpu.mmu.dtb
+dtb_walker=system.cpu.mmu.dtb_walker
+eventq_index=0
+itb=system.cpu.mmu.itb
+itb_walker=system.cpu.mmu.itb_walker
+release_se=system.cpu.isa.release_se
+stage2_dtb=system.cpu.mmu.stage2_dtb
+stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
+stage2_itb=system.cpu.mmu.stage2_itb
+stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
+sys=system
+
+[system.cpu.mmu.dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[3]
+
+[system.cpu.mmu.dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=false
+next_level=system.cpu.mmu.l2_shared
+partial_levels=
+size=64
+sys=system
+
+[system.cpu.mmu.itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[2]
+
+[system.cpu.mmu.itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.l2_shared]
+type=ArmTLB
+entry_type=unified
+eventq_index=0
+is_stage2=false
+next_level=Null
+partial_levels=L2
+size=1280
+sys=system
+
+[system.cpu.mmu.stage2_dtb]
+type=ArmTLB
+entry_type=data
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_dtb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_dtb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[5]
+
+[system.cpu.mmu.stage2_dtb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.mmu.stage2_itb]
+type=ArmTLB
+entry_type=instruction
+eventq_index=0
+is_stage2=true
+next_level=Null
+partial_levels=
+size=32
+sys=system
+
+[system.cpu.mmu.stage2_itb_walker]
+type=ArmTableWalker
+children=power_state
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+power_model=
+power_state=system.cpu.mmu.stage2_itb_walker.power_state
+sys=system
+port=system.tol2bus.cpu_side_ports[4]
+
+[system.cpu.mmu.stage2_itb_walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.cpu.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=Process
+cmd=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross inp.in
+cwd=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/run/
+drivers=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross
+gid=100
+input=cin
+kvmInSE=false
+maxStackSize=67108864
+output=inp.out
+pgid=100
+pid=100
+ppid=0
+release=5.1.0
+simpoint=0
+system=system
+uid=100
+useArchPT=false
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.cpu_voltage_domain
+
+[system.cpu_voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.l2]
+type=Cache
+children=compressor power_state replacement_policy tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
+compressor=system.l2.compressor
+data_latency=20
+demand_mshr_reserve=1
+eventq_index=0
+is_read_only=false
+max_miss_count=0
+move_contractions=true
+mshrs=20
+power_model=
+power_state=system.l2.power_state
+prefetch_on_access=false
+prefetch_on_pf_hit=false
+prefetcher=Null
+replace_expansions=true
+replacement_policy=system.l2.replacement_policy
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tag_latency=20
+tags=system.l2.tags
+tgts_per_mshr=12
+warmup_percentage=0
+write_allocator=Null
+write_buffers=8
+writeback_clean=false
+cpu_side=system.tol2bus.mem_side_ports[0]
+mem_side=system.membus.cpu_side_ports[1]
+
+[system.l2.compressor]
+type=FPC
+block_size=64
+chunk_size_bits=32
+comp_chunks_per_cycle=8
+comp_extra_latency=1
+decomp_chunks_per_cycle=4
+decomp_extra_latency=1
+dictionary_size=1
+eventq_index=0
+size_threshold_percentage=50
+zero_run_bits=3
+
+[system.l2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.l2.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[system.l2.tags]
+type=CompressedTags
+children=indexing_policy power_state
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+entry_size=128
+eventq_index=0
+indexing_policy=system.l2.tags.indexing_policy
+max_compression_ratio=2
+num_blocks_per_sector=2
+power_model=
+power_state=system.l2.tags.power_state
+replacement_policy=system.l2.replacement_policy
+sequential_access=false
+size=4194304
+system=system
+tag_latency=20
+warmup_percentage=0
+
+[system.l2.tags.indexing_policy]
+type=SetAssociative
+assoc=8
+entry_size=128
+eventq_index=0
+size=4194304
+
+[system.l2.tags.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls]
+type=MemCtrl
+children=dram power_state
+clk_domain=system.clk_domain
+command_window=10000
+dram=system.mem_ctrls.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=system.mem_ctrls.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=system
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.mem_side_ports[0]
+
+[system.mem_ctrls.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.055
+IDD02=0.0
+IDD2N=0.032
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.032
+IDD2P12=0.0
+IDD3N=0.038
+IDD3N2=0.0
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.038
+IDD3P12=0.0
+IDD4R=0.157
+IDD4R2=0.0
+IDD4W=0.125
+IDD4W2=0.0
+IDD5=0.23500000000000001
+IDD52=0.0
+IDD6=0.02
+IDD62=0.0
+VDD=1.5
+VDD2=0.0
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=0
+banks_per_rank=8
+beats_per_clock=2
+burst_length=8
+clk_domain=system.clk_domain
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=system.mem_ctrls.dram.power_state
+range=0:8589934592
+ranks_per_channel=2
+read_buffer_size=32
+tAAD=1250
+tBURST=5000
+tBURST_MAX=5000
+tBURST_MIN=5000
+tCCD_L=0
+tCCD_L_WR=0
+tCK=1250
+tCL=13750
+tCS=2500
+tCWL=13750
+tPPD=0
+tRAS=35000
+tRCD=13750
+tRCD_WR=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tWTR_L=7500
+tXAW=30000
+tXP=6000
+tXPDLL=0
+tXS=270000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=64
+
+[system.mem_ctrls.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.mem_ctrls.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.clk_domain
+eventq_index=0
+forward_latency=4
+frontend_latency=3
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=true
+point_of_unification=true
+power_model=
+power_state=system.membus.power_state
+response_latency=2
+snoop_filter=system.membus.snoop_filter
+snoop_response_latency=4
+system=system
+use_default_range=false
+width=16
+cpu_side_ports=system.system_port system.l2.mem_side
+mem_side_ports=system.mem_ctrls.port
+
+[system.membus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.membus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=1
+max_capacity=8388608
+system=system
+
+[system.redirect_paths0]
+type=RedirectPath
+app_path=/proc
+eventq_index=0
+host_paths=m5out/fs/proc
+
+[system.redirect_paths1]
+type=RedirectPath
+app_path=/sys
+eventq_index=0
+host_paths=m5out/fs/sys
+
+[system.redirect_paths2]
+type=RedirectPath
+app_path=/tmp
+eventq_index=0
+host_paths=m5out/fs/tmp
+
+[system.redirect_paths3]
+type=RedirectPath
+app_path=/lib64
+eventq_index=0
+host_paths=/package/gcc/8.3.0/lib64
+
+[system.tol2bus]
+type=CoherentXBar
+children=power_state snoop_filter
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_latency=0
+frontend_latency=1
+header_latency=1
+max_outstanding_snoops=512
+max_routing_table_size=512
+point_of_coherency=false
+point_of_unification=true
+power_model=
+power_state=system.tol2bus.power_state
+response_latency=1
+snoop_filter=system.tol2bus.snoop_filter
+snoop_response_latency=1
+system=system
+use_default_range=false
+width=32
+cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
+mem_side_ports=system.l2.cpu_side
+
+[system.tol2bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[system.tol2bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[system.workload]
+type=ArmEmuLinux
+eventq_index=0
+wait_for_remote_gdb=false
+
diff --git a/result/compressed/mcf/config.json b/result/compressed/mcf/config.json
new file mode 100644
index 0000000..3589677
--- /dev/null
+++ b/result/compressed/mcf/config.json
@@ -0,0 +1,1962 @@
+{
+    "type": "Root",
+    "cxx_class": "gem5::Root",
+    "name": null,
+    "path": "root",
+    "eventq_index": 0,
+    "full_system": false,
+    "sim_quantum": 0,
+    "time_sync_enable": false,
+    "time_sync_period": 100000000000,
+    "time_sync_spin_threshold": 100000000,
+    "system": {
+        "type": "System",
+        "cxx_class": "gem5::System",
+        "name": "system",
+        "path": "system",
+        "auto_unlink_shared_backstore": false,
+        "cache_line_size": 64,
+        "eventq_index": 0,
+        "exit_on_work_items": false,
+        "init_param": 0,
+        "m5ops_base": 0,
+        "mem_mode": "timing",
+        "mem_ranges": [
+            "0:8589934592"
+        ],
+        "memories": [
+            "system.mem_ctrls.dram"
+        ],
+        "mmap_using_noreserve": false,
+        "multi_thread": false,
+        "num_work_ids": 16,
+        "readfile": "",
+        "redirect_paths": [
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths0",
+                "path": "system.redirect_paths0",
+                "app_path": "/proc",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/proc"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths1",
+                "path": "system.redirect_paths1",
+                "app_path": "/sys",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/sys"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths2",
+                "path": "system.redirect_paths2",
+                "app_path": "/tmp",
+                "eventq_index": 0,
+                "host_paths": [
+                    "m5out/fs/tmp"
+                ]
+            },
+            {
+                "type": "RedirectPath",
+                "cxx_class": "gem5::RedirectPath",
+                "name": "redirect_paths3",
+                "path": "system.redirect_paths3",
+                "app_path": "/lib64",
+                "eventq_index": 0,
+                "host_paths": [
+                    "/package/gcc/8.3.0/lib64"
+                ]
+            }
+        ],
+        "shadow_rom_ranges": [],
+        "shared_backstore": "",
+        "symbolfile": "",
+        "thermal_components": [],
+        "thermal_model": null,
+        "work_begin_ckpt_count": 0,
+        "work_begin_cpu_id_exit": -1,
+        "work_begin_exit_count": 0,
+        "work_cpus_ckpt_count": 0,
+        "work_end_ckpt_count": 0,
+        "work_end_exit_count": 0,
+        "work_item_id": -1,
+        "workload": {
+            "type": "ArmEmuLinux",
+            "cxx_class": "gem5::ArmISA::EmuLinux",
+            "name": "workload",
+            "path": "system.workload",
+            "eventq_index": 0,
+            "wait_for_remote_gdb": false
+        },
+        "clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "clk_domain",
+            "path": "system.clk_domain",
+            "clock": [
+                1000
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.voltage_domain"
+        },
+        "cpu": [
+            {
+                "type": "BaseMinorCPU",
+                "cxx_class": "gem5::MinorCPU",
+                "name": "cpu",
+                "path": "system.cpu",
+                "branchPred": {
+                    "type": "TournamentBP",
+                    "cxx_class": "gem5::branch_prediction::TournamentBP",
+                    "name": "branchPred",
+                    "path": "system.cpu.branchPred",
+                    "BTBEntries": 4096,
+                    "BTBTagSize": 16,
+                    "RASSize": 16,
+                    "choiceCtrBits": 2,
+                    "choicePredictorSize": 8192,
+                    "eventq_index": 0,
+                    "globalCtrBits": 2,
+                    "globalPredictorSize": 8192,
+                    "indirectBranchPred": {
+                        "type": "SimpleIndirectPredictor",
+                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
+                        "name": "indirectBranchPred",
+                        "path": "system.cpu.branchPred.indirectBranchPred",
+                        "eventq_index": 0,
+                        "indirectGHRBits": 13,
+                        "indirectHashGHR": true,
+                        "indirectHashTargets": true,
+                        "indirectPathLength": 3,
+                        "indirectSets": 256,
+                        "indirectTagSize": 16,
+                        "indirectWays": 2,
+                        "instShiftAmt": 2,
+                        "numThreads": 1
+                    },
+                    "instShiftAmt": 2,
+                    "localCtrBits": 2,
+                    "localHistoryTableSize": 2048,
+                    "localPredictorSize": 2048,
+                    "numThreads": 1
+                },
+                "checker": null,
+                "clk_domain": "system.cpu_clk_domain",
+                "cpu_id": 0,
+                "decodeCycleInput": true,
+                "decodeInputBufferSize": 3,
+                "decodeInputWidth": 2,
+                "decodeToExecuteForwardDelay": 1,
+                "decoder": [
+                    {
+                        "type": "ArmDecoder",
+                        "cxx_class": "gem5::ArmISA::Decoder",
+                        "name": "decoder",
+                        "path": "system.cpu.decoder",
+                        "dvm_enabled": false,
+                        "eventq_index": 0,
+                        "isa": "system.cpu.isa"
+                    }
+                ],
+                "do_checkpoint_insts": true,
+                "do_statistics_insts": true,
+                "enableIdling": true,
+                "eventq_index": 0,
+                "executeAllowEarlyMemoryIssue": true,
+                "executeBranchDelay": 1,
+                "executeCommitLimit": 2,
+                "executeCycleInput": true,
+                "executeFuncUnits": {
+                    "type": "MinorFUPool",
+                    "cxx_class": "gem5::MinorFUPool",
+                    "name": "executeFuncUnits",
+                    "path": "system.cpu.executeFuncUnits",
+                    "eventq_index": 0,
+                    "funcUnits": [
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits0",
+                            "path": "system.cpu.executeFuncUnits.funcUnits0",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits1",
+                            "path": "system.cpu.executeFuncUnits.funcUnits1",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
+                                    "description": "Int",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits2",
+                            "path": "system.cpu.executeFuncUnits.funcUnits2",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntMult"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
+                                    "description": "Mul",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        0
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits3",
+                            "path": "system.cpu.executeFuncUnits.funcUnits3",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 9,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "IntDiv"
+                                    }
+                                ]
+                            },
+                            "opLat": 9,
+                            "timings": []
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits4",
+                            "path": "system.cpu.executeFuncUnits.funcUnits4",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses00",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses01",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses02",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses03",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses04",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses05",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses06",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses07",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses08",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses09",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAddAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses10",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses11",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses12",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses13",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses14",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses15",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses16",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShift"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses17",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShiftAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses18",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses19",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses20",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses21",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses22",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses23",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatCvt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses24",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatDiv"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses25",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMisc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses26",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMult"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses27",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatMultAcc"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses28",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatSqrt"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses29",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses30",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceAlu"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses31",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses32",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceAdd"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses33",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdFloatReduceCmp"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses34",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAes"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses35",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdAesMix"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses36",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses37",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha1Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses38",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses39",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdSha256Hash2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses40",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma2"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses41",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdShaSigma3"
+                                    }
+                                ]
+                            },
+                            "opLat": 6,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
+                                    "description": "FloatSimd",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits5",
+                            "path": "system.cpu.executeFuncUnits.funcUnits5",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
+                                        "eventq_index": 0,
+                                        "opClass": "SimdPredAlu"
+                                    }
+                                ]
+                            },
+                            "opLat": 3,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
+                                    "description": "Pred",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 0,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        2
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits6",
+                            "path": "system.cpu.executeFuncUnits.funcUnits6",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "MemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "MemWrite"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses2",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemRead"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses3",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
+                                        "eventq_index": 0,
+                                        "opClass": "FloatMemWrite"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": [
+                                {
+                                    "type": "MinorFUTiming",
+                                    "cxx_class": "gem5::MinorFUTiming",
+                                    "name": "timings",
+                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
+                                    "description": "Mem",
+                                    "eventq_index": 0,
+                                    "extraAssumedLat": 2,
+                                    "extraCommitLat": 0,
+                                    "extraCommitLatExpr": null,
+                                    "mask": 0,
+                                    "match": 0,
+                                    "opClasses": {
+                                        "type": "MinorOpClassSet",
+                                        "cxx_class": "gem5::MinorOpClassSet",
+                                        "name": "opClasses",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
+                                        "eventq_index": 0,
+                                        "opClasses": []
+                                    },
+                                    "srcRegsRelativeLats": [
+                                        1
+                                    ],
+                                    "suppress": false
+                                }
+                            ]
+                        },
+                        {
+                            "type": "MinorFU",
+                            "cxx_class": "gem5::MinorFU",
+                            "name": "funcUnits7",
+                            "path": "system.cpu.executeFuncUnits.funcUnits7",
+                            "cantForwardFromFUIndices": [],
+                            "eventq_index": 0,
+                            "issueLat": 1,
+                            "opClasses": {
+                                "type": "MinorOpClassSet",
+                                "cxx_class": "gem5::MinorOpClassSet",
+                                "name": "opClasses",
+                                "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
+                                "eventq_index": 0,
+                                "opClasses": [
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses0",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
+                                        "eventq_index": 0,
+                                        "opClass": "IprAccess"
+                                    },
+                                    {
+                                        "type": "MinorOpClass",
+                                        "cxx_class": "gem5::MinorOpClass",
+                                        "name": "opClasses1",
+                                        "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
+                                        "eventq_index": 0,
+                                        "opClass": "InstPrefetch"
+                                    }
+                                ]
+                            },
+                            "opLat": 1,
+                            "timings": []
+                        }
+                    ]
+                },
+                "executeInputBufferSize": 7,
+                "executeInputWidth": 2,
+                "executeIssueLimit": 2,
+                "executeLSQMaxStoreBufferStoresPerCycle": 2,
+                "executeLSQRequestsQueueSize": 1,
+                "executeLSQStoreBufferSize": 5,
+                "executeLSQTransfersQueueSize": 2,
+                "executeMaxAccessesInMemory": 2,
+                "executeMemoryCommitLimit": 1,
+                "executeMemoryIssueLimit": 1,
+                "executeMemoryWidth": 0,
+                "executeSetTraceTimeOnCommit": true,
+                "executeSetTraceTimeOnIssue": false,
+                "fetch1FetchLimit": 1,
+                "fetch1LineSnapWidth": 0,
+                "fetch1LineWidth": 0,
+                "fetch1ToFetch2BackwardDelay": 1,
+                "fetch1ToFetch2ForwardDelay": 1,
+                "fetch2CycleInput": true,
+                "fetch2InputBufferSize": 2,
+                "fetch2ToDecodeForwardDelay": 1,
+                "function_trace": false,
+                "function_trace_start": 0,
+                "interrupts": [
+                    {
+                        "type": "ArmInterrupts",
+                        "cxx_class": "gem5::ArmISA::Interrupts",
+                        "name": "interrupts",
+                        "path": "system.cpu.interrupts",
+                        "eventq_index": 0
+                    }
+                ],
+                "isa": [
+                    {
+                        "type": "ArmISA",
+                        "cxx_class": "gem5::ArmISA::ISA",
+                        "name": "isa",
+                        "path": "system.cpu.isa",
+                        "decoderFlavor": "Generic",
+                        "eventq_index": 0,
+                        "fpsid": 1090793632,
+                        "id_aa64afr0_el1": 0,
+                        "id_aa64afr1_el1": 0,
+                        "id_aa64dfr0_el1": 15790086,
+                        "id_aa64dfr1_el1": 0,
+                        "id_aa64isar0_el1": 268435456,
+                        "id_aa64isar1_el1": 16846864,
+                        "id_aa64mmfr0_el1": 15728642,
+                        "id_aa64mmfr1_el1": 1052704,
+                        "id_aa64mmfr2_el1": 65552,
+                        "id_isar0": 34607377,
+                        "id_isar1": 34677009,
+                        "id_isar2": 555950401,
+                        "id_isar3": 17899825,
+                        "id_isar4": 268501314,
+                        "id_isar5": 285212672,
+                        "id_isar6": 1,
+                        "id_mmfr0": 270536963,
+                        "id_mmfr1": 0,
+                        "id_mmfr2": 19070976,
+                        "id_mmfr3": 34611729,
+                        "id_mmfr4": 0,
+                        "impdef_nop": false,
+                        "midr": 0,
+                        "pmu": null,
+                        "release_se": {
+                            "type": "ArmRelease",
+                            "cxx_class": "gem5::ArmRelease",
+                            "name": "release_se",
+                            "path": "system.cpu.isa.release_se",
+                            "eventq_index": 0,
+                            "extensions": [
+                                "CRYPTO",
+                                "FEAT_LSE",
+                                "FEAT_RDM",
+                                "FEAT_SVE",
+                                "FEAT_FCMA",
+                                "FEAT_JSCVT",
+                                "FEAT_PAuth",
+                                "TME"
+                            ]
+                        },
+                        "sve_vl_se": 1,
+                        "system": "system"
+                    }
+                ],
+                "max_insts_all_threads": 0,
+                "max_insts_any_thread": 10000000,
+                "mmu": {
+                    "type": "ArmMMU",
+                    "cxx_class": "gem5::ArmISA::MMU",
+                    "name": "mmu",
+                    "path": "system.cpu.mmu",
+                    "dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "dtb",
+                        "path": "system.cpu.mmu.dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "dtb_walker",
+                        "path": "system.cpu.mmu.dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[3]",
+                            "is_source": "True"
+                        }
+                    },
+                    "eventq_index": 0,
+                    "itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "itb",
+                        "path": "system.cpu.mmu.itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": "system.cpu.mmu.l2_shared",
+                        "partial_levels": [],
+                        "size": 64,
+                        "sys": "system"
+                    },
+                    "itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "itb_walker",
+                        "path": "system.cpu.mmu.itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[2]",
+                            "is_source": "True"
+                        }
+                    },
+                    "release_se": "system.cpu.isa.release_se",
+                    "stage2_dtb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_dtb",
+                        "path": "system.cpu.mmu.stage2_dtb",
+                        "entry_type": "data",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_dtb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_dtb_walker",
+                        "path": "system.cpu.mmu.stage2_dtb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[5]",
+                            "is_source": "True"
+                        }
+                    },
+                    "stage2_itb": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "stage2_itb",
+                        "path": "system.cpu.mmu.stage2_itb",
+                        "entry_type": "instruction",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "next_level": null,
+                        "partial_levels": [],
+                        "size": 32,
+                        "sys": "system"
+                    },
+                    "stage2_itb_walker": {
+                        "type": "ArmTableWalker",
+                        "cxx_class": "gem5::ArmISA::TableWalker",
+                        "name": "stage2_itb_walker",
+                        "path": "system.cpu.mmu.stage2_itb_walker",
+                        "clk_domain": "system.cpu_clk_domain",
+                        "eventq_index": 0,
+                        "is_stage2": true,
+                        "num_squash_per_cycle": 2,
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "sys": "system",
+                        "port": {
+                            "role": "GEM5 REQUESTOR",
+                            "peer": "system.tol2bus.cpu_side_ports[4]",
+                            "is_source": "True"
+                        }
+                    },
+                    "sys": "system",
+                    "l2_shared": {
+                        "type": "ArmTLB",
+                        "cxx_class": "gem5::ArmISA::TLB",
+                        "name": "l2_shared",
+                        "path": "system.cpu.mmu.l2_shared",
+                        "entry_type": "unified",
+                        "eventq_index": 0,
+                        "is_stage2": false,
+                        "next_level": null,
+                        "partial_levels": [
+                            "L2"
+                        ],
+                        "size": 1280,
+                        "sys": "system"
+                    }
+                },
+                "numThreads": 1,
+                "power_gating_on_idle": false,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.cpu.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": [
+                        "ON",
+                        "CLK_GATED",
+                        "OFF"
+                    ]
+                },
+                "progress_interval": 0,
+                "pwr_gating_latency": 300,
+                "simpoint_start_insts": [],
+                "socket_id": 0,
+                "switched_out": false,
+                "syscallRetryLatency": 10000,
+                "system": "system",
+                "threadPolicy": "RoundRobin",
+                "tracer": {
+                    "type": "ExeTracer",
+                    "cxx_class": "gem5::Trace::ExeTracer",
+                    "name": "tracer",
+                    "path": "system.cpu.tracer",
+                    "eventq_index": 0
+                },
+                "workload": [
+                    {
+                        "type": "Process",
+                        "cxx_class": "gem5::Process",
+                        "name": "workload",
+                        "path": "system.cpu.workload",
+                        "cmd": [
+                            "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross",
+                            "inp.in"
+                        ],
+                        "cwd": "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/run/",
+                        "drivers": [],
+                        "egid": 100,
+                        "env": [],
+                        "errout": "cerr",
+                        "euid": 100,
+                        "eventq_index": 0,
+                        "executable": "/home/min/a/ece565/benchspec-2020/CPU2006/429.mcf/exe/mcf_base.amd64-armcross",
+                        "gid": 100,
+                        "input": "cin",
+                        "kvmInSE": false,
+                        "maxStackSize": 67108864,
+                        "output": "inp.out",
+                        "pgid": 100,
+                        "pid": 100,
+                        "ppid": 0,
+                        "release": "5.1.0",
+                        "simpoint": 0,
+                        "system": "system",
+                        "uid": 100,
+                        "useArchPT": false
+                    }
+                ],
+                "dcache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "dcache",
+                    "path": "system.cpu.dcache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": false,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.dcache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.dcache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.dcache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.dcache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.dcache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.dcache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": false,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.dcache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[1]",
+                        "is_source": "True"
+                    }
+                },
+                "icache": {
+                    "type": "Cache",
+                    "cxx_class": "gem5::Cache",
+                    "name": "icache",
+                    "path": "system.cpu.icache",
+                    "addr_ranges": [
+                        "0:18446744073709551615"
+                    ],
+                    "assoc": 2,
+                    "clk_domain": "system.cpu_clk_domain",
+                    "clusivity": "mostly_incl",
+                    "compressor": null,
+                    "data_latency": 2,
+                    "demand_mshr_reserve": 1,
+                    "eventq_index": 0,
+                    "is_read_only": true,
+                    "max_miss_count": 0,
+                    "move_contractions": true,
+                    "mshrs": 4,
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.cpu.icache.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "prefetch_on_access": false,
+                    "prefetch_on_pf_hit": false,
+                    "prefetcher": null,
+                    "replace_expansions": true,
+                    "replacement_policy": {
+                        "type": "LRURP",
+                        "cxx_class": "gem5::replacement_policy::LRU",
+                        "name": "replacement_policy",
+                        "path": "system.cpu.icache.replacement_policy",
+                        "eventq_index": 0
+                    },
+                    "response_latency": 2,
+                    "sequential_access": false,
+                    "size": 65536,
+                    "system": "system",
+                    "tag_latency": 2,
+                    "tags": {
+                        "type": "BaseSetAssoc",
+                        "cxx_class": "gem5::BaseSetAssoc",
+                        "name": "tags",
+                        "path": "system.cpu.icache.tags",
+                        "assoc": 2,
+                        "block_size": 64,
+                        "clk_domain": "system.cpu_clk_domain",
+                        "entry_size": 64,
+                        "eventq_index": 0,
+                        "indexing_policy": {
+                            "type": "SetAssociative",
+                            "cxx_class": "gem5::SetAssociative",
+                            "name": "indexing_policy",
+                            "path": "system.cpu.icache.tags.indexing_policy",
+                            "assoc": 2,
+                            "entry_size": 64,
+                            "eventq_index": 0,
+                            "size": 65536
+                        },
+                        "power_model": [],
+                        "power_state": {
+                            "type": "PowerState",
+                            "cxx_class": "gem5::PowerState",
+                            "name": "power_state",
+                            "path": "system.cpu.icache.tags.power_state",
+                            "clk_gate_bins": 20,
+                            "clk_gate_max": 1000000000000,
+                            "clk_gate_min": 1000,
+                            "default_state": "UNDEFINED",
+                            "eventq_index": 0,
+                            "leaders": [],
+                            "possible_states": []
+                        },
+                        "replacement_policy": "system.cpu.icache.replacement_policy",
+                        "sequential_access": false,
+                        "size": 65536,
+                        "system": "system",
+                        "tag_latency": 2,
+                        "warmup_percentage": 0
+                    },
+                    "tgts_per_mshr": 20,
+                    "warmup_percentage": 0,
+                    "write_allocator": null,
+                    "write_buffers": 8,
+                    "writeback_clean": true,
+                    "cpu_side": {
+                        "role": "GEM5 RESPONDER",
+                        "peer": "system.cpu.icache_port",
+                        "is_source": "False"
+                    },
+                    "mem_side": {
+                        "role": "GEM5 REQUESTOR",
+                        "peer": "system.tol2bus.cpu_side_ports[0]",
+                        "is_source": "True"
+                    }
+                },
+                "dcache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.dcache.cpu_side",
+                    "is_source": "True"
+                },
+                "icache_port": {
+                    "role": "GEM5 REQUESTOR",
+                    "peer": "system.cpu.icache.cpu_side",
+                    "is_source": "True"
+                }
+            }
+        ],
+        "cpu_clk_domain": {
+            "type": "SrcClockDomain",
+            "cxx_class": "gem5::SrcClockDomain",
+            "name": "cpu_clk_domain",
+            "path": "system.cpu_clk_domain",
+            "clock": [
+                500
+            ],
+            "domain_id": -1,
+            "eventq_index": 0,
+            "init_perf_level": 0,
+            "voltage_domain": "system.cpu_voltage_domain"
+        },
+        "cpu_voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "cpu_voltage_domain",
+            "path": "system.cpu_voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "dvfs_handler": {
+            "type": "DVFSHandler",
+            "cxx_class": "gem5::DVFSHandler",
+            "name": "dvfs_handler",
+            "path": "system.dvfs_handler",
+            "domains": [],
+            "enable": false,
+            "eventq_index": 0,
+            "sys_clk_domain": "system.clk_domain",
+            "transition_latency": 100000000
+        },
+        "l2": {
+            "type": "Cache",
+            "cxx_class": "gem5::Cache",
+            "name": "l2",
+            "path": "system.l2",
+            "addr_ranges": [
+                "0:18446744073709551615"
+            ],
+            "assoc": 8,
+            "clk_domain": "system.cpu_clk_domain",
+            "clusivity": "mostly_incl",
+            "compressor": {
+                "type": "FPC",
+                "cxx_class": "gem5::compression::FPC",
+                "name": "compressor",
+                "path": "system.l2.compressor",
+                "block_size": 64,
+                "chunk_size_bits": 32,
+                "comp_chunks_per_cycle": 8,
+                "comp_extra_latency": 1,
+                "decomp_chunks_per_cycle": 4,
+                "decomp_extra_latency": 1,
+                "dictionary_size": 1,
+                "eventq_index": 0,
+                "size_threshold_percentage": 50,
+                "zero_run_bits": 3
+            },
+            "data_latency": 20,
+            "demand_mshr_reserve": 1,
+            "eventq_index": 0,
+            "is_read_only": false,
+            "max_miss_count": 0,
+            "move_contractions": true,
+            "mshrs": 20,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.l2.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "prefetch_on_access": false,
+            "prefetch_on_pf_hit": false,
+            "prefetcher": null,
+            "replace_expansions": true,
+            "replacement_policy": {
+                "type": "LRURP",
+                "cxx_class": "gem5::replacement_policy::LRU",
+                "name": "replacement_policy",
+                "path": "system.l2.replacement_policy",
+                "eventq_index": 0
+            },
+            "response_latency": 20,
+            "sequential_access": false,
+            "size": 2097152,
+            "system": "system",
+            "tag_latency": 20,
+            "tags": {
+                "type": "CompressedTags",
+                "cxx_class": "gem5::CompressedTags",
+                "name": "tags",
+                "path": "system.l2.tags",
+                "assoc": 8,
+                "block_size": 64,
+                "clk_domain": "system.cpu_clk_domain",
+                "entry_size": 128,
+                "eventq_index": 0,
+                "indexing_policy": {
+                    "type": "SetAssociative",
+                    "cxx_class": "gem5::SetAssociative",
+                    "name": "indexing_policy",
+                    "path": "system.l2.tags.indexing_policy",
+                    "assoc": 8,
+                    "entry_size": 128,
+                    "eventq_index": 0,
+                    "size": 4194304
+                },
+                "max_compression_ratio": 2,
+                "num_blocks_per_sector": 2,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.l2.tags.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "replacement_policy": "system.l2.replacement_policy",
+                "sequential_access": false,
+                "size": 4194304,
+                "system": "system",
+                "tag_latency": 20,
+                "warmup_percentage": 0
+            },
+            "tgts_per_mshr": 12,
+            "warmup_percentage": 0,
+            "write_allocator": null,
+            "write_buffers": 8,
+            "writeback_clean": false,
+            "cpu_side": {
+                "role": "GEM5 RESPONDER",
+                "peer": "system.tol2bus.mem_side_ports[0]",
+                "is_source": "False"
+            },
+            "mem_side": {
+                "role": "GEM5 REQUESTOR",
+                "peer": "system.membus.cpu_side_ports[1]",
+                "is_source": "True"
+            }
+        },
+        "mem_ctrls": [
+            {
+                "type": "MemCtrl",
+                "cxx_class": "gem5::memory::MemCtrl",
+                "name": "mem_ctrls",
+                "path": "system.mem_ctrls",
+                "clk_domain": "system.clk_domain",
+                "command_window": 10000,
+                "dram": {
+                    "type": "DRAMInterface",
+                    "cxx_class": "gem5::memory::DRAMInterface",
+                    "name": "dram",
+                    "path": "system.mem_ctrls.dram",
+                    "IDD0": 0.055,
+                    "IDD02": 0.0,
+                    "IDD2N": 0.032,
+                    "IDD2N2": 0.0,
+                    "IDD2P0": 0.0,
+                    "IDD2P02": 0.0,
+                    "IDD2P1": 0.032,
+                    "IDD2P12": 0.0,
+                    "IDD3N": 0.038,
+                    "IDD3N2": 0.0,
+                    "IDD3P0": 0.0,
+                    "IDD3P02": 0.0,
+                    "IDD3P1": 0.038,
+                    "IDD3P12": 0.0,
+                    "IDD4R": 0.157,
+                    "IDD4R2": 0.0,
+                    "IDD4W": 0.125,
+                    "IDD4W2": 0.0,
+                    "IDD5": 0.23500000000000001,
+                    "IDD52": 0.0,
+                    "IDD6": 0.02,
+                    "IDD62": 0.0,
+                    "VDD": 1.5,
+                    "VDD2": 0.0,
+                    "activation_limit": 4,
+                    "addr_mapping": "RoRaBaCoCh",
+                    "bank_groups_per_rank": 0,
+                    "banks_per_rank": 8,
+                    "beats_per_clock": 2,
+                    "burst_length": 8,
+                    "clk_domain": "system.clk_domain",
+                    "conf_table_reported": true,
+                    "data_clock_sync": false,
+                    "device_bus_width": 8,
+                    "device_rowbuffer_size": 1024,
+                    "device_size": 536870912,
+                    "devices_per_rank": 8,
+                    "dll": true,
+                    "enable_dram_powerdown": false,
+                    "eventq_index": 0,
+                    "image_file": "",
+                    "in_addr_map": true,
+                    "kvm_map": true,
+                    "max_accesses_per_row": 16,
+                    "null": false,
+                    "page_policy": "open_adaptive",
+                    "power_model": [],
+                    "power_state": {
+                        "type": "PowerState",
+                        "cxx_class": "gem5::PowerState",
+                        "name": "power_state",
+                        "path": "system.mem_ctrls.dram.power_state",
+                        "clk_gate_bins": 20,
+                        "clk_gate_max": 1000000000000,
+                        "clk_gate_min": 1000,
+                        "default_state": "UNDEFINED",
+                        "eventq_index": 0,
+                        "leaders": [],
+                        "possible_states": []
+                    },
+                    "range": "0:8589934592",
+                    "ranks_per_channel": 2,
+                    "read_buffer_size": 32,
+                    "tAAD": 1250,
+                    "tBURST": 5000,
+                    "tBURST_MAX": 5000,
+                    "tBURST_MIN": 5000,
+                    "tCCD_L": 0,
+                    "tCCD_L_WR": 0,
+                    "tCK": 1250,
+                    "tCL": 13750,
+                    "tCS": 2500,
+                    "tCWL": 13750,
+                    "tPPD": 0,
+                    "tRAS": 35000,
+                    "tRCD": 13750,
+                    "tRCD_WR": 13750,
+                    "tREFI": 7800000,
+                    "tRFC": 260000,
+                    "tRP": 13750,
+                    "tRRD": 6000,
+                    "tRRD_L": 0,
+                    "tRTP": 7500,
+                    "tRTW": 2500,
+                    "tWR": 15000,
+                    "tWTR": 7500,
+                    "tWTR_L": 7500,
+                    "tXAW": 30000,
+                    "tXP": 6000,
+                    "tXPDLL": 0,
+                    "tXS": 270000,
+                    "tXSDLL": 0,
+                    "two_cycle_activate": false,
+                    "write_buffer_size": 64
+                },
+                "eventq_index": 0,
+                "mem_sched_policy": "frfcfs",
+                "min_reads_per_switch": 16,
+                "min_writes_per_switch": 16,
+                "power_model": [],
+                "power_state": {
+                    "type": "PowerState",
+                    "cxx_class": "gem5::PowerState",
+                    "name": "power_state",
+                    "path": "system.mem_ctrls.power_state",
+                    "clk_gate_bins": 20,
+                    "clk_gate_max": 1000000000000,
+                    "clk_gate_min": 1000,
+                    "default_state": "UNDEFINED",
+                    "eventq_index": 0,
+                    "leaders": [],
+                    "possible_states": []
+                },
+                "qos_policy": null,
+                "qos_priorities": 1,
+                "qos_priority_escalation": false,
+                "qos_q_policy": "fifo",
+                "qos_requestors": [
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    "",
+                    ""
+                ],
+                "qos_syncro_scheduler": false,
+                "qos_turnaround_policy": null,
+                "static_backend_latency": 10000,
+                "static_frontend_latency": 10000,
+                "system": "system",
+                "write_high_thresh_perc": 85,
+                "write_low_thresh_perc": 50,
+                "port": {
+                    "role": "GEM5 RESPONDER",
+                    "peer": "system.membus.mem_side_ports[0]",
+                    "is_source": "False"
+                }
+            }
+        ],
+        "membus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "membus",
+            "path": "system.membus",
+            "clk_domain": "system.clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 4,
+            "frontend_latency": 3,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": true,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.membus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 2,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.membus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 1,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 4,
+            "system": "system",
+            "use_default_range": false,
+            "width": 16,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.system_port",
+                    "system.l2.mem_side"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.mem_ctrls.port"
+                ],
+                "is_source": "True"
+            }
+        },
+        "tol2bus": {
+            "type": "CoherentXBar",
+            "cxx_class": "gem5::CoherentXBar",
+            "name": "tol2bus",
+            "path": "system.tol2bus",
+            "clk_domain": "system.cpu_clk_domain",
+            "eventq_index": 0,
+            "forward_latency": 0,
+            "frontend_latency": 1,
+            "header_latency": 1,
+            "max_outstanding_snoops": 512,
+            "max_routing_table_size": 512,
+            "point_of_coherency": false,
+            "point_of_unification": true,
+            "power_model": [],
+            "power_state": {
+                "type": "PowerState",
+                "cxx_class": "gem5::PowerState",
+                "name": "power_state",
+                "path": "system.tol2bus.power_state",
+                "clk_gate_bins": 20,
+                "clk_gate_max": 1000000000000,
+                "clk_gate_min": 1000,
+                "default_state": "UNDEFINED",
+                "eventq_index": 0,
+                "leaders": [],
+                "possible_states": []
+            },
+            "response_latency": 1,
+            "snoop_filter": {
+                "type": "SnoopFilter",
+                "cxx_class": "gem5::SnoopFilter",
+                "name": "snoop_filter",
+                "path": "system.tol2bus.snoop_filter",
+                "eventq_index": 0,
+                "lookup_latency": 0,
+                "max_capacity": 8388608,
+                "system": "system"
+            },
+            "snoop_response_latency": 1,
+            "system": "system",
+            "use_default_range": false,
+            "width": 32,
+            "cpu_side_ports": {
+                "role": "GEM5 RESPONDER",
+                "peer": [
+                    "system.cpu.icache.mem_side",
+                    "system.cpu.dcache.mem_side",
+                    "system.cpu.mmu.itb_walker.port",
+                    "system.cpu.mmu.dtb_walker.port",
+                    "system.cpu.mmu.stage2_itb_walker.port",
+                    "system.cpu.mmu.stage2_dtb_walker.port"
+                ],
+                "is_source": "False"
+            },
+            "mem_side_ports": {
+                "role": "GEM5 REQUESTOR",
+                "peer": [
+                    "system.l2.cpu_side"
+                ],
+                "is_source": "True"
+            }
+        },
+        "voltage_domain": {
+            "type": "VoltageDomain",
+            "cxx_class": "gem5::VoltageDomain",
+            "name": "voltage_domain",
+            "path": "system.voltage_domain",
+            "eventq_index": 0,
+            "voltage": [
+                1.0
+            ]
+        },
+        "system_port": {
+            "role": "GEM5 REQUESTOR",
+            "peer": "system.membus.cpu_side_ports[0]",
+            "is_source": "True"
+        }
+    }
+}
\ No newline at end of file
diff --git a/result/compressed/mcf/fs/proc/cpuinfo b/result/compressed/mcf/fs/proc/cpuinfo
new file mode 100644
index 0000000..d42c6c9
--- /dev/null
+++ b/result/compressed/mcf/fs/proc/cpuinfo
@@ -0,0 +1,19 @@
+processor       : 0
+vendor_id       : Generic
+cpu family      : 0
+model           : 0
+model name      : Generic
+stepping        : 0
+cpu MHz         : 2000.000
+cache size:     : 2048.0K
+physical id     : 0
+siblings        : 1
+core id         : 0
+cpu cores       : 1
+fpu             : yes
+fpu exception   : yes
+cpuid level     : 1
+wp              : yes
+flags           : fpu
+cache alignment : 64
+
diff --git a/result/compressed/mcf/fs/proc/stat b/result/compressed/mcf/fs/proc/stat
new file mode 100644
index 0000000..455c3a5
--- /dev/null
+++ b/result/compressed/mcf/fs/proc/stat
@@ -0,0 +1,2 @@
+cpu 0 0 0 0 0 0 0
+cpu0 0 0 0 0 0 0 0
diff --git a/result/compressed/mcf/fs/sys/devices/system/cpu/online b/result/compressed/mcf/fs/sys/devices/system/cpu/online
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/compressed/mcf/fs/sys/devices/system/cpu/online
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/compressed/mcf/fs/sys/devices/system/cpu/possible b/result/compressed/mcf/fs/sys/devices/system/cpu/possible
new file mode 100644
index 0000000..a63547a
--- /dev/null
+++ b/result/compressed/mcf/fs/sys/devices/system/cpu/possible
@@ -0,0 +1 @@
+0-0
\ No newline at end of file
diff --git a/result/compressed/mcf/inp.out b/result/compressed/mcf/inp.out
new file mode 100644
index 0000000..3148e59
--- /dev/null
+++ b/result/compressed/mcf/inp.out
@@ -0,0 +1,7 @@
+
+MCF SPEC CPU2006 version 1.10
+Copyright (c) 1998-2000 Zuse Institut Berlin (ZIB)
+Copyright (c) 2000-2002 Andreas Loebel & ZIB
+Copyright (c) 2003-2005 Andreas Loebel
+
+read error, exit
diff --git a/result/compressed/mcf/lbm.out b/result/compressed/mcf/lbm.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/compressed/mcf/ref.out b/result/compressed/mcf/ref.out
new file mode 100644
index 0000000..e69de29
diff --git a/result/compressed/mcf/stats.txt b/result/compressed/mcf/stats.txt
new file mode 100644
index 0000000..9cb9f9d
--- /dev/null
+++ b/result/compressed/mcf/stats.txt
@@ -0,0 +1,998 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.000054                       # Number of seconds simulated (Second)
+simTicks                                     53964500                       # Number of ticks simulated (Tick)
+finalTick                                    53964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                      0.07                       # Real time elapsed on the host (Second)
+hostTickRate                                738906327                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    8733812                       # Number of bytes of host memory used (Byte)
+simInsts                                         7816                       # Number of instructions simulated (Count)
+simOps                                           9410                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   106419                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     128102                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
+system.cpu.numCycles                           107929                       # Number of cpu cycles simulated (Cycle)
+system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
+system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
+system.cpu.numInsts                              7816                       # Number of instructions committed (Count)
+system.cpu.numOps                                9410                       # Number of ops (including micro ops) committed (Count)
+system.cpu.numDiscardedOps                       1717                       # Number of ops (including micro ops) which were discarded before commit (Count)
+system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
+system.cpu.cpi                              13.808726                       # CPI: cycles per instruction ((Cycle/Count))
+system.cpu.ipc                               0.072418                       # IPC: instructions per cycle ((Count/Cycle))
+system.cpu.committedInstType_0::No_OpClass            4      0.04%      0.04% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntAlu           6516     69.25%     69.29% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntMult             4      0.04%     69.33% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IntDiv              3      0.03%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatAdd            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCmp            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatCvt            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMult            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatDiv            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMisc            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatSqrt            0      0.00%     69.36% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAdd            19      0.20%     69.56% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     69.56% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAlu            12      0.13%     69.69% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCmp            16      0.17%     69.86% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdCvt             0      0.00%     69.86% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMisc           13      0.14%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMult            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShift            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdDiv             0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSqrt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAes             0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdAesMix            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     70.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemRead          1241     13.19%     83.19% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::MemWrite         1582     16.81%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
+system.cpu.committedInstType_0::total            9410                       # Class of committed instruction (Count)
+system.cpu.branchPred.lookups                    3233                       # Number of BP lookups (Count)
+system.cpu.branchPred.condPredicted              2177                       # Number of conditional branches predicted (Count)
+system.cpu.branchPred.condIncorrect               566                       # Number of conditional branches incorrect (Count)
+system.cpu.branchPred.BTBLookups                 1423                       # Number of BTB lookups (Count)
+system.cpu.branchPred.BTBHits                     491                       # Number of BTB hits (Count)
+system.cpu.branchPred.BTBHitRatio            0.345046                       # BTB Hit Ratio (Ratio)
+system.cpu.branchPred.RASUsed                     307                       # Number of times the RAS was used to get a target. (Count)
+system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
+system.cpu.branchPred.indirectLookups             135                       # Number of indirect predictor lookups. (Count)
+system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
+system.cpu.branchPred.indirectMisses              129                       # Number of indirect misses. (Count)
+system.cpu.branchPred.indirectMispredicted           55                       # Number of mispredicted indirect branches. (Count)
+system.cpu.dcache.demandHits::cpu.data           2663                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total              2663                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data          2672                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total             2672                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data          284                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total             284                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data          286                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total            286                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data     22786000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total     22786000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data     22786000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total     22786000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data         2947                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total          2947                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data         2958                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total         2958                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.096369                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.096369                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.096687                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.096687                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 80232.394366                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 80232.394366                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 79671.328671                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 79671.328671                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.dcache.demandMshrHits::cpu.data           76                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.demandMshrHits::total            76                       # number of demand (read+write) MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::cpu.data           76                       # number of overall MSHR hits (Count)
+system.cpu.dcache.overallMshrHits::total           76                       # number of overall MSHR hits (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data          208                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total          208                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data          210                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total          210                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data     16701500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total     16701500                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data     16886500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total     16886500                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.070580                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.070580                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.070994                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.070994                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80295.673077                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 80295.673077                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80411.904762                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 80411.904762                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                      0                       # number of replacements (Count)
+system.cpu.dcache.LoadLockedReq.hits::cpu.data           35                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.hits::total           35                       # number of LoadLockedReq hits (Count)
+system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
+system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       100500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.missLatency::total       100500                       # number of LoadLockedReq miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.accesses::cpu.data           36                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.accesses::total           36                       # number of LoadLockedReq accesses(hits+misses) (Count)
+system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.027778                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.missRate::total     0.027778                       # miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       100500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMissLatency::total       100500                       # average LoadLockedReq miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        99500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        99500                       # number of LoadLockedReq MSHR miss ticks (Tick)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.027778                       # mshr miss rate for LoadLockedReq accesses (Ratio)
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        99500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        99500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data         1297                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total            1297                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data          104                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total           104                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data      8490500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total      8490500                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data         1401                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total         1401                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.074233                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.074233                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81639.423077                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 81639.423077                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data           97                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total           97                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      7844500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total      7844500                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.069236                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.069236                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 80871.134021                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 80871.134021                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.hits::cpu.data            9                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.hits::total             9                       # number of SoftPFReq hits (Count)
+system.cpu.dcache.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
+system.cpu.dcache.SoftPFReq.accesses::cpu.data           11                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.accesses::total           11                       # number of SoftPFReq accesses(hits+misses) (Count)
+system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.181818                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.missRate::total     0.181818                       # miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissLatency::total       185000                       # number of SoftPFReq MSHR miss ticks (Tick)
+system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.181818                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.181818                       # mshr miss rate for SoftPFReq accesses (Ratio)
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        92500                       # average SoftPFReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.StoreCondReq.hits::cpu.data           36                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.hits::total           36                       # number of StoreCondReq hits (Count)
+system.cpu.dcache.StoreCondReq.accesses::cpu.data           36                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.StoreCondReq.accesses::total           36                       # number of StoreCondReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.misses::cpu.data           13                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.misses::total           13                       # number of WriteLineReq misses (Count)
+system.cpu.dcache.WriteLineReq.missLatency::cpu.data       410000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.missLatency::total       410000                       # number of WriteLineReq miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.accesses::cpu.data           13                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.accesses::total           13                       # number of WriteLineReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31538.461538                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMissLatency::total 31538.461538                       # average WriteLineReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data           13                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMisses::total           13                       # number of WriteLineReq MSHR misses (Count)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       397000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissLatency::total       397000                       # number of WriteLineReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30538.461538                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30538.461538                       # average WriteLineReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data         1366                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total           1366                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data          167                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total          167                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data     13885500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total     13885500                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data         1533                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total         1533                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.108937                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.108937                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83146.706587                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 83146.706587                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrHits::cpu.data           69                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrHits::total           69                       # number of WriteReq MSHR hits (Count)
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data           98                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total           98                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      8460000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total      8460000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.063927                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.063927                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86326.530612                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86326.530612                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse           126.121906                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs                 2954                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs                211                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs                     14                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.dcache.tags.occupancies::cpu.data   126.121906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.123166                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.123166                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupanciesTaskId::1024          211                       # Occupied blocks per task id (Count)
+system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ratioOccsTaskId::1024     0.206055                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.dcache.tags.tagAccesses               6271                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses              6271                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.fetch2.intInstructions                8758                       # Number of integer instructions successfully decoded (Count)
+system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
+system.cpu.fetch2.vecInstructions                  76                       # Number of SIMD instructions successfully decoded (Count)
+system.cpu.fetch2.loadInstructions               1809                       # Number of memory load instructions successfully decoded (Count)
+system.cpu.fetch2.storeInstructions               865                       # Number of memory store instructions successfully decoded (Count)
+system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
+system.cpu.icache.demandHits::cpu.inst           2918                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total              2918                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst          2918                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total             2918                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst          532                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total             532                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst          532                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total            532                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst     40427000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total     40427000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst     40427000                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total     40427000                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst         3450                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total          3450                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst         3450                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total         3450                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandMissRate::cpu.inst     0.154203                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.demandMissRate::total      0.154203                       # miss rate for demand accesses (Ratio)
+system.cpu.icache.overallMissRate::cpu.inst     0.154203                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.overallMissRate::total     0.154203                       # miss rate for overall accesses (Ratio)
+system.cpu.icache.demandAvgMissLatency::cpu.inst 75990.601504                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 75990.601504                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 75990.601504                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 75990.601504                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
+system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
+system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
+system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.cpu.icache.writebacks::writebacks           39                       # number of writebacks (Count)
+system.cpu.icache.writebacks::total                39                       # number of writebacks (Count)
+system.cpu.icache.demandMshrMisses::cpu.inst          532                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total          532                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst          532                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total          532                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst     39896000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total     39896000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst     39896000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total     39896000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissRate::cpu.inst     0.154203                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.demandMshrMissRate::total     0.154203                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::cpu.inst     0.154203                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.overallMshrMissRate::total     0.154203                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74992.481203                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 74992.481203                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74992.481203                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 74992.481203                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                     39                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst         2918                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total            2918                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst          532                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total           532                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst     40427000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total     40427000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst         3450                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total         3450                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.missRate::cpu.inst     0.154203                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.missRate::total     0.154203                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75990.601504                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 75990.601504                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst          532                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total          532                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     39896000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total     39896000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.154203                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.mshrMissRate::total     0.154203                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74992.481203                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 74992.481203                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           242.836258                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs                 3449                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs                531                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs               6.495292                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
+system.cpu.icache.tags.occupancies::cpu.inst   242.836258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.237145                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.237145                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupanciesTaskId::1024          492                       # Occupied blocks per task id (Count)
+system.cpu.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::1          378                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ratioOccsTaskId::1024     0.480469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.cpu.icache.tags.tagAccesses               7431                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses              7431                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
+system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
+system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
+system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
+system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
+system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
+system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
+system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
+system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
+system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
+system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
+system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
+system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
+system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
+system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
+system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
+system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
+system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
+system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
+system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
+system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
+system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
+system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
+system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
+system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
+system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
+system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
+system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
+system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
+system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
+system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
+system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
+system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
+system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
+system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
+system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.thread_0.numInsts                     7816                       # Number of Instructions committed (Count)
+system.cpu.thread_0.numOps                       9410                       # Number of Ops committed (Count)
+system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
+system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
+system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
+system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
+system.l2.demandHits::cpu.inst                      8                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
+system.l2.demandHits::total                         9                       # number of demand (read+write) hits (Count)
+system.l2.overallHits::cpu.inst                     8                       # number of overall hits (Count)
+system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
+system.l2.overallHits::total                        9                       # number of overall hits (Count)
+system.l2.demandMisses::cpu.inst                  524                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::cpu.data                  197                       # number of demand (read+write) misses (Count)
+system.l2.demandMisses::total                     721                       # number of demand (read+write) misses (Count)
+system.l2.overallMisses::cpu.inst                 524                       # number of overall misses (Count)
+system.l2.overallMisses::cpu.data                 197                       # number of overall misses (Count)
+system.l2.overallMisses::total                    721                       # number of overall misses (Count)
+system.l2.demandMissLatency::cpu.inst        39010000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::cpu.data        16280000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.demandMissLatency::total           55290000                       # number of demand (read+write) miss ticks (Tick)
+system.l2.overallMissLatency::cpu.inst       39010000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::cpu.data       16280000                       # number of overall miss ticks (Tick)
+system.l2.overallMissLatency::total          55290000                       # number of overall miss ticks (Tick)
+system.l2.demandAccesses::cpu.inst                532                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::cpu.data                198                       # number of demand (read+write) accesses (Count)
+system.l2.demandAccesses::total                   730                       # number of demand (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.inst               532                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::cpu.data               198                       # number of overall (read+write) accesses (Count)
+system.l2.overallAccesses::total                  730                       # number of overall (read+write) accesses (Count)
+system.l2.demandMissRate::cpu.inst           0.984962                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::cpu.data           0.994949                       # miss rate for demand accesses (Ratio)
+system.l2.demandMissRate::total              0.987671                       # miss rate for demand accesses (Ratio)
+system.l2.overallMissRate::cpu.inst          0.984962                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::cpu.data          0.994949                       # miss rate for overall accesses (Ratio)
+system.l2.overallMissRate::total             0.987671                       # miss rate for overall accesses (Ratio)
+system.l2.demandAvgMissLatency::cpu.inst 74446.564885                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::cpu.data 82639.593909                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.demandAvgMissLatency::total    76685.159501                       # average overall miss latency in ticks ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.inst 74446.564885                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::cpu.data 82639.593909                       # average overall miss latency ((Tick/Count))
+system.l2.overallAvgMissLatency::total   76685.159501                       # average overall miss latency ((Tick/Count))
+system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
+system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
+system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
+system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
+system.l2.demandMshrMisses::cpu.inst              524                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::cpu.data              197                       # number of demand (read+write) MSHR misses (Count)
+system.l2.demandMshrMisses::total                 721                       # number of demand (read+write) MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.inst             524                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::cpu.data             197                       # number of overall MSHR misses (Count)
+system.l2.overallMshrMisses::total                721                       # number of overall MSHR misses (Count)
+system.l2.demandMshrMissLatency::cpu.inst     33780000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::cpu.data     14310000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.demandMshrMissLatency::total       48090000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.inst     33780000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::cpu.data     14310000                       # number of overall MSHR miss ticks (Tick)
+system.l2.overallMshrMissLatency::total      48090000                       # number of overall MSHR miss ticks (Tick)
+system.l2.demandMshrMissRate::cpu.inst       0.984962                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::cpu.data       0.994949                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.demandMshrMissRate::total          0.987671                       # mshr miss ratio for demand accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.inst      0.984962                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::cpu.data      0.994949                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.overallMshrMissRate::total         0.987671                       # mshr miss ratio for overall accesses (Ratio)
+system.l2.demandAvgMshrMissLatency::cpu.inst 64465.648855                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::cpu.data 72639.593909                       # average overall mshr miss latency ((Tick/Count))
+system.l2.demandAvgMshrMissLatency::total 66699.029126                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.inst 64465.648855                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::cpu.data 72639.593909                       # average overall mshr miss latency ((Tick/Count))
+system.l2.overallAvgMshrMissLatency::total 66699.029126                       # average overall mshr miss latency ((Tick/Count))
+system.l2.replacements                              0                       # number of replacements (Count)
+system.l2.InvalidateReq.misses::cpu.data           13                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.misses::total              13                       # number of InvalidateReq misses (Count)
+system.l2.InvalidateReq.accesses::cpu.data           13                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.accesses::total            13                       # number of InvalidateReq accesses(hits+misses) (Count)
+system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMisses::cpu.data           13                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMisses::total           13                       # number of InvalidateReq MSHR misses (Count)
+system.l2.InvalidateReq.mshrMissLatency::cpu.data       247500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissLatency::total       247500                       # number of InvalidateReq MSHR miss ticks (Tick)
+system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
+system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19038.461538                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.InvalidateReq.avgMshrMissLatency::total 19038.461538                       # average InvalidateReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.hits::cpu.inst               8                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.hits::total                  8                       # number of ReadCleanReq hits (Count)
+system.l2.ReadCleanReq.misses::cpu.inst           524                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.misses::total              524                       # number of ReadCleanReq misses (Count)
+system.l2.ReadCleanReq.missLatency::cpu.inst     39010000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.missLatency::total     39010000                       # number of ReadCleanReq miss ticks (Tick)
+system.l2.ReadCleanReq.accesses::cpu.inst          532                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.accesses::total            532                       # number of ReadCleanReq accesses(hits+misses) (Count)
+system.l2.ReadCleanReq.missRate::cpu.inst     0.984962                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.missRate::total       0.984962                       # miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74446.564885                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMissLatency::total 74446.564885                       # average ReadCleanReq miss latency ((Tick/Count))
+system.l2.ReadCleanReq.mshrMisses::cpu.inst          524                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMisses::total          524                       # number of ReadCleanReq MSHR misses (Count)
+system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     33780000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissLatency::total     33780000                       # number of ReadCleanReq MSHR miss ticks (Tick)
+system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.984962                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.mshrMissRate::total     0.984962                       # mshr miss rate for ReadCleanReq accesses (Ratio)
+system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64465.648855                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadCleanReq.avgMshrMissLatency::total 64465.648855                       # average ReadCleanReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.misses::cpu.data               98                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.misses::total                  98                       # number of ReadExReq misses (Count)
+system.l2.ReadExReq.missLatency::cpu.data      8312500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.missLatency::total        8312500                       # number of ReadExReq miss ticks (Tick)
+system.l2.ReadExReq.accesses::cpu.data             98                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.accesses::total                98                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMissLatency::cpu.data 84821.428571                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMissLatency::total 84821.428571                       # average ReadExReq miss latency ((Tick/Count))
+system.l2.ReadExReq.mshrMisses::cpu.data           98                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMisses::total              98                       # number of ReadExReq MSHR misses (Count)
+system.l2.ReadExReq.mshrMissLatency::cpu.data      7332500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissLatency::total      7332500                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74821.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadExReq.avgMshrMissLatency::total 74821.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
+system.l2.ReadSharedReq.misses::cpu.data           99                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.misses::total              99                       # number of ReadSharedReq misses (Count)
+system.l2.ReadSharedReq.missLatency::cpu.data      7967500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.missLatency::total      7967500                       # number of ReadSharedReq miss ticks (Tick)
+system.l2.ReadSharedReq.accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.accesses::total           100                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2.ReadSharedReq.missRate::cpu.data     0.990000                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.missRate::total      0.990000                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMissLatency::cpu.data 80479.797980                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMissLatency::total 80479.797980                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2.ReadSharedReq.mshrMisses::cpu.data           99                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMisses::total           99                       # number of ReadSharedReq MSHR misses (Count)
+system.l2.ReadSharedReq.mshrMissLatency::cpu.data      6977500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissLatency::total      6977500                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.990000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.mshrMissRate::total     0.990000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70479.797980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.ReadSharedReq.avgMshrMissLatency::total 70479.797980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2.WritebackClean.hits::writebacks           39                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.hits::total               39                       # number of WritebackClean hits (Count)
+system.l2.WritebackClean.accesses::writebacks           39                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.WritebackClean.accesses::total           39                       # number of WritebackClean accesses(hits+misses) (Count)
+system.l2.compressor.compressions                 759                       # Total number of compressions (Count)
+system.l2.compressor.failedCompressions           591                       # Total number of failed compressions (Count)
+system.l2.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
+system.l2.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
+system.l2.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
+system.l2.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
+system.l2.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
+system.l2.compressor.compressionSize::16          110                       # Number of blocks that compressed to fit in 16 bits (Count)
+system.l2.compressor.compressionSize::32            1                       # Number of blocks that compressed to fit in 32 bits (Count)
+system.l2.compressor.compressionSize::64            5                       # Number of blocks that compressed to fit in 64 bits (Count)
+system.l2.compressor.compressionSize::128           27                       # Number of blocks that compressed to fit in 128 bits (Count)
+system.l2.compressor.compressionSize::256           25                       # Number of blocks that compressed to fit in 256 bits (Count)
+system.l2.compressor.compressionSize::512          591                       # Number of blocks that compressed to fit in 512 bits (Count)
+system.l2.compressor.compressionSizeBits       311878                       # Total compressed data size (Bit)
+system.l2.compressor.avgCompressionSizeBits   410.906456                       # Average compression size ((Bit/Count))
+system.l2.compressor.decompressions                 1                       # Total number of decompressions (Count)
+system.l2.compressor.patterns::ZERO_RUN          2495                       # Number of data entries that match pattern ZERO_RUN (Count)
+system.l2.compressor.patterns::SignExtended4Bits          124                       # Number of data entries that match pattern SignExtended4Bits (Count)
+system.l2.compressor.patterns::SignExtended1Byte           57                       # Number of data entries that match pattern SignExtended1Byte (Count)
+system.l2.compressor.patterns::SignExtendedHalfword           35                       # Number of data entries that match pattern SignExtendedHalfword (Count)
+system.l2.compressor.patterns::ZeroPaddedHalfword          212                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
+system.l2.compressor.patterns::SignExtendedTwoHalfwords            2                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
+system.l2.compressor.patterns::RepBytes             9                       # Number of data entries that match pattern RepBytes (Count)
+system.l2.compressor.patterns::Uncompressed         9210                       # Number of data entries that match pattern Uncompressed (Count)
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2.tags.tagsInUse                   335.146269                       # Average ticks per tags in use ((Tick/Count))
+system.l2.tags.totalRefs                          768                       # Total number of references to valid blocks. (Count)
+system.l2.tags.sampledRefs                        720                       # Sample count of references to valid blocks. (Count)
+system.l2.tags.avgRefs                       1.066667                       # Average number of references to valid blocks. ((Count/Count))
+system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
+system.l2.tags.occupancies::cpu.inst       253.209458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.occupancies::cpu.data       120.713091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2.tags.avgOccs::cpu.inst             0.003864                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::cpu.data             0.001842                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.avgOccs::total                0.005706                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2.tags.occupanciesTaskId::1024            720                       # Occupied blocks per task id (Count)
+system.l2.tags.ageTaskId_1024::0                  123                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ageTaskId_1024::1                  597                       # Occupied blocks per task id, per block age (Count)
+system.l2.tags.ratioOccsTaskId::1024         0.010986                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
+system.l2.tags.tagAccesses                       6976                       # Number of tag accesses (Count)
+system.l2.tags.dataAccesses                     13232                       # Number of data accesses (Count)
+system.l2.tags.evictionsReplacement::0            720                       # Number of replacements that caused the eviction of 0 blocks (Count)
+system.l2.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
+system.l2.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.avgPriority_cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.avgPriority_cpu.data::samples       197.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
+system.mem_ctrls.priorityMaxLatency      0.000000570500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+system.mem_ctrls.numStayReadState                1448                       # Number of times bus staying in READ state (Count)
+system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrls.readReqs                         720                       # Number of read requests accepted (Count)
+system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
+system.mem_ctrls.readBursts                       720                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
+system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
+system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
+system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
+system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
+system.mem_ctrls.readPktSize::6                   720                       # Read request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
+system.mem_ctrls.rdQLenPdf::0                     625                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::1                      88                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
+system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrls.bytesReadSys                   46080                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
+system.mem_ctrls.avgRdBWSys              853894690.02770340                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrls.totGap                      53886000                       # Total gap between requests (Tick)
+system.mem_ctrls.avgGap                      74841.67                       # Average gap between requests ((Tick/Count))
+system.mem_ctrls.requestorReadBytes::cpu.inst        33472                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadBytes::cpu.data        12608                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrls.requestorReadRate::cpu.inst 620259615.117345690727                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadRate::cpu.data 233635074.910357743502                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrls.requestorReadAccesses::cpu.inst          523                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadAccesses::cpu.data          197                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrls.requestorReadTotalLat::cpu.inst     12379500                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadTotalLat::cpu.data      6187000                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrls.requestorReadAvgLat::cpu.inst     23670.17                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.requestorReadAvgLat::cpu.data     31406.09                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrls.dram.bytesRead::cpu.inst        33472                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::cpu.data        12608                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesRead::total          46080                       # Number of bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::cpu.inst        33472                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.bytesInstRead::total        33472                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrls.dram.numReads::cpu.inst          523                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::cpu.data          197                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.numReads::total             720                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrls.dram.bwRead::cpu.inst      620259615                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::cpu.data      233635075                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwRead::total         853894690                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::cpu.inst    620259615                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwInstRead::total     620259615                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.inst     620259615                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::cpu.data     233635075                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.bwTotal::total        853894690                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrls.dram.readBursts                  720                       # Number of DRAM read bursts (Count)
+system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::0           59                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::1           65                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::2           25                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::3           68                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::6           33                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::7           42                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::9           21                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::10           24                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::11           14                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::12           70                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::13           42                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::14           29                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankRdBursts::15           69                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+system.mem_ctrls.dram.totQLat                 5066500                       # Total ticks spent queuing (Tick)
+system.mem_ctrls.dram.totBusLat               3600000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrls.dram.totMemAccLat           18566500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrls.dram.avgQLat                 7036.81                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.avgMemAccLat           25786.81                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrls.dram.readRowHits                 574                       # Number of row buffer hits during reads (Count)
+system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
+system.mem_ctrls.dram.readRowHitRate            79.72                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrls.dram.bytesPerActivate::samples          134                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::mean   313.313433                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::gmean   211.550586                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::stdev   278.280770                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::0-127           36     26.87%     26.87% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::128-255           32     23.88%     50.75% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::256-383           25     18.66%     69.40% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::384-511           11      8.21%     77.61% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::512-639            9      6.72%     84.33% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::640-767            5      3.73%     88.06% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::768-895            7      5.22%     93.28% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.75%     94.03% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::1024-1151            8      5.97%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesPerActivate::total          134                       # Bytes accessed per row activation (Byte)
+system.mem_ctrls.dram.bytesRead                 46080                       # Total bytes read (Byte)
+system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
+system.mem_ctrls.dram.avgRdBW              853.894690                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+system.mem_ctrls.dram.busUtil                    6.67                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrls.dram.busUtilRead                6.67                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrls.dram.pageHitRate               79.72                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrls.dram.rank0.actEnergy          685440                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preEnergy          341550                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.readEnergy        2998800                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actBackEnergy     24269460                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.preBackEnergy       285120                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.totalEnergy      32268210                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank0.averagePower   597.952543                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       561000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT     51843500                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.actEnergy          357000                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preEnergy          166980                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.readEnergy        2142000                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actBackEnergy     22603920                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.preBackEnergy      1687680                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.totalEnergy      30645420                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrls.dram.rank1.averagePower   567.881107                       # Core power per rank (mW) (Watt)
+system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4228000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT     48176500                       # Time in different power states (Tick)
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp                 622                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq                 98                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp                98                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq            622                       # Transaction distribution (Count)
+system.membus.transDist::InvalidateReq             13                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1453                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                    1453                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        46080                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                    46080                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.snoops                                0                       # Total snoops (Count)
+system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
+system.membus.snoopFanout::samples                733                       # Request fanout histogram (Count)
+system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                      733    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
+system.membus.snoopFanout::total                  733                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer0.occupancy              847000                       # Layer occupancy (ticks) (Tick)
+system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
+system.membus.respLayer1.occupancy            3830000                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
+system.membus.snoop_filter.totRequests            733                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.transDist::ReadResp                631                       # Transaction distribution (Count)
+system.tol2bus.transDist::WritebackClean           39                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExReq                98                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadExResp               98                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadCleanReq            532                       # Transaction distribution (Count)
+system.tol2bus.transDist::ReadSharedReq           100                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateReq            13                       # Transaction distribution (Count)
+system.tol2bus.transDist::InvalidateResp           13                       # Transaction distribution (Count)
+system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1102                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          422                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktCount::total                   1524                       # Packet count per connected requestor and responder (Count)
+system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36480                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12672                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.pktSize::total                   49152                       # Cumulative packet size per connected requestor and responder (Byte)
+system.tol2bus.snoops                               0                       # Total snoops (Count)
+system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
+system.tol2bus.snoopFanout::samples               743                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::mean             0.005384                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::stdev            0.073224                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::0                     739     99.46%     99.46% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::1                       4      0.54%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
+system.tol2bus.snoopFanout::total                 743                       # Request fanout histogram (Count)
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     53964500                       # Cumulative time (in ticks) in various power states (Tick)
+system.tol2bus.reqLayer0.occupancy             430000                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer0.occupancy            796500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.respLayer1.occupancy            303500                       # Layer occupancy (ticks) (Tick)
+system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
+system.tol2bus.snoop_filter.totRequests           782                       # Total number of requests made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleRequests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
+system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
+system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
+system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
+system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
+system.cpu.idleCycles                           90078                       # Total number of cycles that the object has spent stopped (Unspecified)
+system.cpu.tickCycles                           17851                       # Number of cycles that the object actually ticked (Unspecified)
+
+---------- End Simulation Statistics   ----------
diff --git a/src/mem/cache/Cache.py b/src/mem/cache/Cache.py
index 72665e1..18abfda 100644
--- a/src/mem/cache/Cache.py
+++ b/src/mem/cache/Cache.py
@@ -107,6 +107,7 @@ class BaseCache(ClockedObject):
         "Replacement policy")
 
     compressor = Param.BaseCacheCompressor(NULL, "Cache compressor.")
+    gcp = Param.Bool(False,"Enable the global cache predictor.")
     replace_expansions = Param.Bool(True, "Apply replacement policy to " \
         "decide which blocks should be evicted on a data expansion")
     # When a block passes from uncompressed to compressed, it may become
diff --git a/src/mem/cache/base.cc b/src/mem/cache/base.cc
index cf6c9fe..62c8347 100644
--- a/src/mem/cache/base.cc
+++ b/src/mem/cache/base.cc
@@ -84,6 +84,9 @@ BaseCache::BaseCache(const BaseCacheParams &p, unsigned blk_size)
       writeBuffer("write buffer", p.write_buffers, p.mshrs, p.name),
       tags(p.tags),
       compressor(p.compressor),
+      //
+      gcp(p.gcp),
+      //gcpCounter(0),
       prefetcher(p.prefetcher),
       writeAllocator(p.write_allocator),
       writebackClean(p.writeback_clean),
@@ -134,6 +137,8 @@ BaseCache::BaseCache(const BaseCacheParams &p, unsigned blk_size)
         "Compressed cache %s does not have a compression algorithm", name());
     if (compressor)
         compressor->setCache(this);
+    if (gcp && !compressor)
+        fatal("GCP requires a compression algorithm");
 }
 
 BaseCache::~BaseCache()
@@ -1622,12 +1627,27 @@ BaseCache::allocateBlock(const PacketPtr pkt, PacketList &writebacks)
     // compressor is used, the compression/decompression methods are called to
     // calculate the amount of extra cycles needed to read or write compressed
     // blocks.
-    if (compressor && pkt->hasData()) {
-        const auto comp_data = compressor->compress(
-            pkt->getConstPtr<uint64_t>(), compression_lat, decompression_lat);
-        blk_size_bits = comp_data->getSizeBits();
-    }
 
+    //     
+
+    CompressedTags* comp_tags = static_cast<CompressedTags*>(tags);
+
+    std::cout << comp_tags->getGcpFactor();
+
+    if (gcp){
+        if (comp_tags->getGcpFactor() > 0 && compressor && pkt->hasData()) {
+            const auto comp_data = compressor->compress(
+                pkt->getConstPtr<uint64_t>(), compression_lat, decompression_lat);
+            blk_size_bits = comp_data->getSizeBits();
+        }
+    }
+    else {
+        if (compressor && pkt->hasData()) {
+            const auto comp_data = compressor->compress(
+                pkt->getConstPtr<uint64_t>(), compression_lat, decompression_lat);
+            blk_size_bits = comp_data->getSizeBits();
+        }
+    }
     // Find replacement victim
     std::vector<CacheBlk*> evict_blks;
     CacheBlk *victim = tags->findVictim(addr, is_secure, blk_size_bits,
diff --git a/src/mem/cache/base.hh b/src/mem/cache/base.hh
index 6fc7628..cc6c3db 100644
--- a/src/mem/cache/base.hh
+++ b/src/mem/cache/base.hh
@@ -352,6 +352,12 @@ class BaseCache : public ClockedObject
     /** Compression method being used. */
     compression::Base* compressor;
 
+    /** GCP on off */
+    const bool gcp;
+
+    /*GCP Counter*/
+    //int gcpCounter;
+
     /** Prefetcher */
     prefetch::Base *prefetcher;
 
diff --git a/src/mem/cache/tags/compressed_tags.cc b/src/mem/cache/tags/compressed_tags.cc
index 32d7401..d9ee327 100644
--- a/src/mem/cache/tags/compressed_tags.cc
+++ b/src/mem/cache/tags/compressed_tags.cc
@@ -102,6 +102,76 @@ CompressedTags::tagsInit()
 }
 
 CacheBlk*
+CompressedTags::accessBlock(const PacketPtr pkt, Cycles &lat)
+{
+    CacheBlk* blk = findBlock(pkt->getAddr(), pkt->isSecure());
+    SectorSubBlk* sub_blk = static_cast<SectorSubBlk*>(blk);
+    SectorBlk* sector_blk = sub_blk->getSectorBlock();
+    CompressionBlk* compressed_blk = static_cast<CompressionBlk*>(sub_blk);
+    const SuperBlk* super_blk = static_cast<SuperBlk*>(sector_blk);
+
+    signed int gcp_factor = 0;
+
+    // Access all tags in parallel, hence one in each way.  The data side
+    // either accesses all blocks in parallel, or one block sequentially on
+    // a hit.  Sequential access with a miss doesn't access data.
+    stats.tagAccesses += allocAssoc;
+    if (sequentialAccess) {
+        if (blk != nullptr) {
+            stats.dataAccesses += 1;
+        }
+    } else {
+        stats.dataAccesses += allocAssoc*numBlocksPerSector;
+    }
+
+    // If a cache hit
+    // cache hit  
+    if (blk != nullptr){
+
+        if (!compressed_blk->isCompressed()){
+            std::cout << ("unpenalized hit");
+        }
+        else if (compressed_blk->isCompressed()&&super_blk->canCoAllocate(compressed_blk->getSizeBits())){
+            gcp_factor ++;
+            std::cout << "penalized hit";
+        }else if (compressed_blk->isCompressed()&&!super_blk->canCoAllocate(compressed_blk->getSizeBits())){
+            std::cout << "avoided miss";
+            gcp_factor --;
+        }
+    }
+    if (blk != nullptr) {
+        // Update number of references to accessed block
+        blk->increaseRefCount();
+
+        // Get block's sector
+        SectorSubBlk* sub_blk = static_cast<SectorSubBlk*>(blk);
+        const SectorBlk* sector_blk = sub_blk->getSectorBlock();
+
+        // Update replacement data of accessed block, which is shared with
+        // the whole sector it belongs to
+        replacementPolicy->touch(sector_blk->replacementData, pkt);
+    }
+    //miss 
+    if ( blk == nullptr ){
+        if ((compressed_blk->getSizeBits() <= (super_blk->getBlkSize() * CHAR_BIT) / super_blk->getCompressionFactor())){
+            gcp_factor --;
+            std::cout << "avodiable miss";
+        }
+    }
+
+    // The tag lookup latency is the same for a hit or a miss
+    lat = lookupLatency;
+
+    return blk;
+}
+
+int
+CompressedTags::getGcpFactor() const
+{
+    return gcp_factor;
+}
+
+CacheBlk*
 CompressedTags::findVictim(Addr addr, const bool is_secure,
                            const std::size_t compressed_size,
                            std::vector<CacheBlk*>& evict_blks)
diff --git a/src/mem/cache/tags/compressed_tags.hh b/src/mem/cache/tags/compressed_tags.hh
index b54efb0..0086c89 100644
--- a/src/mem/cache/tags/compressed_tags.hh
+++ b/src/mem/cache/tags/compressed_tags.hh
@@ -74,6 +74,8 @@ class CompressedTags : public SectorTags
     std::vector<CompressionBlk> blks;
     /** The cache superblocks. */
     std::vector<SuperBlk> superBlks;
+    /*gcp factor*/
+    int gcp_factor;
 
   public:
     /** Convenience typedef. */
@@ -95,6 +97,23 @@ class CompressedTags : public SectorTags
     void tagsInit() override;
 
     /**
+     * Access block and update replacement data. May not succeed, in which
+     * case nullptr is returned. This has all the implications of a cache
+     * access and should only be used as such. Returns the tag lookup latency
+     * as a side effect.
+     *
+     * @param pkt The packet holding the address to find.
+     * @param lat The latency of the tag lookup.
+     * @return Pointer to the cache block if found.
+     */
+    CacheBlk* accessBlock(const PacketPtr pkt, Cycles &lat) override;
+
+    /*
+    * @ return gcpfactor
+    */
+    int getGcpFactor() const;
+
+    /**
      * Find replacement victim based on address. Checks if data can be co-
      * allocated before choosing blocks to be evicted.
      *
diff --git a/src/mem/cache/tags/sector_tags.cc b/src/mem/cache/tags/sector_tags.cc
index cb121eb..448f654 100644
--- a/src/mem/cache/tags/sector_tags.cc
+++ b/src/mem/cache/tags/sector_tags.cc
@@ -141,7 +141,7 @@ SectorTags::invalidate(CacheBlk *blk)
 CacheBlk*
 SectorTags::accessBlock(const PacketPtr pkt, Cycles &lat)
 {
-    CacheBlk *blk = findBlock(pkt->getAddr(), pkt->isSecure());
+    CacheBlk* blk = findBlock(pkt->getAddr(), pkt->isSecure());
 
     // Access all tags in parallel, hence one in each way.  The data side
     // either accesses all blocks in parallel, or one block sequentially on
@@ -156,6 +156,7 @@ SectorTags::accessBlock(const PacketPtr pkt, Cycles &lat)
     }
 
     // If a cache hit
+    // cache hit  
     if (blk != nullptr) {
         // Update number of references to accessed block
         blk->increaseRefCount();
@@ -168,6 +169,7 @@ SectorTags::accessBlock(const PacketPtr pkt, Cycles &lat)
         // the whole sector it belongs to
         replacementPolicy->touch(sector_blk->replacementData, pkt);
     }
+    //miss 
 
     // The tag lookup latency is the same for a hit or a miss
     lat = lookupLatency;
diff --git a/src/mem/cache/tags/super_blk.cc b/src/mem/cache/tags/super_blk.cc
index 4ce3ef1..3a2bfa8 100644
--- a/src/mem/cache/tags/super_blk.cc
+++ b/src/mem/cache/tags/super_blk.cc
@@ -203,6 +203,12 @@ SuperBlk::canCoAllocate(const std::size_t compressed_size) const
         (compressed_size <= (blkSize * CHAR_BIT) / getCompressionFactor());
 }
 
+std::size_t
+SuperBlk::getBlkSize() const
+{
+    return blkSize;
+}
+
 void
 SuperBlk::setBlkSize(const std::size_t blk_size)
 {
diff --git a/src/mem/cache/tags/super_blk.hh b/src/mem/cache/tags/super_blk.hh
index 9057c24..0883708 100644
--- a/src/mem/cache/tags/super_blk.hh
+++ b/src/mem/cache/tags/super_blk.hh
@@ -203,6 +203,13 @@ class SuperBlk : public SectorBlk
      */
     bool canCoAllocate(const std::size_t compressed_size) const;
 
+    /*
+     * Get size, in bits, of this super block's data.
+     *
+     * @return The superblock size.
+     */
+    std::size_t getBlkSize() const;
+
     /**
      * Set block size. Should be called only once, when initializing blocks.
      *
