DMA_CTRL_ACK,VAR_0
DMA_DEV_TO_MEM,VAR_1
DMA_FROM_DEVICE,VAR_2
DMA_MEM_TO_DEV,VAR_3
DMA_PREP_INTERRUPT,VAR_4
DMA_TO_DEVICE,VAR_5
NAND_BUSWIDTH_16,VAR_6
OMAP_NAND_TIMEOUT_MS,VAR_7
PREFETCH_FIFOTHRESHOLD_MAX,VAR_8
PREFETCH_STATUS_COUNT,FUNC_0
cpu_relax,FUNC_1
dev_err,FUNC_2
dma_async_issue_pending,FUNC_3
dma_map_sg,FUNC_4
dma_unmap_sg,FUNC_5
dmaengine_prep_slave_sg,FUNC_6
dmaengine_submit,FUNC_7
init_completion,FUNC_8
loops_per_jiffy,VAR_9
msecs_to_jiffies,FUNC_9
mtd_to_omap,FUNC_10
omap_nand_dma_callback,VAR_10
omap_prefetch_enable,FUNC_11
omap_prefetch_reset,FUNC_12
omap_read_buf16,FUNC_13
omap_read_buf8,FUNC_14
omap_write_buf16,FUNC_15
omap_write_buf8,FUNC_16
readl,FUNC_17
sg_init_one,FUNC_18
virt_addr_valid,FUNC_19
wait_for_completion,FUNC_20
omap_nand_dma_transfer,FUNC_21
mtd,VAR_11
addr,VAR_12
len,VAR_13
is_write,VAR_14
info,VAR_15
tx,VAR_16
dir,VAR_17
sg,VAR_18
tim,VAR_19
limit,VAR_20
n,VAR_21
ret,VAR_22
val,VAR_23
