<hdldevice language='vhdl' spec='rfdc' firstrawproperty='regs' version='2' libraries='protocol rfdc'>
  <!-- AXI4-Lite Address Range 0x0000 - 0x03FFF -->
  <!-- ref https://docs.xilinx.com/api/khub/maps/w8uumt6t1ussnarj7mwalq/attachments/u_ptvwnpz53cssexydzeua/content?ft-calling-app=ft%2fturnkey-portal&ft-calling-app-version=4.1.11&filename=pg269-rf-data-converter-en-us-2.6.pdf#unique_8 -->
  <property name='regs' type='ulong' arraylength='16384' writable='1' volatile='1' default='0'
      description='Xilinx RF Data Converter IP Common Control and Status registers'/>
  <rawprop name='rawprops' master='true'/>
  <!-- The clks, sysref, and rf signals are generically named so they may be
       mapped to various data converter generations. The platform config's (or
       perhaps, container's) constraints file is where the mapping to pins (and
       therefore, tiles) occurs -->
  <signal name='rx_clks_p' width='2' pin='true' direction='in'/>
  <signal name='rx_clks_n' width='2' pin='true' direction='in'/>
  <signal name='tx_clks_p' width='1' pin='true' direction='in'/>
  <signal name='tx_clks_n' width='1' pin='true' direction='in'/>
  <signal name='sysref_p' pin='true' direction='in'/>
  <signal name='sysref_n' pin='true' direction='in'/>
  <signal name='rf_rx_p' width='2' pin='true' direction='in'/>
  <signal name='rf_rx_n' width='2' pin='true' direction='in'/>
  <signal name='rf_tx_p' width='4' pin='true' direction='out'/>
  <signal name='rf_tx_n' width='4' pin='true' direction='out'/>
  <streaminterface name='in0' datawidth='32'/>
  <streaminterface name='in1' datawidth='32'/>
  <streaminterface name='out0' datawidth='32'/>
  <streaminterface name='out1' datawidth='32'/>
</hdldevice>
