TimeQuest Timing Analyzer report for top_module
Thu Jun 12 13:20:00 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clk                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                      ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_prescaler:U1_CLK_PRESCALER|s_clk_out } ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                         ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                  ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; 254.84 MHz ; 254.84 MHz      ; clk                                      ;                                                       ;
; 474.61 MHz ; 450.05 MHz      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -2.924 ; -29.621       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -1.107 ; -5.718        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -2.694 ; -2.694        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.445  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.631 ; -21.183       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -0.611 ; -9.776        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                            ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.924 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.962      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.867 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.905      ;
; -2.798 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.835      ;
; -2.741 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.778      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.642 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.680      ;
; -2.621 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.658      ;
; -2.531 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.568      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.525 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.563      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.519 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.558      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.518 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.556      ;
; -2.436 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.473      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.410 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.402 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.439      ;
; -2.393 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.431      ;
; -2.185 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.222      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.215      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.997 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.037      ;
; -1.463 ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.501      ;
; -1.381 ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.419      ;
; -1.306 ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.344      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.255 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.294      ;
; -1.191 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.230      ;
; -1.176 ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.214      ;
; -1.129 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.167      ;
; -1.124 ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.162      ;
; -1.062 ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.100      ;
; -1.060 ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.098      ;
; -1.060 ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.098      ;
; -1.058 ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.096      ;
; -0.910 ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.948      ;
; -0.910 ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.948      ;
; -0.908 ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.946      ;
; -0.828 ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.866      ;
; -0.824 ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.862      ;
; -0.822 ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.860      ;
; -0.753 ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.791      ;
; -0.753 ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.791      ;
; -0.751 ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.789      ;
; -0.736 ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.774      ;
; -0.690 ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.728      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.107 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.145      ;
; -1.067 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.105      ;
; -1.027 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.065      ;
; -0.987 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.025      ;
; -0.976 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.014      ;
; -0.953 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.991      ;
; -0.947 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.985      ;
; -0.907 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.945      ;
; -0.896 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.934      ;
; -0.873 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.911      ;
; -0.867 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.905      ;
; -0.827 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.865      ;
; -0.820 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.858      ;
; -0.816 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.854      ;
; -0.793 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.831      ;
; -0.788 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.826      ;
; -0.787 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.825      ;
; -0.747 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.785      ;
; -0.740 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.778      ;
; -0.736 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.774      ;
; -0.713 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.751      ;
; -0.708 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.746      ;
; -0.707 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.745      ;
; -0.668 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.706      ;
; -0.667 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.705      ;
; -0.660 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.698      ;
; -0.656 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.694      ;
; -0.280 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.318      ;
; -0.276 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.314      ;
; -0.275 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.313      ;
; -0.236 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.274      ;
; -0.235 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.273      ;
; -0.228 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.266      ;
; -0.224 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.262      ;
; 0.111  ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.927      ;
; 0.307  ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.694 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; 0.000        ; 2.862      ; 0.731      ;
; -2.194 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; -0.500       ; 2.862      ; 0.731      ;
; 0.445  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.801  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.802  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.088      ;
; 0.808  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.094      ;
; 0.876  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.162      ;
; 0.972  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 1.010  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.021  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.094  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.380      ;
; 1.230  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.516      ;
; 1.230  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.517      ;
; 1.230  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.517      ;
; 1.230  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.516      ;
; 1.232  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.519      ;
; 1.267  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.553      ;
; 1.269  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.555      ;
; 1.278  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.564      ;
; 1.314  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.600      ;
; 1.406  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.692      ;
; 1.424  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.710      ;
; 1.425  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.711      ;
; 1.442  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.728      ;
; 1.488  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.774      ;
; 1.503  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.789      ;
; 1.505  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.791      ;
; 1.505  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.791      ;
; 1.575  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.576  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.862      ;
; 1.577  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.863      ;
; 1.578  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.865      ;
; 1.578  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.865      ;
; 1.578  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.865      ;
; 1.579  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.866      ;
; 1.580  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.866      ;
; 1.660  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.946      ;
; 1.662  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.948      ;
; 1.662  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.948      ;
; 1.671  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.958      ;
; 1.810  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.096      ;
; 1.812  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.098      ;
; 1.812  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.098      ;
; 1.814  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.100      ;
; 1.881  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 2.152  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.438      ;
; 2.152  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.438      ;
; 2.154  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.440      ;
; 2.236  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.522      ;
; 2.247  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.533      ;
; 2.250  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.536      ;
; 2.252  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.538      ;
; 2.273  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.558      ;
; 2.290  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.576      ;
; 2.299  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.584      ;
; 2.342  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.628      ;
; 2.349  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.635      ;
; 2.359  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.645      ;
; 2.365  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.651      ;
; 2.424  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.710      ;
; 2.433  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.718      ;
; 2.447  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.733      ;
; 2.448  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.734      ;
; 2.456  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.741      ;
; 2.477  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.763      ;
; 2.494  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.781      ;
; 2.494  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.781      ;
; 2.496  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.783      ;
; 2.498  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.784      ;
; 2.500  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.786      ;
; 2.500  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.786      ;
; 2.500  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.786      ;
; 2.501  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.787      ;
; 2.502  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.788      ;
; 2.517  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.803      ;
; 2.541  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.827      ;
; 2.598  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.883      ;
; 2.599  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.885      ;
; 2.606  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.892      ;
; 2.608  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.893      ;
; 2.617  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.903      ;
; 2.617  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.903      ;
; 2.619  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.905      ;
; 2.636  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.922      ;
; 2.636  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.922      ;
; 2.636  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.922      ;
; 2.688  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.974      ;
; 2.697  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.982      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 3.037      ;
; 2.812  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.099      ;
; 2.812  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.099      ;
; 2.812  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.099      ;
; 2.812  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.099      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.445 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.731      ;
; 0.641 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.927      ;
; 0.976 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.262      ;
; 0.980 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.266      ;
; 0.987 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.274      ;
; 1.027 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.313      ;
; 1.028 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.314      ;
; 1.032 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.318      ;
; 1.408 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.694      ;
; 1.412 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.698      ;
; 1.419 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.705      ;
; 1.420 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.706      ;
; 1.459 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.745      ;
; 1.460 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.746      ;
; 1.465 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.751      ;
; 1.488 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.774      ;
; 1.492 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.778      ;
; 1.499 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.785      ;
; 1.539 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.825      ;
; 1.540 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.826      ;
; 1.545 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.831      ;
; 1.568 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.854      ;
; 1.572 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.858      ;
; 1.579 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.865      ;
; 1.619 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.905      ;
; 1.625 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.911      ;
; 1.648 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.934      ;
; 1.659 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.945      ;
; 1.699 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.985      ;
; 1.705 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.991      ;
; 1.728 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.014      ;
; 1.739 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.025      ;
; 1.779 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.065      ;
; 1.819 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.105      ;
; 1.859 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.145      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 6.032 ; 6.032 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 6.444 ; 6.444 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -4.758 ; -4.758 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -4.075 ; -4.075 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 7.849  ; 7.849  ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 7.606  ; 7.606  ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 7.586  ; 7.586  ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 7.583  ; 7.583  ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 7.314  ; 7.314  ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 7.584  ; 7.584  ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 7.449  ; 7.449  ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 7.312  ; 7.312  ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 7.849  ; 7.849  ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 10.950 ; 10.950 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 9.191  ; 9.191  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.889  ; 6.889  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.889  ; 6.889  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.612  ; 6.612  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615  ; 6.615  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.344  ; 6.344  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.865  ; 6.865  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.303  ; 6.303  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615  ; 6.615  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.572  ; 6.572  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 7.312 ; 7.312 ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 7.606 ; 7.606 ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 7.586 ; 7.586 ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 7.583 ; 7.583 ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 7.314 ; 7.314 ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 7.584 ; 7.584 ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 7.449 ; 7.449 ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 7.312 ; 7.312 ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 7.849 ; 7.849 ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 9.254 ; 9.254 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.392 ; 7.392 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.303 ; 6.303 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.889 ; 6.889 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.612 ; 6.612 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615 ; 6.615 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.344 ; 6.344 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.865 ; 6.865 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.303 ; 6.303 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615 ; 6.615 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.572 ; 6.572 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -0.524 ; -4.075        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.189  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.722 ; -1.722        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.215  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.380 ; -17.380       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -0.500 ; -8.000        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                            ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.556      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.445 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.407 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.438      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.420      ;
; -0.385 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.416      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.403      ;
; -0.365 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.340 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.371      ;
; -0.317 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.348      ;
; -0.292 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.323      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.267 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.299      ;
; -0.253 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.285      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.207 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.241      ;
; -0.189 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 1.220      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.027  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.006      ;
; 0.052  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.980      ;
; 0.085  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.947      ;
; 0.125  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.907      ;
; 0.139  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 0.894      ;
; 0.144  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.888      ;
; 0.189  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.843      ;
; 0.191  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.841      ;
; 0.197  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.835      ;
; 0.203  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.829      ;
; 0.205  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.827      ;
; 0.218  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.814      ;
; 0.253  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.779      ;
; 0.272  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.760      ;
; 0.273  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.759      ;
; 0.275  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.757      ;
; 0.286  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.746      ;
; 0.286  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.746      ;
; 0.326  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.706      ;
; 0.327  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.705      ;
; 0.329  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.703      ;
; 0.347  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.685      ;
; 0.356  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.676      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.189 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.843      ;
; 0.200 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.832      ;
; 0.224 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.808      ;
; 0.235 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.797      ;
; 0.242 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.790      ;
; 0.256 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.776      ;
; 0.259 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.773      ;
; 0.270 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.762      ;
; 0.277 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.755      ;
; 0.291 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.741      ;
; 0.294 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.738      ;
; 0.305 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.727      ;
; 0.310 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.722      ;
; 0.312 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.720      ;
; 0.326 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.705      ;
; 0.329 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.703      ;
; 0.340 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.692      ;
; 0.345 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.687      ;
; 0.347 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.685      ;
; 0.361 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.671      ;
; 0.362 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.670      ;
; 0.364 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.668      ;
; 0.375 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.657      ;
; 0.375 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.657      ;
; 0.380 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.652      ;
; 0.382 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.650      ;
; 0.501 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.531      ;
; 0.502 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.530      ;
; 0.504 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.528      ;
; 0.510 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.522      ;
; 0.513 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.519      ;
; 0.518 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.514      ;
; 0.520 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.512      ;
; 0.630 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -1.722 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; 0.000        ; 1.796      ; 0.367      ;
; -1.222 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; -0.500       ; 1.796      ; 0.367      ;
; 0.215  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.342  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.494      ;
; 0.343  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.495      ;
; 0.345  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.497      ;
; 0.361  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.377  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.407  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.559      ;
; 0.413  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.565      ;
; 0.418  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.570      ;
; 0.462  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.614      ;
; 0.462  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.614      ;
; 0.465  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.617      ;
; 0.470  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.622      ;
; 0.500  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.652      ;
; 0.504  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.657      ;
; 0.504  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.657      ;
; 0.505  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.658      ;
; 0.512  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.524  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.676      ;
; 0.525  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.677      ;
; 0.526  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.533  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.551  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.706      ;
; 0.594  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.746      ;
; 0.595  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.604  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.757      ;
; 0.605  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.757      ;
; 0.607  ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.622  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.775      ;
; 0.622  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.775      ;
; 0.622  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.775      ;
; 0.623  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.776      ;
; 0.627  ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.675  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.827      ;
; 0.677  ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.829      ;
; 0.689  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.841      ;
; 0.691  ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.843      ;
; 0.736  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.888      ;
; 0.791  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.943      ;
; 0.798  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.950      ;
; 0.798  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.950      ;
; 0.798  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.950      ;
; 0.799  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.951      ;
; 0.803  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.955      ;
; 0.819  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 0.970      ;
; 0.827  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 0.978      ;
; 0.828  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.980      ;
; 0.831  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.983      ;
; 0.836  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.988      ;
; 0.836  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.988      ;
; 0.848  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.000      ;
; 0.849  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.001      ;
; 0.864  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.016      ;
; 0.872  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.024      ;
; 0.874  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.026      ;
; 0.876  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.028      ;
; 0.888  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 1.039      ;
; 0.896  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 1.047      ;
; 0.897  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.049      ;
; 0.899  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.051      ;
; 0.901  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.054      ;
; 0.901  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.054      ;
; 0.902  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.055      ;
; 0.904  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.914  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.917  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.919  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.919  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.920  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.940  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.092      ;
; 0.942  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.094      ;
; 0.959  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 1.110      ;
; 0.964  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 1.115      ;
; 0.976  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.128      ;
; 0.976  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.128      ;
; 0.977  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.129      ;
; 0.978  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.130      ;
; 1.002  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 1.153      ;
; 1.019  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.172      ;
; 1.019  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.172      ;
; 1.019  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.172      ;
; 1.020  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.173      ;
; 1.033  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.185      ;
; 1.033  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.185      ;
; 1.037  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.189      ;
; 1.037  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.189      ;
; 1.049  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.201      ;
; 1.055  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.207      ;
; 1.055  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.207      ;
; 1.087  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 1.241      ;
; 1.087  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 1.241      ;
; 1.087  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.002      ; 1.241      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.402      ;
; 0.360 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.522      ;
; 0.376 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.531      ;
; 0.498 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.671      ;
; 0.533 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.692      ;
; 0.551 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.706      ;
; 0.568 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.722      ;
; 0.575 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.727      ;
; 0.586 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.741      ;
; 0.603 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.755      ;
; 0.610 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.762      ;
; 0.621 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.773      ;
; 0.624 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.776      ;
; 0.638 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.790      ;
; 0.645 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.797      ;
; 0.656 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.808      ;
; 0.680 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.832      ;
; 0.691 ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.843      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_count[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_count[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; sawtooth_generator:U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_SAWTOOTH_GENERATOR|s_sawtooth_count[7]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 2.631 ; 2.631 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 2.761 ; 2.761 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -2.093 ; -2.093 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -1.794 ; -1.794 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 4.140 ; 4.140 ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 4.068 ; 4.068 ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 4.049 ; 4.049 ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 4.043 ; 4.043 ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 3.950 ; 3.950 ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 4.045 ; 4.045 ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 4.038 ; 4.038 ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 3.947 ; 3.947 ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 4.140 ; 4.140 ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 5.269 ; 5.269 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 4.504 ; 4.504 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.657 ; 3.657 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.657 ; 3.657 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.466 ; 3.466 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.643 ; 3.643 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.433 ; 3.433 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.572 ; 3.572 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.530 ; 3.530 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 3.947 ; 3.947 ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 4.068 ; 4.068 ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 4.049 ; 4.049 ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 4.043 ; 4.043 ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 3.950 ; 3.950 ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 4.045 ; 4.045 ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 4.038 ; 4.038 ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 3.947 ; 3.947 ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 4.140 ; 4.140 ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 4.636 ; 4.636 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.844 ; 3.844 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.433 ; 3.433 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.657 ; 3.657 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.466 ; 3.466 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.643 ; 3.643 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.433 ; 3.433 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.572 ; 3.572 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.530 ; 3.530 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                          ; -2.924  ; -2.694 ; N/A      ; N/A     ; -1.631              ;
;  clk                                      ; -2.924  ; -2.694 ; N/A      ; N/A     ; -1.631              ;
;  clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -1.107  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                           ; -35.339 ; -2.694 ; 0.0      ; 0.0     ; -30.959             ;
;  clk                                      ; -29.621 ; -2.694 ; N/A      ; N/A     ; -21.183             ;
;  clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -5.718  ; 0.000  ; N/A      ; N/A     ; -9.776              ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 6.032 ; 6.032 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 6.444 ; 6.444 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -2.093 ; -2.093 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -1.794 ; -1.794 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 7.849  ; 7.849  ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 7.606  ; 7.606  ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 7.586  ; 7.586  ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 7.583  ; 7.583  ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 7.314  ; 7.314  ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 7.584  ; 7.584  ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 7.449  ; 7.449  ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 7.312  ; 7.312  ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 7.849  ; 7.849  ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 10.950 ; 10.950 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 9.191  ; 9.191  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.889  ; 6.889  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.889  ; 6.889  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.612  ; 6.612  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615  ; 6.615  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.344  ; 6.344  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.865  ; 6.865  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.303  ; 6.303  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.615  ; 6.615  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.572  ; 6.572  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]      ; clk                                      ; 3.947 ; 3.947 ; Rise       ; clk                                      ;
;  dac_data[0]     ; clk                                      ; 4.068 ; 4.068 ; Rise       ; clk                                      ;
;  dac_data[1]     ; clk                                      ; 4.049 ; 4.049 ; Rise       ; clk                                      ;
;  dac_data[2]     ; clk                                      ; 4.043 ; 4.043 ; Rise       ; clk                                      ;
;  dac_data[3]     ; clk                                      ; 3.950 ; 3.950 ; Rise       ; clk                                      ;
;  dac_data[4]     ; clk                                      ; 4.045 ; 4.045 ; Rise       ; clk                                      ;
;  dac_data[5]     ; clk                                      ; 4.038 ; 4.038 ; Rise       ; clk                                      ;
;  dac_data[6]     ; clk                                      ; 3.947 ; 3.947 ; Rise       ; clk                                      ;
;  dac_data[7]     ; clk                                      ; 4.140 ; 4.140 ; Rise       ; clk                                      ;
; pwm_out          ; clk                                      ; 4.636 ; 4.636 ; Rise       ; clk                                      ;
; pwm_out          ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.844 ; 3.844 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; sawtooth_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.433 ; 3.433 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.657 ; 3.657 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.567 ; 3.567 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.466 ; 3.466 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.643 ; 3.643 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.433 ; 3.433 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.572 ; 3.572 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  sawtooth_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.530 ; 3.530 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk                                      ; clk                                      ; 323      ; 0        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk                                      ; 1        ; 1        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 36       ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk                                      ; clk                                      ; 323      ; 0        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk                                      ; 1        ; 1        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 36       ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 12 13:19:59 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_prescaler:U1_CLK_PRESCALER|s_clk_out clk_prescaler:U1_CLK_PRESCALER|s_clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.924
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.924       -29.621 clk 
    Info (332119):    -1.107        -5.718 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332146): Worst-case hold slack is -2.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.694        -2.694 clk 
    Info (332119):     0.445         0.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -21.183 clk 
    Info (332119):    -0.611        -9.776 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.524        -4.075 clk 
    Info (332119):     0.189         0.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332146): Worst-case hold slack is -1.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.722        -1.722 clk 
    Info (332119):     0.215         0.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 clk 
    Info (332119):    -0.500        -8.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4541 megabytes
    Info: Processing ended: Thu Jun 12 13:20:00 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


