<!DOCTYPE HTML>
<html>

<head>
  <title>Akash Poptani</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
          <!-- class="logo_colour", allows you to change the colour of the text -->
        <h1><br/>Akash Poptani</h1>
<!--        <h2>Simple. Contemporary. Website Template.</h2> -->
      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li><a href="index.html">About</a></li>
          <li><a href="research.html">Research interests</a></li>
          <li class="selected"><a href="publications.html">Projects and Publications</a></li>
          <li><a href="internships.html">Internships</a></li>
          <li><a href="teaching.html">Teaching</a></li>
          <li><a href="organisation.html">Organisations</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <h2>Publications</h2>
          <ol style="font-size: 16px;">
          <b>SANNA: Secure Acceleration of Neural Network Applications</b> <a href = "https://ieeexplore.ieee.org/document/10089929">paper</a> <a href = "https://github.com/akashpoptani/Task-scheduling-algorithms">code</a> <a href = "https://drive.google.com/file/d/1GmBUbeNf6T0TE1q26A0ojZrwW2k_xi7D/view">poster</a> <a href = "https://drive.google.com/file/d/188VBGf8SCyA5w94swMcU7sCxn5qxREPq/view?usp=sharing">overview</a> <br/>
          Akash Poptani, Abhishek Mittal, Rishit Saiya, Rajshekar Kalayappan and Sandeep Chandran<br/>
          International Conference on VLSI Design (VLSID'23), Hyderabad, India, 2023. 
          </ol>
          <ol style="font-size: 16px;">
          <b>Decoding Drought: Embracing Simplicity in Effective Predictive Models</b> <a href = "https://drive.google.com/file/d/1z32eMEsM5uRAzu3fAQc7sUbLJEoOzW2T/view">paper</a> <a href = "https://drive.google.com/file/d/18wqmZbmFzRiN3t9yxILXniba-o0P5pA1/view">code</a> <a href = "https://docs.google.com/presentation/d/1nkSEkUGCV7oFoqXmDfXdlFva1zOPc9Pr/edit?usp=sharing&ouid=114143895469212281993&rtpof=true&sd=true">presentation</a> <a href = "https://drive.google.com/file/d/1xY2o23nXfqusQmCxgM99qSsX0i2NB2U8/view">video</a> <a href = "https://drive.google.com/file/d/1XtJ6M3G_ODn-q5Lx5S2ZxU-ERnveRroE/view?usp=sharing">overview</a> <br/>
          Akash Poptani, Sayali Lokhande, Rahul Jashvantbhai Pandya and Sridhar Iyer<br/>
          IEEE Asia-Pacific Conference on Geoscience, Electronics and Remote Sensing Technology (AGERS), Surabaya, Indonesia, 2023.
          </ol>
          <ol style="font-size: 16px;">
            <b>Under Submission</b><br/>
            <b>LCM: LLM-focused Hybrid SPM-cache Architecture with Cache Management for Multi-Core AI Accelerators</b> <!--<a href = "https://ieeexplore.ieee.org/document/10089929">paper</a>--><br/>
              Chengtao Lai, Zhongchun Zhou, Akash Poptani, Wei Zhang <br/>
              IEEE International Parallel & Distributed Processing Symposium (IPDPS), 2024.
            </ol>

          <h2>Current Projects</h2>
          <ol>
                <ul style="font-size: 16px;">
                  <li>
                      <b>Design and Development of Runtime Monitor Processors</b><br/>
                      Demonstrated comprehension of Runtime Verification, Monitorability, and the rt-R2U2 framework. Actively engaged in implementing Temporal-Logic Based Runtime Observer Pairs for effective System Health Management (SHM) in real-time systems. Executed FSM model implementations, specifically in Haskell on the CLASH compiler, as part of monitoring processor development.<br/> <a href = "https://www.overleaf.com/project/63d016c4e3c070877b7e3764">overleaf</a> <a href = "https://docs.google.com/presentation/d/1wOaEwa0r6LDoX43ydnof3-jtWiGiLtuXM0iRA7Rs5NY/edit#slide=id.g26230869ed3_0_1426">presentation</a> <a href = "https://docs.google.com/presentation/d/1CxoQ1YPMwESPDY5nG1fuV1d7mXk_KT3XO833zmiYjtY/edit#slide=id.g20e90bbc64d_2_36">RV_Slides</a>
                  </li>
                  <li>
                      <b>Enabling power tracing in Tejas by integrating McPaT</b><br/>
                        Effectively familiarized with Tejas and McPat frameworks, successfully integrating them to support accurate power calculations. Expanded proficiency to include temperature computations, enabling ongoing tracking of power and temperature variations during program execution. <a href = "https://gitea.iitdh.ac.in/rajshekar.k/power_temp_3D_Tejas">code</a> <a href = "https://docs.google.com/presentation/d/1gpEDD3x6uM2UUo_axyYK86jHR9HmBQm4a3gjlfE89sE/edit#slide=id.p">presentation</a>          
                  </li>
                  <li>
                    <b>Exploiting Criticality using Hardware Prefetching and Branch Prediction Techniques </b><br/>
                    Assisted in implementing a Criticality Aware Tiered Cache Hierarchy to optimize system performance. Explored various Memory Technologies and seamlessly integrated them into the cache architecture. Conducted experiments on Branch predictors to fine-tune criticality utilization across different cache sizes, achieving enhanced efficiency.                  </li> <a href = "https://docs.google.com/presentation/d/1nRp_vuL9EMhhLb-zPGRtlBE3ftOjmFFj0AyE8sUkbrM/edit#slide=id.p">presentation</a> <a href = "https://gitea.iitdh.ac.in/rajshekar.k/criticality_and_STTRAM/commits/branch/hybrid-cache">code</a>
                </ul>
                </ol>
                <h2>Mini Projects</h2>
          <ol>
                <ul style="font-size: 16px;">
                  <li>
                      <b>Breadboard Implementation of Calculator Design</b><br/>
                      Executed the real-world implementation of a Calculator Design on a breadboard. Developed a Digital Design utilizing RTL (Register-Transfer Level) Model, crafting diverse gate configurations, initially conceived with CMOS logic.
                    </li>
                  <li>
                      <b>Understanding Modern Aspects of Processors using Simulators</b><br/>
                    Conducted comparative study of passive cooling techniques(Heat sink, Heat spreader, Fans, fluids in pipes using cooling mechanisms) to prevent over heating of systems. Effectively familiarized Sniper(changing existing system models), HotSpot(monitoring on-chip temperature for different parameters) and 3D-ICE(3D-Interlayer Cooling Emulator with inter-tier Microchannel Liquid Cooling) simulators.
                    </li>
                  <li>
                    <b>Implementation of MIPS using Verilog</b><br/>
                    Demonstrated proficiency in digital circuit understanding, translating this knowledge into practical application by skillfully implementing both combinational and sequential circuits using Xilinx tools. This experience extends to writing assembly code and seamlessly integrating the entire system, showcasing my ability to contribute effectively to complex hardware projects.
                  </li>
                </ul>
          </ol>
          <h2>Course Projects</h2>
          <ol>
            <ul style="font-size: 16px;">
              <li>
                  <b>Treasure Hunt, Snakes and Ladders</b><br/><i style = "text-align: right">Computer Programming Lab</i><br/>
                  My practical expertise in C Language programming is highlighted by my utilization of binary files and multiple library functions to develop engaging and interactive games. I have successfully engineered both Minesweeper and Snakes and Ladders games, demonstrating my ability to apply complex programming concepts to create enjoyable user experiences.
                </li>
              <li>
                  <b>Implementation of Digital Modulation Schemes</b><br/><i style = "text-align: right">Communications Lab</i><br/>
                  Developed Modulator, Demodulator, and Symbols to Bits functions for various Modulation Schemes including BPSK, QPSK, and 16QAM, utilizing MATLAB. Successfully implemented Repetition and Interleaver Techniques to enhance the efficiency of the modulation processes.
              </li>
              <li>
                <b>Implementation of Object Detection on Raspberry Pi</b><br/><i style = "text-align: right">Hands On Engineering Lab</i><br/>
                Installed Raspian OS and proficiently configured the system for optimal performance.
                Leveraged a pre-trained TensorFlow Lite model to execute object detection and face mask recognition tasks with precision, showcasing my expertise in AI and embedded systems integration.
              </li>
            </ul>
      </ol>
      </div>
    </div>
  </div>
</body>
</html>
