/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:30 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_PCTR_0_H__
#define BCHP_V3D_PCTR_0_H__

/***************************************************************************
 *V3D_PCTR_0 - V3D Support Registers
 ***************************************************************************/
#define BCHP_V3D_PCTR_0_EN                       0x01708650 /* [RW][32] Performance Counter Enables */
#define BCHP_V3D_PCTR_0_CLR                      0x01708654 /* [WO][32] Performance Counter Clear */
#define BCHP_V3D_PCTR_0_OVERFLOW                 0x01708658 /* [RW][32] Performance Counter Overflow */
#define BCHP_V3D_PCTR_0_SRC_0_3                  0x01708660 /* [RW][32] Performance Counter Source Select (0-3) */
#define BCHP_V3D_PCTR_0_SRC_4_7                  0x01708664 /* [RW][32] Performance Counter Source Select (4-7) */
#define BCHP_V3D_PCTR_0_SRC_8_11                 0x01708668 /* [RW][32] Performance Counter Source Select (8-11) */
#define BCHP_V3D_PCTR_0_SRC_12_15                0x0170866c /* [RW][32] Performance Counter Source Select (12-15) */
#define BCHP_V3D_PCTR_0_SRC_16_19                0x01708670 /* [RW][32] Performance Counter Source Select (16-19) */
#define BCHP_V3D_PCTR_0_SRC_20_23                0x01708674 /* [RW][32] Performance Counter Source Select (20-23) */
#define BCHP_V3D_PCTR_0_SRC_24_27                0x01708678 /* [RW][32] Performance Counter Source Select (24-27) */
#define BCHP_V3D_PCTR_0_SRC_28_31                0x0170867c /* [RW][32] Performance Counter Source Select (28-31) */
#define BCHP_V3D_PCTR_0_PCTR0                    0x01708680 /* [RO][32] Performance Counter Count 0 */
#define BCHP_V3D_PCTR_0_PCTR1                    0x01708684 /* [RO][32] Performance Counter Count 1 */
#define BCHP_V3D_PCTR_0_PCTR2                    0x01708688 /* [RO][32] Performance Counter Count 2 */
#define BCHP_V3D_PCTR_0_PCTR3                    0x0170868c /* [RO][32] Performance Counter Count 3 */
#define BCHP_V3D_PCTR_0_PCTR4                    0x01708690 /* [RO][32] Performance Counter Count 4 */
#define BCHP_V3D_PCTR_0_PCTR5                    0x01708694 /* [RO][32] Performance Counter Count 5 */
#define BCHP_V3D_PCTR_0_PCTR6                    0x01708698 /* [RO][32] Performance Counter Count 6 */
#define BCHP_V3D_PCTR_0_PCTR7                    0x0170869c /* [RO][32] Performance Counter Count 7 */
#define BCHP_V3D_PCTR_0_PCTR8                    0x017086a0 /* [RO][32] Performance Counter Count 8 */
#define BCHP_V3D_PCTR_0_PCTR9                    0x017086a4 /* [RO][32] Performance Counter Count 9 */
#define BCHP_V3D_PCTR_0_PCTR10                   0x017086a8 /* [RO][32] Performance Counter Count 10 */
#define BCHP_V3D_PCTR_0_PCTR11                   0x017086ac /* [RO][32] Performance Counter Count 11 */
#define BCHP_V3D_PCTR_0_PCTR12                   0x017086b0 /* [RO][32] Performance Counter Count 12 */
#define BCHP_V3D_PCTR_0_PCTR13                   0x017086b4 /* [RO][32] Performance Counter Count 13 */
#define BCHP_V3D_PCTR_0_PCTR14                   0x017086b8 /* [RO][32] Performance Counter Count 14 */
#define BCHP_V3D_PCTR_0_PCTR15                   0x017086bc /* [RO][32] Performance Counter Count 15 */
#define BCHP_V3D_PCTR_0_PCTR16                   0x017086c0 /* [RO][32] Performance Counter Count 16 */
#define BCHP_V3D_PCTR_0_PCTR17                   0x017086c4 /* [RO][32] Performance Counter Count 17 */
#define BCHP_V3D_PCTR_0_PCTR18                   0x017086c8 /* [RO][32] Performance Counter Count 18 */
#define BCHP_V3D_PCTR_0_PCTR19                   0x017086cc /* [RO][32] Performance Counter Count 19 */
#define BCHP_V3D_PCTR_0_PCTR20                   0x017086d0 /* [RO][32] Performance Counter Count 20 */
#define BCHP_V3D_PCTR_0_PCTR21                   0x017086d4 /* [RO][32] Performance Counter Count 21 */
#define BCHP_V3D_PCTR_0_PCTR22                   0x017086d8 /* [RO][32] Performance Counter Count 22 */
#define BCHP_V3D_PCTR_0_PCTR23                   0x017086dc /* [RO][32] Performance Counter Count 23 */
#define BCHP_V3D_PCTR_0_PCTR24                   0x017086e0 /* [RO][32] Performance Counter Count 24 */
#define BCHP_V3D_PCTR_0_PCTR25                   0x017086e4 /* [RO][32] Performance Counter Count 25 */
#define BCHP_V3D_PCTR_0_PCTR26                   0x017086e8 /* [RO][32] Performance Counter Count 26 */
#define BCHP_V3D_PCTR_0_PCTR27                   0x017086ec /* [RO][32] Performance Counter Count 27 */
#define BCHP_V3D_PCTR_0_PCTR28                   0x017086f0 /* [RO][32] Performance Counter Count 28 */
#define BCHP_V3D_PCTR_0_PCTR29                   0x017086f4 /* [RO][32] Performance Counter Count 29 */
#define BCHP_V3D_PCTR_0_PCTR30                   0x017086f8 /* [RO][32] Performance Counter Count 30 */
#define BCHP_V3D_PCTR_0_PCTR31                   0x017086fc /* [RO][32] Performance Counter Count 31 */

/***************************************************************************
 *EN - Performance Counter Enables
 ***************************************************************************/
/* V3D_PCTR_0 :: EN :: CTEN0_CTEN31 [31:00] */
#define BCHP_V3D_PCTR_0_EN_CTEN0_CTEN31_MASK                       0xffffffff
#define BCHP_V3D_PCTR_0_EN_CTEN0_CTEN31_SHIFT                      0
#define BCHP_V3D_PCTR_0_EN_CTEN0_CTEN31_DEFAULT                    0x00000000

/***************************************************************************
 *CLR - Performance Counter Clear
 ***************************************************************************/
/* V3D_PCTR_0 :: CLR :: CTCLR0_CTCLR31 [31:00] */
#define BCHP_V3D_PCTR_0_CLR_CTCLR0_CTCLR31_MASK                    0xffffffff
#define BCHP_V3D_PCTR_0_CLR_CTCLR0_CTCLR31_SHIFT                   0
#define BCHP_V3D_PCTR_0_CLR_CTCLR0_CTCLR31_DEFAULT                 0x00000000

/***************************************************************************
 *OVERFLOW - Performance Counter Overflow
 ***************************************************************************/
/* V3D_PCTR_0 :: OVERFLOW :: OFLOW [31:00] */
#define BCHP_V3D_PCTR_0_OVERFLOW_OFLOW_MASK                        0xffffffff
#define BCHP_V3D_PCTR_0_OVERFLOW_OFLOW_SHIFT                       0
#define BCHP_V3D_PCTR_0_OVERFLOW_OFLOW_DEFAULT                     0x00000000

/***************************************************************************
 *SRC_0_3 - Performance Counter Source Select (0-3)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_0_3 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved0_MASK                     0x80000000
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved0_SHIFT                    31

/* V3D_PCTR_0 :: SRC_0_3 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_MASK                        0x7f000000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_SHIFT                       24
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS3_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_0_3 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved1_MASK                     0x00800000
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved1_SHIFT                    23

/* V3D_PCTR_0 :: SRC_0_3 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_MASK                        0x007f0000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_SHIFT                       16
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS2_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_0_3 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved2_MASK                     0x00008000
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved2_SHIFT                    15

/* V3D_PCTR_0 :: SRC_0_3 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_MASK                        0x00007f00
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_SHIFT                       8
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS1_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_0_3 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved3_MASK                     0x00000080
#define BCHP_V3D_PCTR_0_SRC_0_3_reserved3_SHIFT                    7

/* V3D_PCTR_0 :: SRC_0_3 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_MASK                        0x0000007f
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_SHIFT                       0
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_0_3_PCTRS0_tmu_mru_hits                85

/***************************************************************************
 *SRC_4_7 - Performance Counter Source Select (4-7)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_4_7 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved0_MASK                     0x80000000
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved0_SHIFT                    31

/* V3D_PCTR_0 :: SRC_4_7 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_MASK                        0x7f000000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_SHIFT                       24
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS3_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_4_7 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved1_MASK                     0x00800000
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved1_SHIFT                    23

/* V3D_PCTR_0 :: SRC_4_7 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_MASK                        0x007f0000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_SHIFT                       16
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS2_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_4_7 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved2_MASK                     0x00008000
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved2_SHIFT                    15

/* V3D_PCTR_0 :: SRC_4_7 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_MASK                        0x00007f00
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_SHIFT                       8
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS1_tmu_mru_hits                85

/* V3D_PCTR_0 :: SRC_4_7 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved3_MASK                     0x00000080
#define BCHP_V3D_PCTR_0_SRC_4_7_reserved3_SHIFT                    7

/* V3D_PCTR_0 :: SRC_4_7 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_MASK                        0x0000007f
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_SHIFT                       0
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_DEFAULT                     0x00000000
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_fep_valid_primts_no_pixels  0
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_fep_valid_prims             1
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_fep_ez_nfclip_quads         2
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_fep_valid_quads             3
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_stencil_fail      4
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_stencilz_fail     5
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_stencilz_pass     6
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_zero_cov          7
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_nonzero_cov       8
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_quads_written           9
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_prim_viewpoint_discard  10
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_prim_clip               11
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_prim_rev                12
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_idle_cycles             13
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_active_cycles_frag      15
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_valid_instr      16
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_tmu_stall        17
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_varyings_stall   19
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_ic_hit                  20
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_ic_miss                 21
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_uc_hit                  22
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_uc_miss                 23
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_tcache_access           24
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_tcache_miss             25
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_vpm_vdw_stall               26
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_vpm_vcd_stall               27
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_bin_active                  28
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_rdr_active                  29
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_hits                    30
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_misses                  31
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_cycle_count                 32
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_prims_binned            35
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_writes_watch_0          36
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_reads_watch_0           37
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_write_stalls_watch_0    38
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_read_stalls_watch_0     39
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_write_bytes_watch_0     40
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_read_bytes_watch_0      41
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_writes_watch_1          42
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_reads_watch_1           43
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_write_stalls_watch_1    44
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_read_stalls_watch_1     45
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_write_bytes_watch_1     46
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_axi_read_bytes_watch_1      47
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_partial_quads           48
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_config_accesses         49
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_no_id_stall             50
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_com_que_stall           51
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmu_writes              52
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_active_cycles           53
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_stalled_cycles          54
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_cle_active                  55
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmu_reads               56
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_cle_reads               57
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_vcd_reads               58
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmucfg_reads            59
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc0_reads              60
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc1_reads              61
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc2_reads              62
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmu_w_misses            63
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmu_r_misses            64
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_cle_misses              65
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_vcd_misses              66
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_tmucfg_misses           67
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc0_misses             68
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc1_misses             69
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_slc2_misses             70
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_core_mem_writes             71
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_mem_writes              72
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_mem_writes              73
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_mem_writes              74
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_core_mem_reads              75
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_l2t_mem_reads               76
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_mem_reads               77
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_pse_mem_reads               78
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_mem_reads               79
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_gmp_mem_reads               80
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_ptb_w_mem_words             81
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_w_mem_words             82
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_pse_r_mem_words             83
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tlb_r_mem_words             84
#define BCHP_V3D_PCTR_0_SRC_4_7_PCTRS0_tmu_mru_hits                85

/***************************************************************************
 *SRC_8_11 - Performance Counter Source Select (8-11)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_8_11 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved0_MASK                    0x80000000
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved0_SHIFT                   31

/* V3D_PCTR_0 :: SRC_8_11 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_MASK                       0x7f000000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_SHIFT                      24
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_DEFAULT                    0x00000000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_fep_valid_prims            1
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_fep_ez_nfclip_quads        2
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_fep_valid_quads            3
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_stencil_fail     4
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_stencilz_fail    5
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_stencilz_pass    6
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_zero_cov         7
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_nonzero_cov      8
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_quads_written          9
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_prim_clip              11
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_prim_rev               12
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_idle_cycles            13
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_active_cycles_frag     15
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_valid_instr     16
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_tmu_stall       17
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_varyings_stall  19
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_ic_hit                 20
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_ic_miss                21
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_uc_hit                 22
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_uc_miss                23
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_tcache_access          24
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_tcache_miss            25
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_vpm_vdw_stall              26
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_vpm_vcd_stall              27
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_bin_active                 28
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_rdr_active                 29
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_hits                   30
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_misses                 31
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_cycle_count                32
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_prims_binned           35
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_writes_watch_0         36
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_reads_watch_0          37
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_write_stalls_watch_0   38
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_read_stalls_watch_0    39
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_write_bytes_watch_0    40
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_read_bytes_watch_0     41
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_writes_watch_1         42
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_reads_watch_1          43
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_write_stalls_watch_1   44
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_read_stalls_watch_1    45
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_write_bytes_watch_1    46
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_axi_read_bytes_watch_1     47
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_partial_quads          48
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_config_accesses        49
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_no_id_stall            50
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_com_que_stall          51
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmu_writes             52
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_active_cycles          53
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_stalled_cycles         54
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_cle_active                 55
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmu_reads              56
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_cle_reads              57
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_vcd_reads              58
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmucfg_reads           59
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc0_reads             60
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc1_reads             61
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc2_reads             62
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmu_w_misses           63
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmu_r_misses           64
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_cle_misses             65
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_vcd_misses             66
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_tmucfg_misses          67
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc0_misses            68
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc1_misses            69
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_slc2_misses            70
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_core_mem_writes            71
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_mem_writes             72
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_mem_writes             73
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_mem_writes             74
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_core_mem_reads             75
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_l2t_mem_reads              76
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_mem_reads              77
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_pse_mem_reads              78
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_mem_reads              79
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_gmp_mem_reads              80
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_ptb_w_mem_words            81
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_w_mem_words            82
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_pse_r_mem_words            83
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tlb_r_mem_words            84
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS3_tmu_mru_hits               85

/* V3D_PCTR_0 :: SRC_8_11 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved1_MASK                    0x00800000
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved1_SHIFT                   23

/* V3D_PCTR_0 :: SRC_8_11 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_MASK                       0x007f0000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_SHIFT                      16
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_DEFAULT                    0x00000000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_fep_valid_prims            1
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_fep_ez_nfclip_quads        2
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_fep_valid_quads            3
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_stencil_fail     4
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_stencilz_fail    5
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_stencilz_pass    6
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_zero_cov         7
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_nonzero_cov      8
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_quads_written          9
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_prim_clip              11
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_prim_rev               12
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_idle_cycles            13
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_active_cycles_frag     15
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_valid_instr     16
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_tmu_stall       17
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_varyings_stall  19
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_ic_hit                 20
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_ic_miss                21
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_uc_hit                 22
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_uc_miss                23
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_tcache_access          24
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_tcache_miss            25
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_vpm_vdw_stall              26
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_vpm_vcd_stall              27
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_bin_active                 28
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_rdr_active                 29
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_hits                   30
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_misses                 31
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_cycle_count                32
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_prims_binned           35
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_writes_watch_0         36
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_reads_watch_0          37
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_write_stalls_watch_0   38
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_read_stalls_watch_0    39
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_write_bytes_watch_0    40
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_read_bytes_watch_0     41
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_writes_watch_1         42
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_reads_watch_1          43
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_write_stalls_watch_1   44
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_read_stalls_watch_1    45
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_write_bytes_watch_1    46
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_axi_read_bytes_watch_1     47
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_partial_quads          48
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_config_accesses        49
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_no_id_stall            50
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_com_que_stall          51
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmu_writes             52
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_active_cycles          53
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_stalled_cycles         54
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_cle_active                 55
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmu_reads              56
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_cle_reads              57
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_vcd_reads              58
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmucfg_reads           59
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc0_reads             60
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc1_reads             61
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc2_reads             62
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmu_w_misses           63
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmu_r_misses           64
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_cle_misses             65
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_vcd_misses             66
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_tmucfg_misses          67
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc0_misses            68
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc1_misses            69
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_slc2_misses            70
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_core_mem_writes            71
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_mem_writes             72
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_mem_writes             73
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_mem_writes             74
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_core_mem_reads             75
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_l2t_mem_reads              76
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_mem_reads              77
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_pse_mem_reads              78
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_mem_reads              79
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_gmp_mem_reads              80
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_ptb_w_mem_words            81
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_w_mem_words            82
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_pse_r_mem_words            83
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tlb_r_mem_words            84
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS2_tmu_mru_hits               85

/* V3D_PCTR_0 :: SRC_8_11 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved2_MASK                    0x00008000
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved2_SHIFT                   15

/* V3D_PCTR_0 :: SRC_8_11 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_MASK                       0x00007f00
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_SHIFT                      8
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_DEFAULT                    0x00000000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_fep_valid_prims            1
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_fep_ez_nfclip_quads        2
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_fep_valid_quads            3
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_stencil_fail     4
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_stencilz_fail    5
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_stencilz_pass    6
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_zero_cov         7
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_nonzero_cov      8
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_quads_written          9
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_prim_clip              11
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_prim_rev               12
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_idle_cycles            13
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_active_cycles_frag     15
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_valid_instr     16
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_tmu_stall       17
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_varyings_stall  19
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_ic_hit                 20
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_ic_miss                21
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_uc_hit                 22
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_uc_miss                23
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_tcache_access          24
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_tcache_miss            25
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_vpm_vdw_stall              26
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_vpm_vcd_stall              27
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_bin_active                 28
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_rdr_active                 29
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_hits                   30
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_misses                 31
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_cycle_count                32
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_prims_binned           35
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_writes_watch_0         36
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_reads_watch_0          37
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_write_stalls_watch_0   38
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_read_stalls_watch_0    39
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_write_bytes_watch_0    40
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_read_bytes_watch_0     41
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_writes_watch_1         42
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_reads_watch_1          43
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_write_stalls_watch_1   44
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_read_stalls_watch_1    45
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_write_bytes_watch_1    46
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_axi_read_bytes_watch_1     47
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_partial_quads          48
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_config_accesses        49
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_no_id_stall            50
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_com_que_stall          51
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmu_writes             52
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_active_cycles          53
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_stalled_cycles         54
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_cle_active                 55
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmu_reads              56
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_cle_reads              57
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_vcd_reads              58
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmucfg_reads           59
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc0_reads             60
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc1_reads             61
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc2_reads             62
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmu_w_misses           63
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmu_r_misses           64
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_cle_misses             65
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_vcd_misses             66
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_tmucfg_misses          67
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc0_misses            68
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc1_misses            69
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_slc2_misses            70
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_core_mem_writes            71
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_mem_writes             72
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_mem_writes             73
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_mem_writes             74
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_core_mem_reads             75
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_l2t_mem_reads              76
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_mem_reads              77
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_pse_mem_reads              78
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_mem_reads              79
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_gmp_mem_reads              80
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_ptb_w_mem_words            81
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_w_mem_words            82
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_pse_r_mem_words            83
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tlb_r_mem_words            84
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS1_tmu_mru_hits               85

/* V3D_PCTR_0 :: SRC_8_11 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved3_MASK                    0x00000080
#define BCHP_V3D_PCTR_0_SRC_8_11_reserved3_SHIFT                   7

/* V3D_PCTR_0 :: SRC_8_11 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_MASK                       0x0000007f
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_SHIFT                      0
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_DEFAULT                    0x00000000
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_fep_valid_prims            1
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_fep_ez_nfclip_quads        2
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_fep_valid_quads            3
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_stencil_fail     4
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_stencilz_fail    5
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_stencilz_pass    6
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_zero_cov         7
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_nonzero_cov      8
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_quads_written          9
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_prim_clip              11
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_prim_rev               12
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_idle_cycles            13
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_active_cycles_frag     15
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_valid_instr     16
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_tmu_stall       17
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_varyings_stall  19
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_ic_hit                 20
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_ic_miss                21
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_uc_hit                 22
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_uc_miss                23
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_tcache_access          24
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_tcache_miss            25
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_vpm_vdw_stall              26
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_vpm_vcd_stall              27
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_bin_active                 28
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_rdr_active                 29
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_hits                   30
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_misses                 31
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_cycle_count                32
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_prims_binned           35
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_writes_watch_0         36
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_reads_watch_0          37
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_write_stalls_watch_0   38
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_read_stalls_watch_0    39
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_write_bytes_watch_0    40
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_read_bytes_watch_0     41
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_writes_watch_1         42
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_reads_watch_1          43
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_write_stalls_watch_1   44
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_read_stalls_watch_1    45
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_write_bytes_watch_1    46
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_axi_read_bytes_watch_1     47
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_partial_quads          48
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_config_accesses        49
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_no_id_stall            50
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_com_que_stall          51
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmu_writes             52
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_active_cycles          53
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_stalled_cycles         54
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_cle_active                 55
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmu_reads              56
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_cle_reads              57
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_vcd_reads              58
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmucfg_reads           59
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc0_reads             60
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc1_reads             61
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc2_reads             62
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmu_w_misses           63
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmu_r_misses           64
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_cle_misses             65
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_vcd_misses             66
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_tmucfg_misses          67
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc0_misses            68
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc1_misses            69
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_slc2_misses            70
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_core_mem_writes            71
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_mem_writes             72
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_mem_writes             73
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_mem_writes             74
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_core_mem_reads             75
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_l2t_mem_reads              76
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_mem_reads              77
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_pse_mem_reads              78
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_mem_reads              79
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_gmp_mem_reads              80
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_ptb_w_mem_words            81
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_w_mem_words            82
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_pse_r_mem_words            83
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tlb_r_mem_words            84
#define BCHP_V3D_PCTR_0_SRC_8_11_PCTRS0_tmu_mru_hits               85

/***************************************************************************
 *SRC_12_15 - Performance Counter Source Select (12-15)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_12_15 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved0_MASK                   0x80000000
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved0_SHIFT                  31

/* V3D_PCTR_0 :: SRC_12_15 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_MASK                      0x7f000000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_SHIFT                     24
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS3_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_12_15 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved1_MASK                   0x00800000
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved1_SHIFT                  23

/* V3D_PCTR_0 :: SRC_12_15 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_MASK                      0x007f0000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_SHIFT                     16
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS2_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_12_15 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved2_MASK                   0x00008000
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved2_SHIFT                  15

/* V3D_PCTR_0 :: SRC_12_15 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_MASK                      0x00007f00
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_SHIFT                     8
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS1_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_12_15 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved3_MASK                   0x00000080
#define BCHP_V3D_PCTR_0_SRC_12_15_reserved3_SHIFT                  7

/* V3D_PCTR_0 :: SRC_12_15 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_MASK                      0x0000007f
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_SHIFT                     0
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_12_15_PCTRS0_tmu_mru_hits              85

/***************************************************************************
 *SRC_16_19 - Performance Counter Source Select (16-19)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_16_19 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved0_MASK                   0x80000000
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved0_SHIFT                  31

/* V3D_PCTR_0 :: SRC_16_19 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_MASK                      0x7f000000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_SHIFT                     24
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS3_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_16_19 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved1_MASK                   0x00800000
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved1_SHIFT                  23

/* V3D_PCTR_0 :: SRC_16_19 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_MASK                      0x007f0000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_SHIFT                     16
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS2_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_16_19 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved2_MASK                   0x00008000
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved2_SHIFT                  15

/* V3D_PCTR_0 :: SRC_16_19 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_MASK                      0x00007f00
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_SHIFT                     8
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS1_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_16_19 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved3_MASK                   0x00000080
#define BCHP_V3D_PCTR_0_SRC_16_19_reserved3_SHIFT                  7

/* V3D_PCTR_0 :: SRC_16_19 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_MASK                      0x0000007f
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_SHIFT                     0
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_16_19_PCTRS0_tmu_mru_hits              85

/***************************************************************************
 *SRC_20_23 - Performance Counter Source Select (20-23)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_20_23 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved0_MASK                   0x80000000
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved0_SHIFT                  31

/* V3D_PCTR_0 :: SRC_20_23 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_MASK                      0x7f000000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_SHIFT                     24
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS3_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_20_23 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved1_MASK                   0x00800000
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved1_SHIFT                  23

/* V3D_PCTR_0 :: SRC_20_23 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_MASK                      0x007f0000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_SHIFT                     16
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS2_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_20_23 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved2_MASK                   0x00008000
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved2_SHIFT                  15

/* V3D_PCTR_0 :: SRC_20_23 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_MASK                      0x00007f00
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_SHIFT                     8
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS1_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_20_23 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved3_MASK                   0x00000080
#define BCHP_V3D_PCTR_0_SRC_20_23_reserved3_SHIFT                  7

/* V3D_PCTR_0 :: SRC_20_23 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_MASK                      0x0000007f
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_SHIFT                     0
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_20_23_PCTRS0_tmu_mru_hits              85

/***************************************************************************
 *SRC_24_27 - Performance Counter Source Select (24-27)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_24_27 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved0_MASK                   0x80000000
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved0_SHIFT                  31

/* V3D_PCTR_0 :: SRC_24_27 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_MASK                      0x7f000000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_SHIFT                     24
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS3_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_24_27 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved1_MASK                   0x00800000
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved1_SHIFT                  23

/* V3D_PCTR_0 :: SRC_24_27 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_MASK                      0x007f0000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_SHIFT                     16
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS2_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_24_27 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved2_MASK                   0x00008000
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved2_SHIFT                  15

/* V3D_PCTR_0 :: SRC_24_27 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_MASK                      0x00007f00
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_SHIFT                     8
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS1_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_24_27 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved3_MASK                   0x00000080
#define BCHP_V3D_PCTR_0_SRC_24_27_reserved3_SHIFT                  7

/* V3D_PCTR_0 :: SRC_24_27 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_MASK                      0x0000007f
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_SHIFT                     0
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_24_27_PCTRS0_tmu_mru_hits              85

/***************************************************************************
 *SRC_28_31 - Performance Counter Source Select (28-31)
 ***************************************************************************/
/* V3D_PCTR_0 :: SRC_28_31 :: reserved0 [31:31] */
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved0_MASK                   0x80000000
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved0_SHIFT                  31

/* V3D_PCTR_0 :: SRC_28_31 :: PCTRS3 [30:24] */
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_MASK                      0x7f000000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_SHIFT                     24
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS3_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_28_31 :: reserved1 [23:23] */
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved1_MASK                   0x00800000
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved1_SHIFT                  23

/* V3D_PCTR_0 :: SRC_28_31 :: PCTRS2 [22:16] */
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_MASK                      0x007f0000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_SHIFT                     16
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS2_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_28_31 :: reserved2 [15:15] */
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved2_MASK                   0x00008000
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved2_SHIFT                  15

/* V3D_PCTR_0 :: SRC_28_31 :: PCTRS1 [14:08] */
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_MASK                      0x00007f00
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_SHIFT                     8
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS1_tmu_mru_hits              85

/* V3D_PCTR_0 :: SRC_28_31 :: reserved3 [07:07] */
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved3_MASK                   0x00000080
#define BCHP_V3D_PCTR_0_SRC_28_31_reserved3_SHIFT                  7

/* V3D_PCTR_0 :: SRC_28_31 :: PCTRS0 [06:00] */
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_MASK                      0x0000007f
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_SHIFT                     0
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_DEFAULT                   0x00000000
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_fep_valid_primts_no_pixels 0
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_fep_valid_prims           1
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_fep_ez_nfclip_quads       2
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_fep_valid_quads           3
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_stencil_fail    4
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_stencilz_fail   5
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_stencilz_pass   6
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_zero_cov        7
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_nonzero_cov     8
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_quads_written         9
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_prim_viewpoint_discard 10
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_prim_clip             11
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_prim_rev              12
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_idle_cycles           13
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_active_cycles_frag    15
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_valid_instr    16
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_tmu_stall      17
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_scoreboard_stall 18
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_varyings_stall 19
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_ic_hit                20
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_ic_miss               21
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_uc_hit                22
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_uc_miss               23
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_tcache_access         24
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_tcache_miss           25
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_vpm_vdw_stall             26
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_vpm_vcd_stall             27
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_bin_active                28
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_rdr_active                29
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_hits                  30
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_misses                31
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_cycle_count               32
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_qpu_cycles_stalled_fragment 34
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_prims_binned          35
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_writes_watch_0        36
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_reads_watch_0         37
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_write_stalls_watch_0  38
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_read_stalls_watch_0   39
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_write_bytes_watch_0   40
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_read_bytes_watch_0    41
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_writes_watch_1        42
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_reads_watch_1         43
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_write_stalls_watch_1  44
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_read_stalls_watch_1   45
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_write_bytes_watch_1   46
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_axi_read_bytes_watch_1    47
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_partial_quads         48
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_config_accesses       49
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_no_id_stall           50
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_com_que_stall         51
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmu_writes            52
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_active_cycles         53
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_stalled_cycles        54
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_cle_active                55
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmu_reads             56
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_cle_reads             57
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_vcd_reads             58
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmucfg_reads          59
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc0_reads            60
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc1_reads            61
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc2_reads            62
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmu_w_misses          63
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmu_r_misses          64
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_cle_misses            65
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_vcd_misses            66
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_tmucfg_misses         67
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc0_misses           68
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc1_misses           69
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_slc2_misses           70
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_core_mem_writes           71
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_mem_writes            72
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_mem_writes            73
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_mem_writes            74
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_core_mem_reads            75
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_l2t_mem_reads             76
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_mem_reads             77
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_pse_mem_reads             78
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_mem_reads             79
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_gmp_mem_reads             80
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_ptb_w_mem_words           81
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_w_mem_words           82
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_pse_r_mem_words           83
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tlb_r_mem_words           84
#define BCHP_V3D_PCTR_0_SRC_28_31_PCTRS0_tmu_mru_hits              85

/***************************************************************************
 *PCTR0 - Performance Counter Count 0
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR0 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR0_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR0_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR0_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR1 - Performance Counter Count 1
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR1 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR1_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR1_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR1_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR2 - Performance Counter Count 2
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR2 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR2_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR2_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR2_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR3 - Performance Counter Count 3
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR3 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR3_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR3_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR3_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR4 - Performance Counter Count 4
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR4 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR4_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR4_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR4_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR5 - Performance Counter Count 5
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR5 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR5_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR5_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR5_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR6 - Performance Counter Count 6
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR6 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR6_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR6_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR6_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR7 - Performance Counter Count 7
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR7 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR7_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR7_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR7_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR8 - Performance Counter Count 8
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR8 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR8_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR8_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR8_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR9 - Performance Counter Count 9
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR9 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR9_PCTR_MASK                            0xffffffff
#define BCHP_V3D_PCTR_0_PCTR9_PCTR_SHIFT                           0
#define BCHP_V3D_PCTR_0_PCTR9_PCTR_DEFAULT                         0x00000000

/***************************************************************************
 *PCTR10 - Performance Counter Count 10
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR10 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR10_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR10_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR10_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR11 - Performance Counter Count 11
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR11 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR11_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR11_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR11_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR12 - Performance Counter Count 12
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR12 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR12_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR12_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR12_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR13 - Performance Counter Count 13
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR13 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR13_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR13_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR13_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR14 - Performance Counter Count 14
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR14 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR14_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR14_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR14_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR15 - Performance Counter Count 15
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR15 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR15_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR15_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR15_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR16 - Performance Counter Count 16
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR16 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR16_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR16_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR16_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR17 - Performance Counter Count 17
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR17 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR17_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR17_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR17_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR18 - Performance Counter Count 18
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR18 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR18_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR18_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR18_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR19 - Performance Counter Count 19
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR19 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR19_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR19_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR19_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR20 - Performance Counter Count 20
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR20 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR20_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR20_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR20_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR21 - Performance Counter Count 21
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR21 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR21_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR21_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR21_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR22 - Performance Counter Count 22
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR22 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR22_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR22_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR22_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR23 - Performance Counter Count 23
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR23 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR23_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR23_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR23_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR24 - Performance Counter Count 24
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR24 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR24_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR24_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR24_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR25 - Performance Counter Count 25
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR25 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR25_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR25_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR25_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR26 - Performance Counter Count 26
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR26 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR26_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR26_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR26_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR27 - Performance Counter Count 27
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR27 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR27_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR27_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR27_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR28 - Performance Counter Count 28
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR28 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR28_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR28_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR28_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR29 - Performance Counter Count 29
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR29 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR29_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR29_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR29_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR30 - Performance Counter Count 30
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR30 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR30_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR30_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR30_PCTR_DEFAULT                        0x00000000

/***************************************************************************
 *PCTR31 - Performance Counter Count 31
 ***************************************************************************/
/* V3D_PCTR_0 :: PCTR31 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_0_PCTR31_PCTR_MASK                           0xffffffff
#define BCHP_V3D_PCTR_0_PCTR31_PCTR_SHIFT                          0
#define BCHP_V3D_PCTR_0_PCTR31_PCTR_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_V3D_PCTR_0_H__ */

/* End of File */
