#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 23 17:29:46 2022
# Process ID: 24388
# Current directory: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3572 C:\Users\Biagio\Desktop\Linear-Feedback-Shift-Register\vivado\LFSR.xpr
# Log file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/vivado.log
# Journal file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.gen/sources_1', nor could it be found using path 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.246 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: LFSR
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.895 ; gain = 252.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:27]
	Parameter Nbit bound to: 16 - type: integer 
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'shift_reg' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:8' bound to instance 'LFSR' of component 'shift_reg' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:25]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FF0' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:24]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFN' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (2#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (3#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.617 ; gain = 303.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.617 ; gain = 303.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.617 ; gain = 303.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1336.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Finished Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.512 ; gain = 529.273
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.512 ; gain = 560.266
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 23 17:30:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_lfsr
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.934 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Finished Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 17:59:56 2022...
