Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 16:22:46 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     126         
LUTAR-1    Warning           LUT drives async reset alert    88          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               49          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.122        0.000                      0                  342        0.150        0.000                      0                  342       41.160        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        54.122        0.000                      0                  342        0.150        0.000                      0                  342       41.160        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       54.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.122ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.885ns  (logic 13.608ns (47.111%)  route 15.277ns (52.889%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.818 r  chua_rng_data/v10_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           1.173    33.991    chua_rng_data/v10_inferred__1/i__carry__1_n_6
    SLICE_X38Y20         FDPE                                         r  chua_rng_data/v1_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.434    88.129    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X38Y20         FDPE                                         r  chua_rng_data/v1_reg[9]_P/C
                         clock pessimism              0.259    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X38Y20         FDPE (Setup_fdpe_C_D)       -0.240    88.113    chua_rng_data/v1_reg[9]_P
  -------------------------------------------------------------------
                         required time                         88.113    
                         arrival time                         -33.991    
  -------------------------------------------------------------------
                         slack                                 54.122    

Slack (MET) :             54.189ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.789ns  (logic 13.517ns (46.953%)  route 15.272ns (53.047%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    32.727 r  chua_rng_data/v10_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           1.168    33.894    chua_rng_data/v10_inferred__1/i__carry__1_n_7
    SLICE_X40Y15         FDPE                                         r  chua_rng_data/v1_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.441    88.136    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  chua_rng_data/v1_reg[8]_P/C
                         clock pessimism              0.259    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X40Y15         FDPE (Setup_fdpe_C_D)       -0.276    88.084    chua_rng_data/v1_reg[8]_P
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                         -33.895    
  -------------------------------------------------------------------
                         slack                                 54.189    

Slack (MET) :             54.214ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.818ns  (logic 13.600ns (47.193%)  route 15.218ns (52.807%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.810 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           1.114    33.924    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X38Y21         FDPE                                         r  chua_rng_data/v1_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433    88.128    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  chua_rng_data/v1_reg[11]_P/C
                         clock pessimism              0.259    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X38Y21         FDPE (Setup_fdpe_C_D)       -0.214    88.138    chua_rng_data/v1_reg[11]_P
  -------------------------------------------------------------------
                         required time                         88.138    
                         arrival time                         -33.924    
  -------------------------------------------------------------------
                         slack                                 54.214    

Slack (MET) :             54.262ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.697ns  (logic 13.600ns (47.391%)  route 15.097ns (52.609%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.810 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.993    33.803    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X39Y21         FDCE                                         r  chua_rng_data/v1_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433    88.128    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  chua_rng_data/v1_reg[11]_C/C
                         clock pessimism              0.259    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X39Y21         FDCE (Setup_fdce_C_D)       -0.286    88.066    chua_rng_data/v1_reg[11]_C
  -------------------------------------------------------------------
                         required time                         88.066    
                         arrival time                         -33.803    
  -------------------------------------------------------------------
                         slack                                 54.262    

Slack (MET) :             54.263ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.751ns  (logic 13.483ns (46.896%)  route 15.268ns (53.104%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.693 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           1.164    33.857    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X42Y14         FDCE                                         r  chua_rng_data/v1_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.442    88.137    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  chua_rng_data/v1_reg[7]_C/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)       -0.241    88.120    chua_rng_data/v1_reg[7]_C
  -------------------------------------------------------------------
                         required time                         88.120    
                         arrival time                         -33.857    
  -------------------------------------------------------------------
                         slack                                 54.263    

Slack (MET) :             54.313ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.654ns  (logic 13.524ns (47.198%)  route 15.130ns (52.802%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.734 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.026    33.760    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X40Y20         FDPE                                         r  chua_rng_data/v1_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.436    88.131    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X40Y20         FDPE                                         r  chua_rng_data/v1_reg[10]_P/C
                         clock pessimism              0.259    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X40Y20         FDPE (Setup_fdpe_C_D)       -0.282    88.073    chua_rng_data/v1_reg[10]_P
  -------------------------------------------------------------------
                         required time                         88.073    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                 54.313    

Slack (MET) :             54.469ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.528ns  (logic 13.608ns (47.701%)  route 14.920ns (52.299%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.495 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.495    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.818 r  chua_rng_data/v10_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.816    33.634    chua_rng_data/v10_inferred__1/i__carry__1_n_6
    SLICE_X37Y21         FDCE                                         r  chua_rng_data/v1_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433    88.128    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  chua_rng_data/v1_reg[9]_C/C
                         clock pessimism              0.259    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X37Y21         FDCE (Setup_fdce_C_D)       -0.249    88.103    chua_rng_data/v1_reg[9]_C
  -------------------------------------------------------------------
                         required time                         88.103    
                         arrival time                         -33.634    
  -------------------------------------------------------------------
                         slack                                 54.469    

Slack (MET) :             54.612ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.403ns  (logic 13.483ns (47.471%)  route 14.920ns (52.529%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.693 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    33.509    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X42Y15         FDPE                                         r  chua_rng_data/v1_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.441    88.136    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X42Y15         FDPE                                         r  chua_rng_data/v1_reg[7]_P/C
                         clock pessimism              0.259    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X42Y15         FDPE (Setup_fdpe_C_D)       -0.239    88.121    chua_rng_data/v1_reg[7]_P
  -------------------------------------------------------------------
                         required time                         88.121    
                         arrival time                         -33.509    
  -------------------------------------------------------------------
                         slack                                 54.612    

Slack (MET) :             54.707ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.363ns  (logic 13.400ns (47.244%)  route 14.963ns (52.756%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.378 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.378    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    32.610 r  chua_rng_data/v10_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.859    33.469    chua_rng_data/v10_inferred__1/i__carry__0_n_7
    SLICE_X46Y13         FDPE                                         r  chua_rng_data/v1_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.443    88.138    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X46Y13         FDPE                                         r  chua_rng_data/v1_reg[4]_P/C
                         clock pessimism              0.276    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X46Y13         FDPE (Setup_fdpe_C_D)       -0.202    88.177    chua_rng_data/v1_reg[4]_P
  -------------------------------------------------------------------
                         required time                         88.177    
                         arrival time                         -33.469    
  -------------------------------------------------------------------
                         slack                                 54.707    

Slack (MET) :             54.715ns  (required time - arrival time)
  Source:                 chua_rng_data/v1_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/v1_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.256ns  (logic 13.263ns (46.938%)  route 14.993ns (53.062%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.562     5.106    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y13         FDPE                                         r  chua_rng_data/v1_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.562 r  chua_rng_data/v1_reg[5]_P/Q
                         net (fo=20, routed)          1.621     7.183    chua_rng_data/v1_reg[5]_P_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.335 r  chua_rng_data/rnd[5]_i_1/O
                         net (fo=10, routed)          1.180     8.515    chua_rng_data/rnd[5]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     9.249 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.562 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    10.384    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_4
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.306    10.690 r  chua_rng_data/i___111_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.690    chua_rng_data/i___111_carry__1_i_3_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.223 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.223    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.442 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__2/O[0]
                         net (fo=2, routed)           1.158    12.599    chua_rng_data/nonlinear1_inferred__0/i___111_carry__2_n_7
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.325    12.924 r  chua_rng_data/i___169_carry__2_i_1/O
                         net (fo=2, routed)           0.483    13.408    chua_rng_data/i___169_carry__2_i_1_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.327    13.735 r  chua_rng_data/i___169_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.735    chua_rng_data/i___169_carry__2_i_5_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.136 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.136    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.449 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[3]
                         net (fo=1, routed)           1.179    15.628    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_4
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.306    15.934 r  chua_rng_data/v15_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.934    chua_rng_data/v15_carry__2_i_4_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.467 r  chua_rng_data/v15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.467    chua_rng_data/v15_carry__2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.721 r  chua_rng_data/v14__138_carry__3_i_3/CO[0]
                         net (fo=27, routed)          1.485    18.206    chua_rng_data/v14__138_carry__3_i_3_n_3
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.367    18.573 r  chua_rng_data/v14_carry__3_i_1/O
                         net (fo=1, routed)           0.000    18.573    chua_rng_data/v14_carry__3_i_1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    19.147 f  chua_rng_data/v14_carry__3/CO[2]
                         net (fo=24, routed)          1.058    20.205    chua_rng_data/v14_carry__3_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I0_O)        0.310    20.515 r  chua_rng_data/v14__175_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.515    chua_rng_data/v14__175_carry__3_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.916 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.916    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.138 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    21.981    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    22.280 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    23.383    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    23.540 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    24.379    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    24.734 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    24.734    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.247 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.247    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.570 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    26.259    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    30.097 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    31.741    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    31.865 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    31.865    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    32.473 r  chua_rng_data/v10_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.889    33.362    chua_rng_data/v10_inferred__1/i__carry_n_4
    SLICE_X48Y15         FDPE                                         r  chua_rng_data/v1_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.445    88.140    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X48Y15         FDPE                                         r  chua_rng_data/v1_reg[3]_P/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X48Y15         FDPE (Setup_fdpe_C_D)       -0.286    88.078    chua_rng_data/v1_reg[3]_P
  -------------------------------------------------------------------
                         required time                         88.078    
                         arrival time                         -33.362    
  -------------------------------------------------------------------
                         slack                                 54.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    clk_div_u4/CLK
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.098     1.707    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  clk_div_u4/cnter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    clk_div_u4/cnter[0]
    SLICE_X42Y2          FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.834     1.983    clk_div_u4/CLK
    SLICE_X42Y2          FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y2          FDCE (Hold_fdce_C_D)         0.121     1.602    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.561     1.465    clk_div_u3/CLK
    SLICE_X35Y42         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.660    clk_div_u3/cnter[1]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.099     1.759 r  clk_div_u3/cnter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.759    clk_div_u3/cnter[0]_i_1__2_n_0
    SLICE_X35Y42         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.830     1.979    clk_div_u3/CLK
    SLICE_X35Y42         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092     1.557    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.565     1.469    clk_div_u4/CLK
    SLICE_X44Y2          FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           0.146     1.755    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X43Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  clk_div_u4/cnter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    clk_div_u4/cnter[4]
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.834     1.983    clk_div_u4/CLK
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X43Y2          FDCE (Hold_fdce_C_D)         0.091     1.595    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 chua_rng_data/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.819%)  route 0.153ns (45.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.557     1.461    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  chua_rng_data/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  chua_rng_data/counter_reg[15]/Q
                         net (fo=18, routed)          0.153     1.755    chua_rng_data/counter_reg_n_0_[15]
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.800 r  chua_rng_data/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.800    chua_rng_data/counter[11]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  chua_rng_data/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.823     1.972    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  chua_rng_data/counter_reg[11]/C
                         clock pessimism             -0.498     1.474    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.092     1.566    chua_rng_data/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.500%)  route 0.182ns (49.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    clk_div_u4/CLK
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.182     1.791    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X42Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  clk_div_u4/cnter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    clk_div_u4/cnter[8]
    SLICE_X42Y2          FDCE                                         r  clk_div_u4/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.834     1.983    clk_div_u4/CLK
    SLICE_X42Y2          FDCE                                         r  clk_div_u4/cnter_reg[8]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y2          FDCE (Hold_fdce_C_D)         0.121     1.602    clk_div_u4/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 chua_rng_data/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.557     1.461    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  chua_rng_data/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  chua_rng_data/counter_reg[15]/Q
                         net (fo=18, routed)          0.154     1.756    chua_rng_data/counter_reg_n_0_[15]
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  chua_rng_data/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.801    chua_rng_data/counter[10]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  chua_rng_data/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.823     1.972    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  chua_rng_data/counter_reg[10]/C
                         clock pessimism             -0.498     1.474    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.091     1.565    chua_rng_data/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    clk_div_u4/CLK
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.144     1.753    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X43Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  clk_div_u4/cnter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    clk_div_u4/cnter[7]
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.834     1.983    clk_div_u4/CLK
    SLICE_X43Y2          FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X43Y2          FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 chua_rng_data/iL_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/iL_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.553     1.457    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  chua_rng_data/iL_reg[12]/Q
                         net (fo=4, routed)           0.078     1.676    chua_rng_data/iL[12]
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.800 r  chua_rng_data/iL0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     1.800    chua_rng_data/p_2_in[13]
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.820     1.969    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[13]/C
                         clock pessimism             -0.512     1.457    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.105     1.562    chua_rng_data/iL_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 chua_rng_data/iL_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/iL_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.551     1.455    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  chua_rng_data/iL_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  chua_rng_data/iL_reg[8]/Q
                         net (fo=4, routed)           0.078     1.674    chua_rng_data/iL[8]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.798 r  chua_rng_data/iL0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     1.798    chua_rng_data/p_2_in[9]
    SLICE_X43Y26         FDCE                                         r  chua_rng_data/iL_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.818     1.967    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  chua_rng_data/iL_reg[9]/C
                         clock pessimism             -0.512     1.455    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.560    chua_rng_data/iL_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 chua_rng_data/iL_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/iL_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.553     1.457    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  chua_rng_data/iL_reg[14]/Q
                         net (fo=4, routed)           0.078     1.676    chua_rng_data/iL[14]
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.803 r  chua_rng_data/iL0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.803    chua_rng_data/p_2_in[15]
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.820     1.969    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  chua_rng_data/iL_reg[15]/C
                         clock pessimism             -0.512     1.457    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.105     1.562    chua_rng_data/iL_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X38Y29   chua_rng_data/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y31   chua_rng_data/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y31   chua_rng_data/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y31   chua_rng_data/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y32   chua_rng_data/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y32   chua_rng_data/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y32   chua_rng_data/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y29   chua_rng_data/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y29   chua_rng_data/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X38Y29   chua_rng_data/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X38Y29   chua_rng_data/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y31   chua_rng_data/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y32   chua_rng_data/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y32   chua_rng_data/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X38Y29   chua_rng_data/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X38Y29   chua_rng_data/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y31   chua_rng_data/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y32   chua_rng_data/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y32   chua_rng_data/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 1.615ns (14.012%)  route 9.911ns (85.988%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.763    10.226    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.152    10.378 f  drv_uart_u0/uart_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           1.147    11.526    drv_uart_u0_n_22
    SLICE_X47Y9          LDCE                                         f  uart_data_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 1.587ns (13.848%)  route 9.873ns (86.152%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.763    10.226    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    10.350 f  drv_uart_u0/uart_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           1.110    11.460    drv_uart_u0_n_21
    SLICE_X47Y10         FDPE                                         f  uart_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 1.587ns (13.944%)  route 9.794ns (86.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.771    10.233    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    10.357 f  drv_uart_u0/uart_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.024    11.381    drv_uart_u0_n_13
    SLICE_X49Y7          FDPE                                         f  uart_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[6]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.246ns  (logic 1.615ns (14.360%)  route 9.631ns (85.640%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.763    10.226    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.152    10.378 f  drv_uart_u0/uart_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.868    11.246    drv_uart_u0_n_22
    SLICE_X46Y10         FDCE                                         f  uart_data_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.234ns  (logic 1.615ns (14.375%)  route 9.619ns (85.625%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.771    10.233    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.152    10.385 f  drv_uart_u0/uart_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.849    11.234    drv_uart_u0_n_14
    SLICE_X49Y8          FDCE                                         f  uart_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 1.615ns (14.751%)  route 9.333ns (85.249%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.771    10.233    drv_uart_u0/btn0_IBUF
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.152    10.385 f  drv_uart_u0/uart_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.563    10.948    drv_uart_u0_n_14
    SLICE_X48Y7          LDCE                                         f  uart_data_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 1.587ns (14.763%)  route 9.163ns (85.237%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.369     9.832    drv_uart_u0/btn0_IBUF
    SLICE_X51Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.956 f  drv_uart_u0/uart_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.794    10.750    drv_uart_u0_n_23
    SLICE_X49Y11         FDPE                                         f  uart_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.736ns  (logic 1.613ns (15.024%)  route 9.123ns (84.976%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.300     9.763    drv_uart_u0/btn0_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.150     9.913 f  drv_uart_u0/uart_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.823    10.736    drv_uart_u0_n_12
    SLICE_X52Y8          FDCE                                         f  uart_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.596ns  (logic 1.613ns (15.223%)  route 8.983ns (84.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.300     9.763    drv_uart_u0/btn0_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.150     9.913 f  drv_uart_u0/uart_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.683    10.596    drv_uart_u0_n_12
    SLICE_X52Y9          LDCE                                         f  uart_data_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[7]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 1.615ns (15.371%)  route 8.892ns (84.629%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=135, routed)         8.369     9.832    drv_uart_u0/btn0_IBUF
    SLICE_X51Y11         LUT5 (Prop_lut5_I4_O)        0.152     9.984 f  drv_uart_u0/uart_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.523    10.507    drv_uart_u0_n_24
    SLICE_X48Y10         FDCE                                         f  uart_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segment_data_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE                         0.000     0.000 r  Segment_data_reg[2]_C/C
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Segment_data_reg[2]_C/Q
                         net (fo=1, routed)           0.086     0.227    Segment_data_reg[2]_C_n_0
    SLICE_X41Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  datach0[2]_i_1/O
                         net (fo=4, routed)           0.000     0.272    datach0[2]_i_1_n_0
    SLICE_X41Y10         FDPE                                         r  Segment_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_data_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.679%)  route 0.087ns (31.321%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDPE                         0.000     0.000 r  uart_data_reg[0]_P/C
    SLICE_X51Y9          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  uart_data_reg[0]_P/Q
                         net (fo=1, routed)           0.087     0.233    drv_uart_u0/uart_data_reg[0]_C
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.278 r  drv_uart_u0/uart_data[0]_C_i_1/O
                         net (fo=4, routed)           0.000     0.278    uart_data[0]
    SLICE_X50Y9          FDCE                                         r  uart_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[9]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDPE                         0.000     0.000 r  Segment_data_reg[9]_P/C
    SLICE_X37Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[9]_P/Q
                         net (fo=1, routed)           0.097     0.238    Segment_data_reg[9]_P_n_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  datach0[9]_i_1/O
                         net (fo=4, routed)           0.000     0.283    datach0[9]_i_1_n_0
    SLICE_X36Y25         FDCE                                         r  Segment_data_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         LDCE                         0.000     0.000 r  Segment_data_reg[6]_LDC/G
    SLICE_X36Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[6]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    Segment_data_reg[6]_LDC_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  datach0[6]_i_1/O
                         net (fo=4, routed)           0.000     0.289    datach0[6]_i_1_n_0
    SLICE_X37Y13         FDPE                                         r  Segment_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         LDCE                         0.000     0.000 r  Segment_data_reg[8]_LDC/G
    SLICE_X36Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[8]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    Segment_data_reg[8]_LDC_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  datach0[8]_i_1/O
                         net (fo=4, routed)           0.000     0.289    datach0[8]_i_1_n_0
    SLICE_X37Y26         FDCE                                         r  Segment_data_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         LDCE                         0.000     0.000 r  uart_data_reg[5]_LDC/G
    SLICE_X51Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    drv_uart_u0/uart_data_reg[5]_C_0
    SLICE_X50Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.290 r  drv_uart_u0/uart_data[5]_C_i_1/O
                         net (fo=4, routed)           0.000     0.290    uart_data[5]
    SLICE_X50Y10         FDPE                                         r  uart_data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_data_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE                         0.000     0.000 r  uart_data_reg[6]_C/C
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uart_data_reg[6]_C/Q
                         net (fo=1, routed)           0.082     0.249    drv_uart_u0/uart_data_reg[6]_C_1
    SLICE_X47Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  drv_uart_u0/uart_data[6]_C_i_1/O
                         net (fo=4, routed)           0.000     0.294    uart_data[6]
    SLICE_X47Y10         FDPE                                         r  uart_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         LDCE                         0.000     0.000 r  uart_data_reg[4]_LDC/G
    SLICE_X52Y10         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_data_reg[4]_LDC/Q
                         net (fo=1, routed)           0.082     0.260    drv_uart_u0/uart_data_reg[4]_C_0
    SLICE_X53Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  drv_uart_u0/uart_data[4]_C_i_1/O
                         net (fo=4, routed)           0.000     0.305    uart_data[4]
    SLICE_X53Y10         FDPE                                         r  uart_data_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE                         0.000     0.000 r  uart_ready_reg/C
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uart_ready_reg/Q
                         net (fo=2, routed)           0.093     0.260    drv_uart_u0/uart_ready
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.305 r  drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/cnter_writ_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.191ns (61.784%)  route 0.118ns (38.216%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDPE                         0.000     0.000 r  drv_mcp3202_u0/cnter_writ_reg[1]/C
    SLICE_X32Y25         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  drv_mcp3202_u0/cnter_writ_reg[1]/Q
                         net (fo=4, routed)           0.118     0.264    drv_mcp3202_u0/cnter_writ_reg_n_0_[1]
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0_n_0
    SLICE_X31Y25         FDCE                                         r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.104ns (57.237%)  route 3.066ns (42.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.563     5.107    clk_div_u3/CLK
    SLICE_X35Y42         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.636     6.199    clk_div_u3/CLK_ADC
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.430     8.753    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.277 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.277    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.456ns (36.566%)  route 0.791ns (63.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.566     5.110    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.456     5.566 r  chua_rng_data/rnd_reg[10]/Q
                         net (fo=1, routed)           0.791     6.357    Send_data[10]
    SLICE_X48Y12         FDCE                                         r  Save_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.568     5.112    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.518     5.630 r  chua_rng_data/rnd_reg[12]/Q
                         net (fo=1, routed)           0.615     6.245    Send_data[12]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.121ns  (logic 0.518ns (46.197%)  route 0.603ns (53.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.568     5.112    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.518     5.630 r  chua_rng_data/rnd_reg[2]/Q
                         net (fo=1, routed)           0.603     6.233    Send_data[2]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.095ns  (logic 0.478ns (43.651%)  route 0.617ns (56.349%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.568     5.112    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.478     5.590 r  chua_rng_data/rnd_reg[7]/Q
                         net (fo=1, routed)           0.617     6.207    Send_data[7]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.094ns  (logic 0.478ns (43.674%)  route 0.616ns (56.326%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.568     5.112    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.478     5.590 r  chua_rng_data/rnd_reg[5]/Q
                         net (fo=1, routed)           0.616     6.206    Send_data[5]
    SLICE_X51Y11         FDPE                                         r  Save_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.075ns  (logic 0.456ns (42.417%)  route 0.619ns (57.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.566     5.110    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.456     5.566 r  chua_rng_data/rnd_reg[1]/Q
                         net (fo=1, routed)           0.619     6.185    Send_data[1]
    SLICE_X52Y11         FDPE                                         r  Save_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.419ns (39.683%)  route 0.637ns (60.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.566     5.110    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.419     5.529 r  chua_rng_data/rnd_reg[9]/Q
                         net (fo=1, routed)           0.637     6.166    Send_data[9]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.036ns  (logic 0.419ns (40.460%)  route 0.617ns (59.540%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.566     5.110    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.419     5.529 r  chua_rng_data/rnd_reg[6]/Q
                         net (fo=1, routed)           0.617     6.146    Send_data[6]
    SLICE_X48Y12         FDCE                                         r  Save_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.010ns  (logic 0.456ns (45.170%)  route 0.554ns (54.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.563     5.107    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X45Y12         FDPE                                         r  chua_rng_data/rnd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDPE (Prop_fdpe_C_Q)         0.456     5.563 r  chua_rng_data/rnd_reg[11]/Q
                         net (fo=1, routed)           0.554     6.116    Send_data[11]
    SLICE_X48Y12         FDCE                                         r  Save_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.466    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y14         FDPE                                         r  chua_rng_data/rnd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  chua_rng_data/rnd_reg[13]/Q
                         net (fo=1, routed)           0.110     1.740    Send_data[13]
    SLICE_X50Y13         FDCE                                         r  Save_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.562     1.466    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y14         FDPE                                         r  chua_rng_data/rnd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  chua_rng_data/rnd_reg[4]/Q
                         net (fo=1, routed)           0.110     1.740    Send_data[4]
    SLICE_X50Y13         FDCE                                         r  Save_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  chua_rng_data/rnd_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    Send_data[3]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (44.003%)  route 0.163ns (55.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.467    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.595 r  chua_rng_data/rnd_reg[8]/Q
                         net (fo=1, routed)           0.163     1.758    Send_data[8]
    SLICE_X52Y11         FDPE                                         r  Save_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.467    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  chua_rng_data/rnd_reg[14]/Q
                         net (fo=1, routed)           0.170     1.778    Send_data[14]
    SLICE_X48Y12         FDCE                                         r  Save_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.467    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  chua_rng_data/rnd_reg[0]/Q
                         net (fo=1, routed)           0.172     1.780    Send_data[0]
    SLICE_X52Y11         FDPE                                         r  Save_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.164ns (49.926%)  route 0.164ns (50.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  chua_rng_data/rnd_reg[15]/Q
                         net (fo=1, routed)           0.164     1.796    Send_data[15]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.128ns (38.223%)  route 0.207ns (61.777%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.467    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.595 r  chua_rng_data/rnd_reg[9]/Q
                         net (fo=1, routed)           0.207     1.802    Send_data[9]
    SLICE_X51Y11         FDCE                                         r  Save_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.142%)  route 0.208ns (61.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.563     1.467    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X49Y12         FDPE                                         r  chua_rng_data/rnd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.595 r  chua_rng_data/rnd_reg[6]/Q
                         net (fo=1, routed)           0.208     1.802    Send_data[6]
    SLICE_X48Y12         FDCE                                         r  Save_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.148ns (42.349%)  route 0.201ns (57.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.564     1.468    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X50Y11         FDPE                                         r  chua_rng_data/rnd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDPE (Prop_fdpe_C_Q)         0.148     1.616 r  chua_rng_data/rnd_reg[5]/Q
                         net (fo=1, routed)           0.201     1.817    Send_data[5]
    SLICE_X51Y11         FDPE                                         r  Save_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           322 Endpoints
Min Delay           322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.118ns  (logic 13.349ns (45.845%)  route 15.769ns (54.155%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.945 r  chua_rng_data/v10_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           1.173    29.118    chua_rng_data/v10_inferred__1/i__carry__1_n_6
    SLICE_X38Y20         FDPE                                         r  chua_rng_data/v1_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.434     4.799    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X38Y20         FDPE                                         r  chua_rng_data/v1_reg[9]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.051ns  (logic 13.341ns (45.923%)  route 15.710ns (54.077%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.937 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           1.114    29.051    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X38Y21         FDPE                                         r  chua_rng_data/v1_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433     4.798    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  chua_rng_data/v1_reg[11]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.021ns  (logic 13.258ns (45.684%)  route 15.763ns (54.316%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    27.854 r  chua_rng_data/v10_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           1.168    29.021    chua_rng_data/v10_inferred__1/i__carry__1_n_7
    SLICE_X40Y15         FDPE                                         r  chua_rng_data/v1_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.441     4.806    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  chua_rng_data/v1_reg[8]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.984ns  (logic 13.224ns (45.626%)  route 15.760ns (54.374%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.820 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           1.164    28.984    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X42Y14         FDCE                                         r  chua_rng_data/v1_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.442     4.807    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  chua_rng_data/v1_reg[7]_C/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.930ns  (logic 13.341ns (46.115%)  route 15.589ns (53.885%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.937 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.993    28.930    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X39Y21         FDCE                                         r  chua_rng_data/v1_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433     4.798    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  chua_rng_data/v1_reg[11]_C/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.886ns  (logic 13.265ns (45.922%)  route 15.621ns (54.078%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.861 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.026    28.886    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X40Y20         FDPE                                         r  chua_rng_data/v1_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.436     4.801    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X40Y20         FDPE                                         r  chua_rng_data/v1_reg[10]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.760ns  (logic 13.349ns (46.414%)  route 15.411ns (53.586%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.945 r  chua_rng_data/v10_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.816    28.760    chua_rng_data/v10_inferred__1/i__carry__1_n_6
    SLICE_X37Y21         FDCE                                         r  chua_rng_data/v1_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.433     4.798    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  chua_rng_data/v1_reg[9]_C/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.635ns  (logic 13.224ns (46.181%)  route 15.411ns (53.819%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.820 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.816    28.635    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X42Y15         FDPE                                         r  chua_rng_data/v1_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.441     4.806    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X42Y15         FDPE                                         r  chua_rng_data/v1_reg[7]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.596ns  (logic 13.141ns (45.954%)  route 15.455ns (54.046%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    27.737 r  chua_rng_data/v10_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.859    28.596    chua_rng_data/v10_inferred__1/i__carry__0_n_7
    SLICE_X46Y13         FDPE                                         r  chua_rng_data/v1_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.443     4.808    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X46Y13         FDPE                                         r  chua_rng_data/v1_reg[4]_P/C

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.530ns  (logic 13.934ns (48.841%)  route 14.596ns (51.159%))
  Logic Levels:           33  (CARRY4=21 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[10]_LDC/G
    SLICE_X40Y22         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[10]_LDC/Q
                         net (fo=22, routed)          2.130     2.891    chua_rng_data/v1_reg[10]_LDC_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.043 r  chua_rng_data/rnd[10]_i_1/O
                         net (fo=6, routed)           1.180     4.224    chua_rng_data/rnd[10]_i_1_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     4.963 r  chua_rng_data/nonlinear1_inferred__1/i___0_carry__1/O[2]
                         net (fo=2, routed)           1.348     6.311    chua_rng_data/nonlinear1_inferred__1/i___0_carry__1_n_5
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.302     6.613 r  chua_rng_data/i___110_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.613    chua_rng_data/i___110_carry__0_i_4_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    chua_rng_data/nonlinear1_inferred__1/i___110_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  chua_rng_data/nonlinear1_inferred__1/i___110_carry__1/O[0]
                         net (fo=1, routed)           0.968     8.335    chua_rng_data/nonlinear1_inferred__1/i___110_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.299     8.634 r  chua_rng_data/i___174_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.634    chua_rng_data/i___174_carry__2_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.035 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.035    chua_rng_data/nonlinear1_inferred__1/i___174_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.274 r  chua_rng_data/nonlinear1_inferred__1/i___174_carry__3/O[2]
                         net (fo=1, routed)           0.952    10.225    chua_rng_data/nonlinear1_inferred__1/i___174_carry__3_n_5
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.302    10.527 r  chua_rng_data/v15_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.527    chua_rng_data/v15_carry__0_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.170 r  chua_rng_data/v15_carry__0/O[3]
                         net (fo=13, routed)          1.899    13.070    chua_rng_data/v15[7]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.307    13.377 r  chua_rng_data/v14__33_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.377    chua_rng_data/v14__33_carry__0_i_1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.778 r  chua_rng_data/v14__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.778    chua_rng_data/v14__33_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.091 r  chua_rng_data/v14__33_carry__1/O[3]
                         net (fo=3, routed)           1.000    15.091    chua_rng_data/v14__33_carry__1_n_4
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  chua_rng_data/v14__175_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.397    chua_rng_data/v14__175_carry__2_i_7_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.929 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.929    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.043 r  chua_rng_data/v14__175_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.043    chua_rng_data/v14__175_carry__3_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.265 r  chua_rng_data/v14__175_carry__4/O[0]
                         net (fo=3, routed)           0.844    17.108    chua_rng_data/v14__175_carry__4_n_7
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.299    17.407 r  chua_rng_data/v14__248_carry__2_i_12/O
                         net (fo=2, routed)           1.103    18.510    chua_rng_data/v14__248_carry__2_i_12_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.157    18.667 r  chua_rng_data/v14__248_carry__3_i_4/O
                         net (fo=2, routed)           0.839    19.506    chua_rng_data/v14__248_carry__3_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.355    19.861 r  chua_rng_data/v14__248_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.861    chua_rng_data/v14__248_carry__3_i_8_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.374 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.374    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.697 r  chua_rng_data/v14__248_carry__4/O[1]
                         net (fo=1, routed)           0.689    21.386    chua_rng_data/v14__248_carry__4_n_6
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.838    25.224 r  chua_rng_data/v12/P[16]
                         net (fo=1, routed)           1.643    26.868    chua_rng_data/v12_n_89
    SLICE_X46Y14         LUT4 (Prop_lut4_I3_O)        0.124    26.992 r  chua_rng_data/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    26.992    chua_rng_data/i__carry_i_8__1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.505 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.505    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.622 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.622    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.739 r  chua_rng_data/v10_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.739    chua_rng_data/v10_inferred__1/i__carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.856 r  chua_rng_data/v10_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.856    chua_rng_data/v10_inferred__1/i__carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.973 r  chua_rng_data/v10_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.973    chua_rng_data/v10_inferred__1/i__carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.090 r  chua_rng_data/v10_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.090    chua_rng_data/v10_inferred__1/i__carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.207 r  chua_rng_data/v10_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    28.207    chua_rng_data/v10_inferred__1/i__carry__5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.530 r  chua_rng_data/v10_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    28.530    chua_rng_data/v10_inferred__1/i__carry__6_n_6
    SLICE_X46Y21         FDCE                                         r  chua_rng_data/v1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.436     4.801    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X46Y21         FDCE                                         r  chua_rng_data/v1_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/v2_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v2_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.335ns (67.044%)  route 0.165ns (32.956%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         LDCE                         0.000     0.000 r  chua_rng_data/v2_reg[0]_LDC/G
    SLICE_X47Y21         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chua_rng_data/v2_reg[0]_LDC/Q
                         net (fo=4, routed)           0.165     0.385    chua_rng_data/v2_reg[0]_LDC_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.430 r  chua_rng_data/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.430    chua_rng_data/i__carry_i_8__0_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.500 r  chua_rng_data/v20_inferred__1/i__carry/O[0]
                         net (fo=2, routed)           0.000     0.500    chua_rng_data/v20_inferred__1/i__carry_n_7
    SLICE_X47Y22         FDCE                                         r  chua_rng_data/v2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.821     1.970    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  chua_rng_data/v2_reg[0]_C/C

Slack:                    inf
  Source:                 datach0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v1_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.406%)  route 0.339ns (64.594%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE                         0.000     0.000 r  datach0_reg[0]/C
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datach0_reg[0]/Q
                         net (fo=2, routed)           0.086     0.227    chua_rng_data/v1_reg[11]_C_0[0]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.272 f  chua_rng_data/iL_reg[3]_LDC_i_2/O
                         net (fo=4, routed)           0.254     0.525    chua_rng_data/iL_reg[3]_LDC_i_2_n_0
    SLICE_X46Y14         FDCE                                         f  chua_rng_data/v1_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.829     1.978    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X46Y14         FDCE                                         r  chua_rng_data/v1_reg[0]_C/C

Slack:                    inf
  Source:                 datach0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v1_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.183ns (33.977%)  route 0.356ns (66.023%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE                         0.000     0.000 r  datach0_reg[2]/C
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  datach0_reg[2]/Q
                         net (fo=2, routed)           0.156     0.297    chua_rng_data/v1_reg[11]_C_0[2]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.042     0.339 f  chua_rng_data/iL_reg[5]_LDC_i_1/O
                         net (fo=4, routed)           0.199     0.539    chua_rng_data/iL_reg[5]_LDC_i_1_n_0
    SLICE_X44Y14         FDPE                                         f  chua_rng_data/v1_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.829     1.978    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X44Y14         FDPE                                         r  chua_rng_data/v1_reg[2]_P/C

Slack:                    inf
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/rnd_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.527%)  route 0.391ns (70.473%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE                         0.000     0.000 r  rst_reg/C
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  rst_reg/Q
                         net (fo=145, routed)         0.391     0.555    chua_rng_data/rst
    SLICE_X45Y12         FDPE                                         f  chua_rng_data/rnd_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.830     1.979    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X45Y12         FDPE                                         r  chua_rng_data/rnd_reg[11]/C

Slack:                    inf
  Source:                 chua_rng_data/iL_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/iL_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.335ns (59.795%)  route 0.225ns (40.205%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         LDCE                         0.000     0.000 r  chua_rng_data/iL_reg[0]_LDC/G
    SLICE_X45Y24         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chua_rng_data/iL_reg[0]_LDC/Q
                         net (fo=4, routed)           0.225     0.445    chua_rng_data/iL_reg[0]_LDC_n_0
    SLICE_X43Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.490 r  chua_rng_data/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.490    chua_rng_data/i__carry_i_8_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.560 r  chua_rng_data/iL0_inferred__1/i__carry/O[0]
                         net (fo=2, routed)           0.000     0.560    chua_rng_data/p_2_in[0]
    SLICE_X43Y24         FDCE                                         r  chua_rng_data/iL_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.817     1.966    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  chua_rng_data/iL_reg[0]_C/C

Slack:                    inf
  Source:                 datach0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v1_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.015%)  route 0.377ns (66.985%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  datach0_reg[6]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datach0_reg[6]/Q
                         net (fo=2, routed)           0.136     0.277    chua_rng_data/v1_reg[11]_C_0[6]
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.322 f  chua_rng_data/v1_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.241     0.563    chua_rng_data/v1_reg[6]_LDC_i_2_n_0
    SLICE_X43Y15         FDCE                                         f  chua_rng_data/v1_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.827     1.976    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  chua_rng_data/v1_reg[6]_C/C

Slack:                    inf
  Source:                 datach1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v2_reg[9]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.189ns (33.193%)  route 0.380ns (66.807%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  datach1_reg[9]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  datach1_reg[9]/Q
                         net (fo=2, routed)           0.189     0.330    chua_rng_data/Q[9]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.048     0.378 f  chua_rng_data/v2_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.191     0.569    chua_rng_data/v2_reg[9]_LDC_i_1_n_0
    SLICE_X45Y21         FDPE                                         f  chua_rng_data/v2_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.822     1.971    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X45Y21         FDPE                                         r  chua_rng_data/v2_reg[9]_P/C

Slack:                    inf
  Source:                 datach1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v2_reg[9]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.653%)  route 0.384ns (67.347%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  datach1_reg[9]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datach1_reg[9]/Q
                         net (fo=2, routed)           0.189     0.330    chua_rng_data/Q[9]
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.375 f  chua_rng_data/v2_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.195     0.570    chua_rng_data/v2_reg[9]_LDC_i_2_n_0
    SLICE_X44Y21         FDCE                                         f  chua_rng_data/v2_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.822     1.971    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X44Y21         FDCE                                         r  chua_rng_data/v2_reg[9]_C/C

Slack:                    inf
  Source:                 datach0_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v1_reg[11]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.672%)  route 0.401ns (68.328%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  datach0_reg[11]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datach0_reg[11]/Q
                         net (fo=2, routed)           0.219     0.360    chua_rng_data/v1_reg[11]_C_0[11]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.405 f  chua_rng_data/v1_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.587    chua_rng_data/v1_reg[11]_LDC_i_2_n_0
    SLICE_X39Y21         FDCE                                         f  chua_rng_data/v1_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.820     1.969    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  chua_rng_data/v1_reg[11]_C/C

Slack:                    inf
  Source:                 datach0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chua_rng_data/v1_reg[10]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.666%)  route 0.401ns (68.334%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  datach0_reg[10]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datach0_reg[10]/Q
                         net (fo=2, routed)           0.156     0.297    chua_rng_data/v1_reg[11]_C_0[10]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  chua_rng_data/v1_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.245     0.587    chua_rng_data/v1_reg[10]_LDC_i_2_n_0
    SLICE_X40Y21         FDCE                                         f  chua_rng_data/v1_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.821     1.970    chua_rng_data/sysclk_IBUF_BUFG
    SLICE_X40Y21         FDCE                                         r  chua_rng_data/v1_reg[10]_C/C





