# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 6.4e-05 1024 0.04 1080 98304 62.6754 15.4955 130.513 417.731 626.657 626.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 6.4e-05 1024 0.04 1080 82944 64.0828 13.2977 127.227 408.541 613.388 613.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 6.4e-05 1024 0.04 1080 92160 62.8794 13.3489 147.555 412.347 636.379 636.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 6.4e-05 1024 0.04 1080 86016 64.0714 13.3336 129.139 412.311 619.109 619.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 6.4e-05 1024 0.04 1080 89600 63.5483 13.3653 135.96 412.302 625.422 625.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 6.4e-05 1024 0.04 1080 86016 62.6809 13.2567 134.949 403.986 615.116 615.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 6.4e-05 1024 0.04 1080 92160 62.9495 13.3652 145.02 412.241 633.82 634.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 6.4e-05 1024 0.04 1080 98304 62.7077 13.549 149.621 418.188 644.3 644.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 6.4e-05 1024 0.04 1080 73728 63.364 13.1891 113.282 396.316 586.394 586.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 6.4e-05 1024 0.04 1080 76800 65.8222 13.3584 127.205 412.501 619.143 619.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 6.4e-05 1024 0.04 1080 65536 64.54 13.1727 126.575 396.405 600.94 601.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 6.4e-05 1024 0.04 1080 94208 63.6062 13.5013 123.345 418.11 618.818 619.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 6.4e-05 1024 0.04 1080 92160 64.4638 13.5393 122.685 419.395 620.329 620.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 6.4e-05 1024 0.04 1080 86016 64.1438 13.3431 111.895 412.579 602.21 602.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 6.4e-05 1024 0.04 1080 86016 64.6273 13.3804 116.243 413.973 608.467 608.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 6.4e-05 1024 0.04 1080 90112 64.5686 13.4963 123.694 418.059 620.078 620.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 6.4e-05 1024 0.04 1080 82944 64.0519 13.2791 131.184 408.153 616.907 617.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 6.4e-05 1024 0.04 1080 81920 64.9876 13.3468 126.862 412.278 617.717 617.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 6.4e-05 1024 0.04 1080 86016 64.0624 13.3384 142.332 412.695 632.676 632.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 6.4e-05 1024 0.04 1080 89600 63.5381 13.3641 147.008 412.315 636.469 636.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 6.4e-05 1024 0.04 1080 71680 65.2436 13.249 118.242 404.086 601.067 601.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 6.4e-05 1024 0.04 1080 76800 65.7636 13.5382 124.171 412.637 616.354 616.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 6.4e-05 1024 0.04 1080 81920 65.7811 13.4982 126.911 418.132 624.57 624.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 6.4e-05 1024 0.04 1080 73728 63.3756 13.2537 134.918 396.236 608.026 608.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 6.4e-05 1024 0.04 1080 76800 65.7675 13.3714 141.184 412.743 633.314 633.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 6.4e-05 1024 0.04 1080 65536 64.5212 13.1691 109.572 396.051 583.56 583.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 6.4e-05 1024 0.04 1080 98304 62.612 13.5045 122.838 418.115 617.32 617.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 6.4e-05 1024 0.04 1080 97280 63.2744 13.5437 136.33 419.148 632.543 632.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 6.4e-05 1024 0.04 1080 92160 62.8729 13.3468 119.331 412.235 608.04 608.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 6.4e-05 1024 0.04 1080 93184 62.9871 13.387 124.288 414.015 614.921 615.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 6.4e-05 1024 0.04 1080 98304 62.6631 13.4963 130.719 418.158 625.288 625.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 6.4e-05 1024 0.04 1080 82944 64.0492 13.3606 139.107 408.495 625.265 625.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 6.4e-05 1024 0.04 1080 73728 63.3863 13.1845 87.0041 395.889 559.713 559.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 6.4e-05 1024 0.04 1080 92160 62.8194 13.3483 147.647 412.29 636.347 636.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 6.4e-05 1024 0.04 1080 81920 64.9243 14.7422 92.9618 412.342 585.218 585.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 6.4e-05 1024 0.04 1080 86016 64.0251 13.3366 129.072 412.298 618.982 619.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 6.4e-05 1024 0.04 1080 73728 63.413 13.1659 80.6219 396.332 553.775 553.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 6.4e-05 1024 0.04 1080 89600 63.5492 13.3678 141.179 412.679 631.02 631.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 6.4e-05 1024 0.04 1080 76800 65.8141 13.3611 86.5718 412.799 578.795 578.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 6.4e-05 1024 0.04 1080 86016 62.648 13.2601 174.804 404.424 655.391 655.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 6.4e-05 1024 0.04 1080 57344 64.037 12.9453 75.9618 384.978 538.166 538.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 6.4e-05 1024 0.04 1080 92160 62.9287 13.3622 178.107 412.211 666.854 667.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 6.4e-05 1024 0.04 1080 92160 62.8709 13.3944 121.529 412.481 610.524 610.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 6.4e-05 1024 0.04 1080 98304 62.717 13.5032 183.553 417.84 677.853 678.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 6.4e-05 1024 0.04 1080 65536 64.5688 13.1727 83.7462 396.332 558.064 558.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 6.4e-05 1024 0.04 1080 73728 63.3781 13.1766 121.093 396.29 594.179 594.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 6.4e-05 1024 0.04 1080 49152 67.6571 13.6671 57.8628 396.583 536.021 536.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 6.4e-05 1024 0.04 1080 76800 65.7937 13.3636 132.102 412.744 624.251 624.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 6.4e-05 1024 0.04 1080 51200 70.5484 13.353 63.5623 412.709 560.43 560.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 6.4e-05 1024 0.04 1080 90112 64.5041 13.5045 110.765 418.009 607.033 607.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 6.4e-05 1024 0.04 1080 92160 64.439 13.5371 120.567 419.152 617.946 618.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 6.4e-05 1024 0.04 1080 86016 64.1297 13.353 111.775 412.304 601.81 601.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 6.4e-05 1024 0.04 1080 86016 64.0634 13.3324 72.2623 412.603 562.507 562.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 6.4e-05 1024 0.04 1080 86016 64.6291 13.3815 128.834 413.661 620.752 620.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 6.4e-05 1024 0.04 1080 71680 65.2349 13.2506 68.7253 404.097 551.549 551.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 6.4e-05 1024 0.04 1080 90112 64.5302 14.426 128.062 417.764 625.034 625.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 6.4e-05 1024 0.04 1080 81920 65.7811 13.7092 77.7645 417.849 575.35 575.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 6.4e-05 1024 0.04 1080 82944 64.0466 13.2855 132.3 408.085 617.965 618.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 6.4e-05 1024 0.04 1080 73728 63.4184 13.1982 83.0838 395.931 555.874 556.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 6.4e-05 1024 0.04 1080 81920 64.9807 13.4203 123.694 412.184 614.528 614.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 6.4e-05 1024 0.04 1080 81920 64.9295 13.6643 89.731 416.344 584.909 585.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 6.4e-05 1024 0.04 1080 86016 64.0638 13.3292 168.801 412.697 659.138 659.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 6.4e-05 1024 0.04 1080 73728 63.3732 13.1718 92.195 396.323 565.31 565.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 6.4e-05 1024 0.04 1080 76800 65.758 13.3693 147.502 412.619 639.505 639.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 6.4e-05 1024 0.04 1080 76800 65.8059 13.3646 100.279 412.714 592.406 592.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 6.4e-05 1024 0.04 1080 71680 65.1911 13.271 134.204 404.39 617.302 617.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 6.4e-05 1024 0.04 1080 57344 64.0384 12.9486 71.9041 385.07 534.211 534.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 6.4e-05 1024 0.04 1080 76800 65.7825 13.3591 140.76 412.4 632.55 632.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 6.4e-05 1024 0.04 1080 61440 68.4056 13.4203 73.5876 412.566 568.229 568.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 6.4e-05 1024 0.04 1080 81920 65.7709 13.5045 143.44 417.842 640.808 641.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 6.4e-05 1024 0.04 1080 65536 64.5658 13.1749 77.2545 396.378 551.621 551.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 6.4e-05 1024 0.04 1100 86016 65.0953 13.5036 122.014 417.715 618.572 618.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 6.4e-05 1024 0.04 1100 87040 65.377 13.5497 111.283 419.487 609.949 610.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 6.4e-05 1024 0.04 1100 81920 65.021 13.3468 68.5844 412.35 559.553 559.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 6.4e-05 1024 0.04 1100 79872 65.329 13.3484 109.009 412.3 600.23 600.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 6.4e-05 1024 0.04 1100 73728 66.0861 13.3325 65.0933 412.647 557.402 557.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 6.4e-05 1024 0.04 1100 86016 64.6112 13.3854 125.787 413.58 617.612 617.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 6.4e-05 1024 0.04 1100 71680 65.275 13.2565 67.3289 404.141 550.248 550.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 6.4e-05 1024 0.04 1100 81920 65.7249 15.1551 124.626 421.769 627.527 627.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 6.4e-05 1024 0.04 1100 81920 65.7777 13.498 82.3769 418.223 580.131 580.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 6.4e-05 1024 0.04 1100 73728 65.6589 13.2857 119.573 408.166 606.928 607.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 6.4e-05 1024 0.04 1100 55296 66.3132 13.952 65.3244 396.178 542.013 542.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 6.4e-05 1024 0.04 1100 81920 65.021 13.3468 129.496 412.676 620.78 620.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 6.4e-05 1024 0.04 1100 81920 64.9228 13.3303 92.0504 412.375 582.931 583.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 6.4e-05 1024 0.04 1100 73728 66.1057 13.353 142.809 412.37 634.891 635.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 6.4e-05 1024 0.04 1100 49152 67.577 13.4164 64.0028 395.964 541.211 541.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 6.4e-05 1024 0.04 1100 76800 65.7642 13.5244 147.9 412.613 640.048 640.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 6.4e-05 1024 0.04 1100 76800 65.7944 13.5429 100.918 412.442 592.941 593.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 6.4e-05 1024 0.04 1100 71680 65.1853 13.3202 135.059 404.422 618.229 618.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 6.4e-05 1024 0.04 1100 57344 64.0467 13.3772 71.6652 385.064 534.392 534.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 6.4e-05 1024 0.04 1100 76800 65.7972 13.3627 140.293 412.328 632.038 632.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 6.4e-05 1024 0.04 1100 61440 68.41 13.3489 74.3948 412.508 568.913 569.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 6.4e-05 1024 0.04 1100 81920 65.7804 13.5034 143.166 417.828 640.522 640.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 6.4e-05 1024 0.04 1100 65536 64.5319 13.347 80.3616 395.941 554.432 554.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 6.4e-05 1024 0.04 1088 86016 65.137 13.5004 106.242 417.714 602.834 603.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 6.4e-05 1024 0.04 1088 81920 65.7235 13.5066 66.0579 417.75 563.284 563.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 6.4e-05 1024 0.04 1088 87040 65.3833 13.568 110.224 419.398 608.817 609.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 6.4e-05 1024 0.04 1088 81920 65.0103 13.3758 67.277 412.584 558.49 558.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 6.4e-05 1024 0.04 1088 79872 65.3419 13.4316 110.237 412.219 601.482 601.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 6.4e-05 1024 0.04 1088 73728 66.078 13.3416 66.4984 412.704 558.868 559.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 6.4e-05 1024 0.04 1088 86016 64.6025 13.4477 117.414 413.558 609.273 609.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 6.4e-05 1024 0.04 1088 71680 65.1765 13.8536 62.9746 404.46 546.71 546.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 6.4e-05 1024 0.04 1088 64512 66.4316 13.2625 47.1688 404.154 531.26 531.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 6.4e-05 1024 0.04 1088 81920 65.7154 13.7093 111.915 418.155 609.74 609.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 6.4e-05 1024 0.04 1088 81920 65.7502 13.4984 75.1317 418.23 572.854 573.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 6.4e-05 1024 0.04 1088 49152 67.5618 13.3737 38.4997 396.285 515.965 516.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 6.4e-05 1024 0.04 1088 73728 65.6493 13.2833 146.719 408.203 634.102 634.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 6.4e-05 1024 0.04 1088 55296 66.2979 13.2321 69.824 395.963 545.564 545.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 6.4e-05 1024 0.04 1088 55296 68.9844 13.2957 58.3044 408.724 549.546 549.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 6.4e-05 1024 0.04 1088 81920 65.0021 13.398 150.874 412.277 641.804 641.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 6.4e-05 1024 0.04 1088 81920 64.934 13.3325 102.915 412.701 594.135 594.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 6.4e-05 1024 0.04 1088 61440 68.4288 13.3427 64.9954 412.495 559.51 559.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 6.4e-05 1024 0.04 1088 73728 66.1165 13.3318 129.875 412.368 621.943 622.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 6.4e-05 1024 0.04 1088 49152 67.5763 13.8839 57.2919 395.957 534.959 535.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 6.4e-05 1024 0.04 1088 36864 69.8047 13.326 38.161 396.085 517.624 517.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 6.4e-05 1024 0.04 1088 76800 65.7579 13.3705 133.303 412.358 625.031 625.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 6.4e-05 1024 0.04 1088 76800 65.8164 13.7564 92.2811 412.429 584.531 584.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 6.4e-05 1024 0.04 1088 76800 65.8095 13.3775 78.078 412.582 570.089 570.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 6.4e-05 1024 0.04 1088 71680 65.1956 13.3263 119.203 404.386 602.354 602.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 6.4e-05 1024 0.04 1088 57344 64.0972 12.9618 67.5127 384.924 529.735 529.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 6.4e-05 1024 0.04 1088 43008 70.4608 13.2463 43.289 404.768 532.007 532.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 6.4e-05 1024 0.04 1088 76800 65.7761 13.4711 125.414 412.397 617.305 617.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 6.4e-05 1024 0.04 1088 61440 68.4192 13.3468 73.7529 412.558 568.317 568.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 6.4e-05 1024 0.04 1088 46080 63.5732 12.8041 46.7417 371.561 494.925 495.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 6.4e-05 1024 0.04 1088 81920 65.7782 13.4984 135.834 418.133 633.497 633.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 6.4e-05 1024 0.04 1088 65536 64.5569 13.1707 75.0233 396.091 549.096 549.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 6.4e-05 1024 0.04 1088 49152 67.6416 13.1789 50.9562 396.587 528.604 528.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 6.4e-05 1024 0.04 1080 86016 65.1673 13.5149 108.581 418.004 605.512 605.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 6.4e-05 1024 0.04 1080 81920 65.7291 13.4984 66.5892 417.75 563.811 563.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 6.4e-05 1024 0.04 1080 87040 65.3383 13.5452 123.628 419.439 622.194 622.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 6.4e-05 1024 0.04 1080 81920 65.0044 13.3545 76.157 412.279 567.042 567.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 6.4e-05 1024 0.04 1080 76800 65.7833 13.7544 58.8174 412.674 551.274 551.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 6.4e-05 1024 0.04 1080 79872 65.3368 13.3553 105.811 412.637 597.384 597.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 6.4e-05 1024 0.04 1080 73728 66.1052 13.3362 65.2855 412.265 557.237 557.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 6.4e-05 1024 0.04 1080 55296 66.3525 13.185 40.7783 395.871 516.432 516.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 6.4e-05 1024 0.04 1080 78848 65.7074 13.3796 152.007 413.686 645.023 645.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 6.4e-05 1024 0.04 1080 71680 65.2096 13.2628 86.9982 404.429 570.15 570.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 6.4e-05 1024 0.04 1080 64512 66.4659 13.269 64.5967 404.455 549.033 549.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 6.4e-05 1024 0.04 1080 81920 65.6997 13.4987 146.916 418.102 644.458 644.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 6.4e-05 1024 0.04 1080 81920 65.7843 13.5414 91.9828 418.183 589.749 589.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 6.4e-05 1024 0.04 1080 49152 67.5917 13.1932 46.1662 396.29 523.488 523.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 6.4e-05 1024 0.04 1080 73728 65.6409 13.2854 135.262 408.139 622.582 622.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 6.4e-05 1024 0.04 1080 55296 66.319 13.1871 67.3352 396.178 543.263 543.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 6.4e-05 1024 0.04 1080 55296 68.9907 13.2895 59.4334 408.337 550.3 550.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 6.4e-05 1024 0.04 1080 36864 69.7954 13.1787 36.5949 396.079 515.898 516.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 6.4e-05 1024 0.04 1080 81920 64.986 13.4431 141.029 412.626 632.333 632.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 6.4e-05 1024 0.04 1080 81920 64.9322 13.3591 96.2127 412.451 587.2 587.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 6.4e-05 1024 0.04 1080 61440 68.4363 13.3509 61.5369 412.558 556.126 556.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 6.4e-05 1024 0.04 1080 40960 66.9964 12.9401 40.9628 385.416 506.56 506.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 6.4e-05 1024 0.04 1080 73728 66.1159 13.5537 119.74 412.607 612.261 612.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 6.4e-05 1024 0.04 1080 49152 67.5736 13.1795 57.6684 395.947 534.619 534.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 6.4e-05 1024 0.04 1080 36864 69.807 13.1788 37.0975 396.363 516.694 516.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 6.4e-05 1024 0.04 1080 49152 67.6438 13.1789 46.5933 396.12 523.787 523.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 6.4e-05 1024 0.04 1080 76800 65.7571 13.5813 129.542 412.302 621.422 621.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 6.4e-05 1024 0.04 1080 76800 65.7823 13.445 89.6628 412.499 581.634 581.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 6.4e-05 1024 0.04 1080 76800 65.8238 13.3686 77.314 412.971 569.72 569.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 6.4e-05 1024 0.04 1080 51200 70.5712 13.3638 49.5235 413.123 546.83 547.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 6.4e-05 1024 0.04 1104 69632 67.8236 13.499 97.6293 417.699 596.905 597.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 6.4e-05 1024 0.04 1104 65536 68.615 14.5231 59.9757 417.753 561.12 561.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 6.4e-05 1024 0.04 1104 61440 68.316 13.3339 46.9441 412.303 541.145 541.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 6.4e-05 1024 0.04 1104 71680 67.784 13.7318 96.861 419.484 598.11 598.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 6.4e-05 1024 0.04 1104 61440 68.3871 13.3509 55.4894 412.529 550.006 550.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 6.4e-05 1024 0.04 1104 61440 68.4968 13.355 45.9386 412.341 540.377 540.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 6.4e-05 1024 0.04 1104 67584 67.4552 13.3808 130.155 412.206 623.44 623.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 6.4e-05 1024 0.04 1104 61440 68.3302 13.3376 74.8189 412.367 569.109 569.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 6.4e-05 1024 0.04 1104 55296 66.3233 13.1794 54.9539 395.952 530.658 530.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 6.4e-05 1024 0.04 1104 49152 67.6163 13.7587 41.9588 396.284 519.865 520.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 6.4e-05 1024 0.04 1104 64512 68.1403 13.3837 115.465 413.62 610.848 611.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 6.4e-05 1024 0.04 1104 57344 67.6482 13.2465 65.3732 404.113 550.634 550.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 6.4e-05 1024 0.04 1104 43008 70.4709 13.2635 40.9853 404.171 529.134 529.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 6.4e-05 1024 0.04 1104 28672 69.0865 12.9504 25.8158 385.289 493.389 493.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 6.4e-05 1024 0.04 1104 65536 68.6108 14.6667 112.289 418.06 613.869 614.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 6.4e-05 1024 0.04 1104 65536 68.6683 13.7654 73.5431 418.178 574.401 574.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 6.4e-05 1024 0.04 1104 49152 67.583 13.1742 46.5101 396.331 523.845 524.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 6.4e-05 1024 0.04 1104 32768 70.5891 13.1678 28.5544 396.326 508.876 509.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 6.4e-05 1024 0.04 1104 64512 67.2771 13.396 108.143 408.436 597.503 597.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 6.4e-05 1024 0.04 1104 55296 66.2864 13.1809 65.8537 396.256 541.817 542.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 6.4e-05 1024 0.04 1104 55296 68.9709 13.2847 56.3771 408.27 547.146 547.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 6.4e-05 1024 0.04 1104 36864 69.796 13.3717 38.901 395.994 518.31 518.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 6.4e-05 1024 0.04 1104 61440 68.385 13.3501 102.13 412.628 596.746 596.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 6.4e-05 1024 0.04 1104 61440 68.3268 13.3328 73.9841 412.738 568.624 568.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 6.4e-05 1024 0.04 1104 61440 68.426 13.3459 62.2142 412.787 557.014 557.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 6.4e-05 1024 0.04 1104 40960 67.0152 13.0457 40.4203 385.145 505.869 506.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 6.4e-05 1024 0.04 1100 73728 67.1537 13.5042 106.258 418.059 605.222 605.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 6.4e-05 1024 0.04 1100 73728 67.1789 13.5109 69.6739 418.146 568.755 568.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 6.4e-05 1024 0.04 1100 61440 68.33 13.8301 48.2551 412.368 543.037 543.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 6.4e-05 1024 0.04 1100 71680 67.7708 13.5395 97.5966 419.147 598.305 598.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 6.4e-05 1024 0.04 1100 61440 68.3986 13.3546 54.5213 412.282 548.803 548.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 6.4e-05 1024 0.04 1100 61440 68.4776 13.3878 45.698 412.319 540.129 540.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 6.4e-05 1024 0.04 1100 61440 68.3026 13.3307 39.7972 412.732 534.404 534.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 6.4e-05 1024 0.04 1100 67584 67.4343 13.4404 127.532 412.512 621.166 621.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 6.4e-05 1024 0.04 1100 61440 68.3361 13.4623 72.7312 412.309 567.083 567.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 6.4e-05 1024 0.04 1100 55296 66.316 13.1932 53.517 396.259 529.529 529.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 6.4e-05 1024 0.04 1100 49152 67.6193 13.1689 40.4996 395.942 517.479 517.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 6.4e-05 1024 0.04 1100 71680 66.7941 13.3837 124.248 413.924 618.592 618.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 6.4e-05 1024 0.04 1100 57344 67.6595 13.255 63.3547 404.079 548.598 548.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 6.4e-05 1024 0.04 1100 64512 66.458 13.2667 58.6458 404.215 542.838 543.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 6.4e-05 1024 0.04 1100 28672 69.0871 13.1142 24.7356 384.923 492.114 492.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 6.4e-05 1024 0.04 1100 73728 67.168 13.5001 125.429 418.148 624.488 624.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 6.4e-05 1024 0.04 1100 65536 68.6631 13.5086 72.6165 417.904 572.936 573.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 6.4e-05 1024 0.04 1100 49152 67.6068 13.1809 46.5288 396.232 523.793 523.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 6.4e-05 1024 0.04 1100 32768 70.6267 13.1724 28.3892 396.305 508.735 508.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 6.4e-05 1024 0.04 1100 64512 67.2923 13.2794 113.232 408.217 602.264 602.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 6.4e-05 1024 0.04 1100 55296 66.3161 13.1816 69.2229 396.191 545.156 545.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 6.4e-05 1024 0.04 1100 55296 68.9867 13.29 57.1994 408.399 548.121 548.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 6.4e-05 1024 0.04 1100 36864 69.8203 13.4328 37.8651 396.452 517.811 518.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 540 6.4e-05 1024 0.04 1100 0 12.434 0.014592 371.687 384.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 6.4e-05 1024 0.04 1100 61440 68.417 13.3536 103.547 412.277 597.848 598.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 6.4e-05 1024 0.04 1100 61440 68.3221 13.3439 72.7149 412.396 567.022 567.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 6.4e-05 1024 0.04 1100 61440 68.4219 13.3474 61.4495 412.463 555.931 556.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 6.4e-05 1024 0.04 1100 40960 67.0113 12.9501 39.261 385.425 504.891 505.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 6.4e-05 1024 0.04 1100 51200 70.5664 13.3543 46.8613 412.716 543.741 543.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 6.4e-05 1024 0.04 1080 86016 65.1183 13.4984 113.094 418.105 610.064 610.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 6.4e-05 1024 0.04 1080 81920 65.7273 13.5023 71.8815 418.138 569.498 569.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 6.4e-05 1024 0.04 1080 73728 66.0988 13.326 52.9629 412.239 544.881 545.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 6.4e-05 1024 0.04 1080 81920 65.7883 13.4986 51.4772 418.129 549.134 549.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 6.4e-05 1024 0.04 1080 87040 65.3371 13.5578 160.839 418.983 658.966 659.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 6.4e-05 1024 0.04 1080 81920 64.9963 13.3468 95.0444 412.668 586.296 586.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 6.4e-05 1024 0.04 1080 76800 65.7704 13.5864 73.128 412.634 565.362 565.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 6.4e-05 1024 0.04 1080 81920 64.9464 13.3488 66.2158 412.775 557.534 557.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 6.4e-05 1024 0.04 1080 79872 65.3337 13.3461 136.186 412.577 627.687 627.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 6.4e-05 1024 0.04 1080 73728 66.1052 13.3338 79.4593 412.639 571.779 571.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 6.4e-05 1024 0.04 1080 55296 66.301 13.9864 49.4 395.868 525.8 525.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 6.4e-05 1024 0.04 1080 49152 67.5888 13.2029 40.2489 395.95 517.238 517.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 6.4e-05 1024 0.04 1080 61440 68.4116 13.3508 43.5156 412.397 537.924 538.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 6.4e-05 1024 0.04 1080 86016 64.6226 13.3796 139.738 413.631 631.621 631.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 6.4e-05 1024 0.04 1080 71680 65.211 13.2518 75.2483 404.161 558.115 558.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 6.4e-05 1024 0.04 1080 64512 66.4774 13.2692 56.8667 404.193 541.13 541.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 6.4e-05 1024 0.04 1080 57344 64.0548 12.9471 44.9294 385.374 507.552 507.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 6.4e-05 1024 0.04 1080 35840 68.0535 13.0003 25.6425 385.422 492.362 492.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 6.4e-05 1024 0.04 1080 81920 65.7244 13.501 126.083 417.752 623.309 623.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 6.4e-05 1024 0.04 1080 81920 65.7732 13.5417 85.2443 417.839 582.642 582.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 6.4e-05 1024 0.04 1080 49152 67.5947 13.1717 43.6347 395.989 520.637 520.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 6.4e-05 1024 0.04 1080 65536 64.5719 13.2176 53.2957 396.053 527.382 527.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 6.4e-05 1024 0.04 1080 40960 67.0328 12.9484 31.3366 385.207 496.773 496.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 6.4e-05 1024 0.04 1088 73728 67.154 13.4963 97.4342 418.097 596.428 596.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 6.4e-05 1024 0.04 1088 73728 67.2055 14.3918 63.5909 418.108 563.547 563.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 6.4e-05 1024 0.04 1088 61440 68.3095 13.6187 44.5216 412.65 539.346 539.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 6.4e-05 1024 0.04 1088 65536 68.6862 13.5068 41.101 417.727 541.265 541.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 6.4e-05 1024 0.04 1088 76800 66.9816 13.8875 138.762 419.089 638.965 639.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 6.4e-05 1024 0.04 1088 71680 66.5859 13.3488 80.0724 412.571 572.822 573.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 6.4e-05 1024 0.04 1088 61440 68.4751 13.3591 56.8145 412.722 551.613 551.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 6.4e-05 1024 0.04 1088 61440 68.342 13.341 49.048 412.786 543.758 543.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 6.4e-05 1024 0.04 1088 51200 70.6325 14.466 37.8765 412.751 535.976 536.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 6.4e-05 1024 0.04 1088 67584 67.4412 13.3509 113.221 412.118 606.385 606.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 6.4e-05 1024 0.04 1088 61440 68.3069 13.3359 65.3072 412.608 559.803 559.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 6.4e-05 1024 0.04 1088 55296 66.3141 13.1824 48.0272 395.89 523.666 523.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 6.4e-05 1024 0.04 1088 49152 67.6145 13.2608 38.8745 395.851 515.853 516.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 6.4e-05 1024 0.04 1088 61440 68.4267 13.3482 42.4335 412.478 536.935 537.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 6.4e-05 1024 0.04 1088 71680 66.7989 13.3828 112.374 413.931 606.733 606.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 6.4e-05 1024 0.04 1088 57344 67.6525 13.262 57.8426 404.466 543.475 543.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 6.4e-05 1024 0.04 1088 64512 66.4555 13.2646 54.9299 404.537 539.435 539.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 6.4e-05 1024 0.04 1088 28672 69.185 13.0806 22.7978 385.285 490.593 490.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 6.4e-05 1024 0.04 1088 35840 68.0664 13.1141 25.179 385.074 491.672 491.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 6.4e-05 1024 0.04 1088 73728 67.198 13.4962 113.713 418.148 612.801 612.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 6.4e-05 1024 0.04 1088 65536 68.6718 13.494 67.9767 417.803 568.187 568.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 6.4e-05 1024 0.04 1088 49152 67.6065 13.1846 43.0459 396.319 520.412 520.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 6.4e-05 1024 0.04 1088 32768 70.6145 13.1932 27.3098 396.038 507.401 507.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 6.4e-05 1024 0.04 1088 40960 67.0119 12.9493 31.354 385.456 497.025 497.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 6.4e-05 1024 0.04 1088 49152 67.6631 13.8868 35.3731 396.543 513.71 513.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 6.4e-05 1024 0.04 1152 34816 74.7918 13.6091 53.1074 418.034 559.789 559.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 6.4e-05 1024 0.04 1152 32768 75.038 13.5026 54.0259 417.761 560.578 560.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 6.4e-05 1024 0.04 1152 32768 75.1165 13.4984 35.5032 417.825 542.194 542.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 6.4e-05 1024 0.04 1152 24576 75.6105 13.3345 22.1136 412.196 523.501 523.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 6.4e-05 1024 0.04 1152 32768 75.132 13.5494 26.3535 418.231 533.514 533.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 6.4e-05 1024 0.04 1152 20480 76.1416 13.3838 16.2937 412.394 518.462 518.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 540 6.4e-05 1024 0.04 1152 0 13.1758 0.014464 395.881 409.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 540 6.4e-05 1024 0.04 1152 0 12.9434 0.016384 384.99 398.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 16 8 128 540 6.4e-05 1024 0.04 1152 0 13.1748 0.016384 396.008 409.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 6.4e-05 1024 0.04 1080 57344 64.0667 12.9458 42.57 384.927 504.765 504.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 6.4e-05 1024 0.04 1088 28672 69.0945 13.4021 21.6661 384.921 489.333 489.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 6.4e-05 1024 0.04 1100 35840 68.1013 12.9584 27.5177 385.064 493.893 494.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 6.4e-05 1024 0.04 1104 35840 68.0621 13.026 28.0011 385.456 494.79 494.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 6.4e-05 1024 0.04 1088 81920 65.8343 13.5045 63.7599 418.268 561.607 561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 6.4e-05 1024 0.04 1088 61440 68.4299 13.3386 56.5603 412.827 551.404 551.599
