*****************************************************************

  Device    [VCKBMUX_TEST]

  Author    [leiyang]

  Abstract  [The Grid Device VCKBMUX_TEST]

  Revision History:


********************************************************************************/
symbol sym of VCKBMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0]  ->  [ ,60]
                    <
                        CLK_PIO_P_T             @[ , 10],
                        CLK_PIO_P_NEI_T         @[ , 12],
                        CLK_PLLOUT_ARB_T        @[ , 14],
                        CLK_PLLOUT_ARB_ADJ_T    @[ , 16],

                        CLK_IODIV_T[0]          @[ , 20],
                        CLK_IODIV_T[1]          @[ , 22],

                        CLK_H0TX_T[0]           @[ , 26],
                        CLK_H0TX_T[1]           @[ , 28],
                        CLK_H0TX_T[2]           @[ , 30],
                        CLK_H0TX_T[3]           @[ , 32],

                        CLK_H0RX_T[0]           @[ , 36],
                        CLK_H0RX_T[1]           @[ , 38],
                        CLK_H0RX_T[2]           @[ , 40],
                        CLK_H0RX_T[3]           @[ , 42],

                        SRB_T                   @[ , 46],

                        SIG_FR_CIM_T[0]         @[ , 50],
                        SIG_FR_CIM_T[1]         @[ , 52],
                        SIG_FR_CIM_T[2]         @[ , 54],
                        SIG_FR_CIM_T[3]         @[ , 56]
                    >
             ->  [20,60]

             ->  [20, 0]
                    <
                        CLK_VMUX_T              @[ , 30]
                    >
             ->  [ 0, 0]  ;

}; // symbol sym of VCKBMUX_TEST


symbol logsym of VCKBMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0]  ->  [ ,60]
                    <
                        SIG_FR_CIM_T[3]         @[ , 8],
                        SIG_FR_CIM_T[2]         @[ , 6],
                        SIG_FR_CIM_T[1]         @[ , 4],
                        SIG_FR_CIM_T[0]         @[ , 2],

                        CLK_H0TX_T[3]           @[ ,50],
                        CLK_H0TX_T[2]           @[ ,48],
                        CLK_H0TX_T[1]           @[ ,46],
                        CLK_H0TX_T[0]           @[ ,44],

                        CLK_H0RX_T[3]           @[ ,40],
                        CLK_H0RX_T[2]           @[ ,38],
                        CLK_H0RX_T[1]           @[ ,36],
                        CLK_H0RX_T[0]           @[ ,34],

                        CLK_IODIV_T[1]          @[ ,30],
                        CLK_IODIV_T[0]          @[ ,28],

                        CLK_PLLOUT_ARB_ADJ_T    @[ ,24],
                        CLK_PLLOUT_ARB_T        @[ ,22],

                        CLK_PIO_P_T             @[ ,18],
                        CLK_PIO_P_NEI_T         @[ ,16],

                        SRB_T                   @[ ,12]
                    >
             ->  [20,60]

             ->  [20, 0]
                    <
                        CLK_VMUX_T              @[ , 30]
                    >
             ->  [ 0, 0]  ;

}; // symbol logsym of VCKBMUX_TEST

symbol logsym_e of VCKBMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0]  ->  [ ,60]
                    <
                        CLK_VMUX_T              @[ , 30]
                    >
             ->  [20,60]

             ->  [20, 0]
                    <
                        SIG_FR_CIM_T[3]         @[ , 8],
                        SIG_FR_CIM_T[2]         @[ , 6],
                        SIG_FR_CIM_T[1]         @[ , 4],
                        SIG_FR_CIM_T[0]         @[ , 2],

                        CLK_H0TX_T[3]           @[ ,50],
                        CLK_H0TX_T[2]           @[ ,48],
                        CLK_H0TX_T[1]           @[ ,46],
                        CLK_H0TX_T[0]           @[ ,44],

                        CLK_H0RX_T[3]           @[ ,40],
                        CLK_H0RX_T[2]           @[ ,38],
                        CLK_H0RX_T[1]           @[ ,36],
                        CLK_H0RX_T[0]           @[ ,34],

                        CLK_IODIV_T[1]          @[ ,30],
                        CLK_IODIV_T[0]          @[ ,28],

                        CLK_PLLOUT_ARB_ADJ_T    @[ ,24],
                        CLK_PLLOUT_ARB_T        @[ ,22],

                        CLK_PIO_P_T             @[ ,18],
                        CLK_PIO_P_NEI_T         @[ ,16],

                        SRB_T                   @[ ,12]
                    >
             ->  [ 0, 0]  ;

}; // symbol logsym_e of VCKBMUX_TEST

symbol fpsym of VCKBMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 40 # 50 );

    shape
    [ 0, 0 ]  ->  [ 40,  0]
              ->  [ 40, 50]
              ->  [  0, 50]
              ->  [  0,  0];


    "VCKB_T" @ [20,25];
};
