\babel@toc {spanish}{}
\contentsline {figure}{\numberline {1}{\ignorespaces Renderizado de PCB del Beacon}}{4}{figure.1}%
\contentsline {figure}{\numberline {2}{\ignorespaces PCB del Beacon obtenida con Kicad}}{5}{figure.2}%
\contentsline {figure}{\numberline {3}{\ignorespaces Renderizado de PCB del master o gateway}}{5}{figure.3}%
\contentsline {figure}{\numberline {4}{\ignorespaces Fuentes de alimentaciÃ³n de la PCB master}}{6}{figure.4}%
\contentsline {figure}{\numberline {5}{\ignorespaces Renderizado de PCB del master o gateway}}{7}{figure.5}%
\contentsline {figure}{\numberline {6}{\ignorespaces Renderizado de PCB del master o gateway}}{7}{figure.6}%
\contentsline {figure}{\numberline {7}{\ignorespaces Images reales de la PCB gateway}}{8}{figure.7}%
