-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matrix_mul is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of matrix_mul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matrix_mul_matrix_mul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.899771,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=48501,HLS_SYN_LUT=27165,HLS_VERSION=2022_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal local_B0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B0_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_B1_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A : STD_LOGIC_VECTOR (63 downto 0);
    signal B : STD_LOGIC_VECTOR (63 downto 0);
    signal C : STD_LOGIC_VECTOR (63 downto 0);
    signal M : STD_LOGIC_VECTOR (31 downto 0);
    signal N : STD_LOGIC_VECTOR (31 downto 0);
    signal P : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_RLAST : STD_LOGIC;
    signal gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry5165_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry5165_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry5165_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry5165_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry5165_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry5165_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry5165_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (61 downto 0);
    signal Block_entry5165_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry5165_proc_U0_ap_return_3 : STD_LOGIC_VECTOR (36 downto 0);
    signal Block_entry5165_proc_U0_ap_return_4 : STD_LOGIC_VECTOR (60 downto 0);
    signal Block_entry5165_proc_U0_ap_return_5 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_channel_done_lshr_ln38_1_cast_loc_channel : STD_LOGIC;
    signal lshr_ln38_1_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_lshr_ln38_1_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_add_ln38_1_loc_channel : STD_LOGIC;
    signal add_ln38_1_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_add_ln38_1_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_add_ln38_1_loc_channel : STD_LOGIC;
    signal ap_channel_done_P_cast4614_loc_channel : STD_LOGIC;
    signal P_cast4614_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_P_cast4614_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_P_cast4614_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln38_1_loc_channel : STD_LOGIC;
    signal sext_ln38_1_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln38_1_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln38_1_loc_channel : STD_LOGIC;
    signal ap_channel_done_N_cast4617_loc_channel : STD_LOGIC;
    signal N_cast4617_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_N_cast4617_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_N_cast4617_loc_channel : STD_LOGIC;
    signal ap_channel_done_cmp1922_loc_channel : STD_LOGIC;
    signal cmp1922_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_cmp1922_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_cmp1922_loc_channel : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_ap_start : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_ap_done : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1 : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal cmp1922_loc_channel_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp1922_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp1922_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp1922_loc_channel_empty_n : STD_LOGIC;
    signal N_cast4617_loc_channel_dout : STD_LOGIC_VECTOR (61 downto 0);
    signal N_cast4617_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal N_cast4617_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal N_cast4617_loc_channel_empty_n : STD_LOGIC;
    signal sext_ln38_1_loc_channel_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_1_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln38_1_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln38_1_loc_channel_empty_n : STD_LOGIC;
    signal P_cast4614_loc_channel_dout : STD_LOGIC_VECTOR (36 downto 0);
    signal P_cast4614_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal P_cast4614_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal P_cast4614_loc_channel_empty_n : STD_LOGIC;
    signal add_ln38_1_loc_channel_dout : STD_LOGIC_VECTOR (60 downto 0);
    signal add_ln38_1_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln38_1_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln38_1_loc_channel_empty_n : STD_LOGIC;
    signal lshr_ln38_1_cast_loc_channel_dout : STD_LOGIC_VECTOR (27 downto 0);
    signal lshr_ln38_1_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln38_1_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln38_1_cast_loc_channel_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry5165_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry5165_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component matrix_mul_Block_entry5165_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        N : IN STD_LOGIC_VECTOR (31 downto 0);
        P : IN STD_LOGIC_VECTOR (31 downto 0);
        M : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (61 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (60 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component matrix_mul_Loop_VITIS_LOOP_38_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        P : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (27 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (60 downto 0);
        local_B1_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_14_ce0 : OUT STD_LOGIC;
        local_B1_14_we0 : OUT STD_LOGIC;
        local_B1_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_14_ce1 : OUT STD_LOGIC;
        local_B1_14_we1 : OUT STD_LOGIC;
        local_B1_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_13_ce0 : OUT STD_LOGIC;
        local_B1_13_we0 : OUT STD_LOGIC;
        local_B1_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_13_ce1 : OUT STD_LOGIC;
        local_B1_13_we1 : OUT STD_LOGIC;
        local_B1_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_12_ce0 : OUT STD_LOGIC;
        local_B1_12_we0 : OUT STD_LOGIC;
        local_B1_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_12_ce1 : OUT STD_LOGIC;
        local_B1_12_we1 : OUT STD_LOGIC;
        local_B1_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_11_ce0 : OUT STD_LOGIC;
        local_B1_11_we0 : OUT STD_LOGIC;
        local_B1_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_11_ce1 : OUT STD_LOGIC;
        local_B1_11_we1 : OUT STD_LOGIC;
        local_B1_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_10_ce0 : OUT STD_LOGIC;
        local_B1_10_we0 : OUT STD_LOGIC;
        local_B1_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_10_ce1 : OUT STD_LOGIC;
        local_B1_10_we1 : OUT STD_LOGIC;
        local_B1_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_9_ce0 : OUT STD_LOGIC;
        local_B1_9_we0 : OUT STD_LOGIC;
        local_B1_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_9_ce1 : OUT STD_LOGIC;
        local_B1_9_we1 : OUT STD_LOGIC;
        local_B1_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_8_ce0 : OUT STD_LOGIC;
        local_B1_8_we0 : OUT STD_LOGIC;
        local_B1_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_8_ce1 : OUT STD_LOGIC;
        local_B1_8_we1 : OUT STD_LOGIC;
        local_B1_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_7_ce0 : OUT STD_LOGIC;
        local_B1_7_we0 : OUT STD_LOGIC;
        local_B1_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_7_ce1 : OUT STD_LOGIC;
        local_B1_7_we1 : OUT STD_LOGIC;
        local_B1_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_6_ce0 : OUT STD_LOGIC;
        local_B1_6_we0 : OUT STD_LOGIC;
        local_B1_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_6_ce1 : OUT STD_LOGIC;
        local_B1_6_we1 : OUT STD_LOGIC;
        local_B1_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_5_ce0 : OUT STD_LOGIC;
        local_B1_5_we0 : OUT STD_LOGIC;
        local_B1_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_5_ce1 : OUT STD_LOGIC;
        local_B1_5_we1 : OUT STD_LOGIC;
        local_B1_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_4_ce0 : OUT STD_LOGIC;
        local_B1_4_we0 : OUT STD_LOGIC;
        local_B1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_4_ce1 : OUT STD_LOGIC;
        local_B1_4_we1 : OUT STD_LOGIC;
        local_B1_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_3_ce0 : OUT STD_LOGIC;
        local_B1_3_we0 : OUT STD_LOGIC;
        local_B1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_3_ce1 : OUT STD_LOGIC;
        local_B1_3_we1 : OUT STD_LOGIC;
        local_B1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_2_ce0 : OUT STD_LOGIC;
        local_B1_2_we0 : OUT STD_LOGIC;
        local_B1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_2_ce1 : OUT STD_LOGIC;
        local_B1_2_we1 : OUT STD_LOGIC;
        local_B1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_1_ce0 : OUT STD_LOGIC;
        local_B1_1_we0 : OUT STD_LOGIC;
        local_B1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_1_ce1 : OUT STD_LOGIC;
        local_B1_1_we1 : OUT STD_LOGIC;
        local_B1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_ce0 : OUT STD_LOGIC;
        local_B1_we0 : OUT STD_LOGIC;
        local_B1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_ce1 : OUT STD_LOGIC;
        local_B1_we1 : OUT STD_LOGIC;
        local_B1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_15_ce0 : OUT STD_LOGIC;
        local_B1_15_we0 : OUT STD_LOGIC;
        local_B1_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B1_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B1_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B1_15_ce1 : OUT STD_LOGIC;
        local_B1_15_we1 : OUT STD_LOGIC;
        local_B1_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_14_ce0 : OUT STD_LOGIC;
        local_B0_14_we0 : OUT STD_LOGIC;
        local_B0_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_14_ce1 : OUT STD_LOGIC;
        local_B0_14_we1 : OUT STD_LOGIC;
        local_B0_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_13_ce0 : OUT STD_LOGIC;
        local_B0_13_we0 : OUT STD_LOGIC;
        local_B0_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_13_ce1 : OUT STD_LOGIC;
        local_B0_13_we1 : OUT STD_LOGIC;
        local_B0_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_12_ce0 : OUT STD_LOGIC;
        local_B0_12_we0 : OUT STD_LOGIC;
        local_B0_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_12_ce1 : OUT STD_LOGIC;
        local_B0_12_we1 : OUT STD_LOGIC;
        local_B0_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_11_ce0 : OUT STD_LOGIC;
        local_B0_11_we0 : OUT STD_LOGIC;
        local_B0_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_11_ce1 : OUT STD_LOGIC;
        local_B0_11_we1 : OUT STD_LOGIC;
        local_B0_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_10_ce0 : OUT STD_LOGIC;
        local_B0_10_we0 : OUT STD_LOGIC;
        local_B0_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_10_ce1 : OUT STD_LOGIC;
        local_B0_10_we1 : OUT STD_LOGIC;
        local_B0_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_9_ce0 : OUT STD_LOGIC;
        local_B0_9_we0 : OUT STD_LOGIC;
        local_B0_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_9_ce1 : OUT STD_LOGIC;
        local_B0_9_we1 : OUT STD_LOGIC;
        local_B0_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_8_ce0 : OUT STD_LOGIC;
        local_B0_8_we0 : OUT STD_LOGIC;
        local_B0_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_8_ce1 : OUT STD_LOGIC;
        local_B0_8_we1 : OUT STD_LOGIC;
        local_B0_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_7_ce0 : OUT STD_LOGIC;
        local_B0_7_we0 : OUT STD_LOGIC;
        local_B0_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_7_ce1 : OUT STD_LOGIC;
        local_B0_7_we1 : OUT STD_LOGIC;
        local_B0_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_6_ce0 : OUT STD_LOGIC;
        local_B0_6_we0 : OUT STD_LOGIC;
        local_B0_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_6_ce1 : OUT STD_LOGIC;
        local_B0_6_we1 : OUT STD_LOGIC;
        local_B0_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_5_ce0 : OUT STD_LOGIC;
        local_B0_5_we0 : OUT STD_LOGIC;
        local_B0_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_5_ce1 : OUT STD_LOGIC;
        local_B0_5_we1 : OUT STD_LOGIC;
        local_B0_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_4_ce0 : OUT STD_LOGIC;
        local_B0_4_we0 : OUT STD_LOGIC;
        local_B0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_4_ce1 : OUT STD_LOGIC;
        local_B0_4_we1 : OUT STD_LOGIC;
        local_B0_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_3_ce0 : OUT STD_LOGIC;
        local_B0_3_we0 : OUT STD_LOGIC;
        local_B0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_3_ce1 : OUT STD_LOGIC;
        local_B0_3_we1 : OUT STD_LOGIC;
        local_B0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_2_ce0 : OUT STD_LOGIC;
        local_B0_2_we0 : OUT STD_LOGIC;
        local_B0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_2_ce1 : OUT STD_LOGIC;
        local_B0_2_we1 : OUT STD_LOGIC;
        local_B0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_1_ce0 : OUT STD_LOGIC;
        local_B0_1_we0 : OUT STD_LOGIC;
        local_B0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_1_ce1 : OUT STD_LOGIC;
        local_B0_1_we1 : OUT STD_LOGIC;
        local_B0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_ce0 : OUT STD_LOGIC;
        local_B0_we0 : OUT STD_LOGIC;
        local_B0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_ce1 : OUT STD_LOGIC;
        local_B0_we1 : OUT STD_LOGIC;
        local_B0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_15_ce0 : OUT STD_LOGIC;
        local_B0_15_we0 : OUT STD_LOGIC;
        local_B0_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_B0_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_B0_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        local_B0_15_ce1 : OUT STD_LOGIC;
        local_B0_15_we1 : OUT STD_LOGIC;
        local_B0_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (61 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (36 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component matrix_mul_local_B0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matrix_mul_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_fifo_w62_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (61 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (61 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_fifo_w37_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (36 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (36 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_fifo_w61_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (60 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (60 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_fifo_w28_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (27 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (27 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component matrix_mul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A : OUT STD_LOGIC_VECTOR (63 downto 0);
        B : OUT STD_LOGIC_VECTOR (63 downto 0);
        C : OUT STD_LOGIC_VECTOR (63 downto 0);
        M : OUT STD_LOGIC_VECTOR (31 downto 0);
        N : OUT STD_LOGIC_VECTOR (31 downto 0);
        P : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component matrix_mul_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component matrix_mul_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component matrix_mul_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    local_B0_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0,
        q0 => local_B0_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1);

    local_B0_1_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0,
        q0 => local_B0_1_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1);

    local_B0_2_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0,
        q0 => local_B0_2_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1);

    local_B0_3_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0,
        q0 => local_B0_3_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1);

    local_B0_4_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0,
        q0 => local_B0_4_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1);

    local_B0_5_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0,
        q0 => local_B0_5_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1);

    local_B0_6_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0,
        q0 => local_B0_6_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1);

    local_B0_7_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0,
        q0 => local_B0_7_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1);

    local_B0_8_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0,
        q0 => local_B0_8_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1);

    local_B0_9_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0,
        q0 => local_B0_9_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1);

    local_B0_10_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0,
        q0 => local_B0_10_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1);

    local_B0_11_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0,
        q0 => local_B0_11_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1);

    local_B0_12_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0,
        q0 => local_B0_12_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1);

    local_B0_13_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0,
        q0 => local_B0_13_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1);

    local_B0_14_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0,
        q0 => local_B0_14_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1);

    local_B0_15_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0,
        q0 => local_B0_15_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1);

    local_B1_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0,
        q0 => local_B1_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1);

    local_B1_1_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0,
        q0 => local_B1_1_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1);

    local_B1_2_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0,
        q0 => local_B1_2_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1);

    local_B1_3_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0,
        q0 => local_B1_3_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1);

    local_B1_4_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0,
        q0 => local_B1_4_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1);

    local_B1_5_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0,
        q0 => local_B1_5_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1);

    local_B1_6_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0,
        q0 => local_B1_6_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1);

    local_B1_7_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0,
        q0 => local_B1_7_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1);

    local_B1_8_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0,
        q0 => local_B1_8_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1);

    local_B1_9_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0,
        q0 => local_B1_9_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1);

    local_B1_10_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0,
        q0 => local_B1_10_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1);

    local_B1_11_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0,
        q0 => local_B1_11_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1);

    local_B1_12_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0,
        q0 => local_B1_12_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1);

    local_B1_13_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0,
        q0 => local_B1_13_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1);

    local_B1_14_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0,
        q0 => local_B1_14_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1);

    local_B1_15_U : component matrix_mul_local_B0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0,
        ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0,
        we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0,
        d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0,
        q0 => local_B1_15_q0,
        address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1,
        ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1,
        we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1,
        d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1);

    control_s_axi_U : component matrix_mul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A => A,
        B => B,
        C => C,
        M => M,
        N => N,
        P => P,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component matrix_mul_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 13,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR,
        I_ARLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component matrix_mul_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 13,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR,
        I_ARLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN,
        I_RVALID => gmem1_RVALID,
        I_RREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY,
        I_RDATA => gmem1_RDATA,
        I_RFIFONUM => gmem1_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem1_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem1_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component matrix_mul_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 256,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem2_RDATA,
        I_RFIFONUM => gmem2_RFIFONUM,
        I_AWVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR,
        I_AWLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN,
        I_WVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA,
        I_WSTRB => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB,
        I_BVALID => gmem2_BVALID,
        I_BREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY);

    Block_entry5165_proc_U0 : component matrix_mul_Block_entry5165_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry5165_proc_U0_ap_start,
        ap_done => Block_entry5165_proc_U0_ap_done,
        ap_continue => Block_entry5165_proc_U0_ap_continue,
        ap_idle => Block_entry5165_proc_U0_ap_idle,
        ap_ready => Block_entry5165_proc_U0_ap_ready,
        N => N,
        P => P,
        M => M,
        ap_return_0 => Block_entry5165_proc_U0_ap_return_0,
        ap_return_1 => Block_entry5165_proc_U0_ap_return_1,
        ap_return_2 => Block_entry5165_proc_U0_ap_return_2,
        ap_return_3 => Block_entry5165_proc_U0_ap_return_3,
        ap_return_4 => Block_entry5165_proc_U0_ap_return_4,
        ap_return_5 => Block_entry5165_proc_U0_ap_return_5);

    Loop_VITIS_LOOP_38_1_proc_U0 : component matrix_mul_Loop_VITIS_LOOP_38_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_VITIS_LOOP_38_1_proc_U0_ap_start,
        ap_done => Loop_VITIS_LOOP_38_1_proc_U0_ap_done,
        ap_continue => Loop_VITIS_LOOP_38_1_proc_U0_ap_continue,
        ap_idle => Loop_VITIS_LOOP_38_1_proc_U0_ap_idle,
        ap_ready => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready,
        P => P,
        p_read => lshr_ln38_1_cast_loc_channel_dout,
        p_read1 => sext_ln38_1_loc_channel_dout,
        p_read2 => cmp1922_loc_channel_dout,
        p_read3 => add_ln38_1_loc_channel_dout,
        local_B1_14_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0,
        local_B1_14_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0,
        local_B1_14_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0,
        local_B1_14_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0,
        local_B1_14_q0 => local_B1_14_q0,
        local_B1_14_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1,
        local_B1_14_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1,
        local_B1_14_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1,
        local_B1_14_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1,
        local_B1_13_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0,
        local_B1_13_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0,
        local_B1_13_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0,
        local_B1_13_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0,
        local_B1_13_q0 => local_B1_13_q0,
        local_B1_13_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1,
        local_B1_13_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1,
        local_B1_13_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1,
        local_B1_13_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1,
        local_B1_12_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0,
        local_B1_12_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0,
        local_B1_12_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0,
        local_B1_12_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0,
        local_B1_12_q0 => local_B1_12_q0,
        local_B1_12_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1,
        local_B1_12_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1,
        local_B1_12_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1,
        local_B1_12_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1,
        local_B1_11_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0,
        local_B1_11_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0,
        local_B1_11_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0,
        local_B1_11_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0,
        local_B1_11_q0 => local_B1_11_q0,
        local_B1_11_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1,
        local_B1_11_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1,
        local_B1_11_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1,
        local_B1_11_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1,
        local_B1_10_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0,
        local_B1_10_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0,
        local_B1_10_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0,
        local_B1_10_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0,
        local_B1_10_q0 => local_B1_10_q0,
        local_B1_10_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1,
        local_B1_10_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1,
        local_B1_10_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1,
        local_B1_10_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1,
        local_B1_9_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0,
        local_B1_9_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0,
        local_B1_9_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0,
        local_B1_9_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0,
        local_B1_9_q0 => local_B1_9_q0,
        local_B1_9_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1,
        local_B1_9_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1,
        local_B1_9_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1,
        local_B1_9_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1,
        local_B1_8_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0,
        local_B1_8_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0,
        local_B1_8_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0,
        local_B1_8_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0,
        local_B1_8_q0 => local_B1_8_q0,
        local_B1_8_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1,
        local_B1_8_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1,
        local_B1_8_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1,
        local_B1_8_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1,
        local_B1_7_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0,
        local_B1_7_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0,
        local_B1_7_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0,
        local_B1_7_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0,
        local_B1_7_q0 => local_B1_7_q0,
        local_B1_7_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1,
        local_B1_7_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1,
        local_B1_7_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1,
        local_B1_7_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1,
        local_B1_6_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0,
        local_B1_6_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0,
        local_B1_6_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0,
        local_B1_6_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0,
        local_B1_6_q0 => local_B1_6_q0,
        local_B1_6_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1,
        local_B1_6_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1,
        local_B1_6_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1,
        local_B1_6_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1,
        local_B1_5_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0,
        local_B1_5_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0,
        local_B1_5_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0,
        local_B1_5_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0,
        local_B1_5_q0 => local_B1_5_q0,
        local_B1_5_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1,
        local_B1_5_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1,
        local_B1_5_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1,
        local_B1_5_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1,
        local_B1_4_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0,
        local_B1_4_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0,
        local_B1_4_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0,
        local_B1_4_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0,
        local_B1_4_q0 => local_B1_4_q0,
        local_B1_4_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1,
        local_B1_4_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1,
        local_B1_4_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1,
        local_B1_4_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1,
        local_B1_3_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0,
        local_B1_3_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0,
        local_B1_3_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0,
        local_B1_3_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0,
        local_B1_3_q0 => local_B1_3_q0,
        local_B1_3_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1,
        local_B1_3_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1,
        local_B1_3_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1,
        local_B1_3_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1,
        local_B1_2_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0,
        local_B1_2_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0,
        local_B1_2_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0,
        local_B1_2_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0,
        local_B1_2_q0 => local_B1_2_q0,
        local_B1_2_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1,
        local_B1_2_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1,
        local_B1_2_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1,
        local_B1_2_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1,
        local_B1_1_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0,
        local_B1_1_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0,
        local_B1_1_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0,
        local_B1_1_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0,
        local_B1_1_q0 => local_B1_1_q0,
        local_B1_1_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1,
        local_B1_1_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1,
        local_B1_1_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1,
        local_B1_1_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1,
        local_B1_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0,
        local_B1_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0,
        local_B1_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0,
        local_B1_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0,
        local_B1_q0 => local_B1_q0,
        local_B1_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1,
        local_B1_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1,
        local_B1_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1,
        local_B1_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1,
        local_B1_15_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0,
        local_B1_15_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0,
        local_B1_15_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0,
        local_B1_15_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0,
        local_B1_15_q0 => local_B1_15_q0,
        local_B1_15_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1,
        local_B1_15_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1,
        local_B1_15_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1,
        local_B1_15_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1,
        local_B0_14_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0,
        local_B0_14_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0,
        local_B0_14_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0,
        local_B0_14_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0,
        local_B0_14_q0 => local_B0_14_q0,
        local_B0_14_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1,
        local_B0_14_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1,
        local_B0_14_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1,
        local_B0_14_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1,
        local_B0_13_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0,
        local_B0_13_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0,
        local_B0_13_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0,
        local_B0_13_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0,
        local_B0_13_q0 => local_B0_13_q0,
        local_B0_13_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1,
        local_B0_13_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1,
        local_B0_13_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1,
        local_B0_13_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1,
        local_B0_12_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0,
        local_B0_12_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0,
        local_B0_12_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0,
        local_B0_12_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0,
        local_B0_12_q0 => local_B0_12_q0,
        local_B0_12_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1,
        local_B0_12_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1,
        local_B0_12_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1,
        local_B0_12_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1,
        local_B0_11_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0,
        local_B0_11_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0,
        local_B0_11_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0,
        local_B0_11_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0,
        local_B0_11_q0 => local_B0_11_q0,
        local_B0_11_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1,
        local_B0_11_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1,
        local_B0_11_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1,
        local_B0_11_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1,
        local_B0_10_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0,
        local_B0_10_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0,
        local_B0_10_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0,
        local_B0_10_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0,
        local_B0_10_q0 => local_B0_10_q0,
        local_B0_10_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1,
        local_B0_10_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1,
        local_B0_10_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1,
        local_B0_10_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1,
        local_B0_9_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0,
        local_B0_9_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0,
        local_B0_9_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0,
        local_B0_9_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0,
        local_B0_9_q0 => local_B0_9_q0,
        local_B0_9_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1,
        local_B0_9_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1,
        local_B0_9_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1,
        local_B0_9_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1,
        local_B0_8_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0,
        local_B0_8_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0,
        local_B0_8_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0,
        local_B0_8_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0,
        local_B0_8_q0 => local_B0_8_q0,
        local_B0_8_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1,
        local_B0_8_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1,
        local_B0_8_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1,
        local_B0_8_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1,
        local_B0_7_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0,
        local_B0_7_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0,
        local_B0_7_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0,
        local_B0_7_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0,
        local_B0_7_q0 => local_B0_7_q0,
        local_B0_7_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1,
        local_B0_7_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1,
        local_B0_7_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1,
        local_B0_7_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1,
        local_B0_6_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0,
        local_B0_6_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0,
        local_B0_6_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0,
        local_B0_6_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0,
        local_B0_6_q0 => local_B0_6_q0,
        local_B0_6_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1,
        local_B0_6_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1,
        local_B0_6_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1,
        local_B0_6_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1,
        local_B0_5_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0,
        local_B0_5_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0,
        local_B0_5_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0,
        local_B0_5_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0,
        local_B0_5_q0 => local_B0_5_q0,
        local_B0_5_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1,
        local_B0_5_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1,
        local_B0_5_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1,
        local_B0_5_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1,
        local_B0_4_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0,
        local_B0_4_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0,
        local_B0_4_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0,
        local_B0_4_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0,
        local_B0_4_q0 => local_B0_4_q0,
        local_B0_4_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1,
        local_B0_4_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1,
        local_B0_4_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1,
        local_B0_4_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1,
        local_B0_3_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0,
        local_B0_3_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0,
        local_B0_3_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0,
        local_B0_3_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0,
        local_B0_3_q0 => local_B0_3_q0,
        local_B0_3_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1,
        local_B0_3_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1,
        local_B0_3_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1,
        local_B0_3_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1,
        local_B0_2_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0,
        local_B0_2_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0,
        local_B0_2_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0,
        local_B0_2_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0,
        local_B0_2_q0 => local_B0_2_q0,
        local_B0_2_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1,
        local_B0_2_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1,
        local_B0_2_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1,
        local_B0_2_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1,
        local_B0_1_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0,
        local_B0_1_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0,
        local_B0_1_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0,
        local_B0_1_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0,
        local_B0_1_q0 => local_B0_1_q0,
        local_B0_1_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1,
        local_B0_1_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1,
        local_B0_1_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1,
        local_B0_1_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1,
        local_B0_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0,
        local_B0_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0,
        local_B0_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0,
        local_B0_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0,
        local_B0_q0 => local_B0_q0,
        local_B0_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1,
        local_B0_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1,
        local_B0_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1,
        local_B0_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1,
        local_B0_15_address0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0,
        local_B0_15_ce0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0,
        local_B0_15_we0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0,
        local_B0_15_d0 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0,
        local_B0_15_q0 => local_B0_15_q0,
        local_B0_15_address1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1,
        local_B0_15_ce1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1,
        local_B0_15_we1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1,
        local_B0_15_d1 => Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1,
        p_read4 => N_cast4617_loc_channel_dout,
        A => A,
        m_axi_gmem0_AWVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => gmem0_RLAST,
        m_axi_gmem0_RID => gmem0_RID,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => gmem0_RUSER,
        m_axi_gmem0_RRESP => gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        p_read5 => P_cast4614_loc_channel_dout,
        B => B,
        m_axi_gmem1_AWVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => gmem1_RLAST,
        m_axi_gmem1_RID => gmem1_RID,
        m_axi_gmem1_RFIFONUM => gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => gmem1_RUSER,
        m_axi_gmem1_RRESP => gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        C => C,
        m_axi_gmem2_AWVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv32_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => gmem2_BRESP,
        m_axi_gmem2_BID => gmem2_BID,
        m_axi_gmem2_BUSER => gmem2_BUSER);

    cmp1922_loc_channel_U : component matrix_mul_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_0,
        if_full_n => cmp1922_loc_channel_full_n,
        if_write => ap_channel_done_cmp1922_loc_channel,
        if_dout => cmp1922_loc_channel_dout,
        if_num_data_valid => cmp1922_loc_channel_num_data_valid,
        if_fifo_cap => cmp1922_loc_channel_fifo_cap,
        if_empty_n => cmp1922_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

    N_cast4617_loc_channel_U : component matrix_mul_fifo_w62_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_1,
        if_full_n => N_cast4617_loc_channel_full_n,
        if_write => ap_channel_done_N_cast4617_loc_channel,
        if_dout => N_cast4617_loc_channel_dout,
        if_num_data_valid => N_cast4617_loc_channel_num_data_valid,
        if_fifo_cap => N_cast4617_loc_channel_fifo_cap,
        if_empty_n => N_cast4617_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

    sext_ln38_1_loc_channel_U : component matrix_mul_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_2,
        if_full_n => sext_ln38_1_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln38_1_loc_channel,
        if_dout => sext_ln38_1_loc_channel_dout,
        if_num_data_valid => sext_ln38_1_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln38_1_loc_channel_fifo_cap,
        if_empty_n => sext_ln38_1_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

    P_cast4614_loc_channel_U : component matrix_mul_fifo_w37_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_3,
        if_full_n => P_cast4614_loc_channel_full_n,
        if_write => ap_channel_done_P_cast4614_loc_channel,
        if_dout => P_cast4614_loc_channel_dout,
        if_num_data_valid => P_cast4614_loc_channel_num_data_valid,
        if_fifo_cap => P_cast4614_loc_channel_fifo_cap,
        if_empty_n => P_cast4614_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

    add_ln38_1_loc_channel_U : component matrix_mul_fifo_w61_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_4,
        if_full_n => add_ln38_1_loc_channel_full_n,
        if_write => ap_channel_done_add_ln38_1_loc_channel,
        if_dout => add_ln38_1_loc_channel_dout,
        if_num_data_valid => add_ln38_1_loc_channel_num_data_valid,
        if_fifo_cap => add_ln38_1_loc_channel_fifo_cap,
        if_empty_n => add_ln38_1_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

    lshr_ln38_1_cast_loc_channel_U : component matrix_mul_fifo_w28_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry5165_proc_U0_ap_return_5,
        if_full_n => lshr_ln38_1_cast_loc_channel_full_n,
        if_write => ap_channel_done_lshr_ln38_1_cast_loc_channel,
        if_dout => lshr_ln38_1_cast_loc_channel_dout,
        if_num_data_valid => lshr_ln38_1_cast_loc_channel_num_data_valid,
        if_fifo_cap => lshr_ln38_1_cast_loc_channel_fifo_cap,
        if_empty_n => lshr_ln38_1_cast_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);





    ap_sync_reg_Block_entry5165_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= ap_sync_Block_entry5165_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_N_cast4617_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_N_cast4617_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_N_cast4617_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_N_cast4617_loc_channel <= ap_sync_channel_write_N_cast4617_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_P_cast4614_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_P_cast4614_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_P_cast4614_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_P_cast4614_loc_channel <= ap_sync_channel_write_P_cast4614_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_add_ln38_1_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_add_ln38_1_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_add_ln38_1_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_add_ln38_1_loc_channel <= ap_sync_channel_write_add_ln38_1_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_cmp1922_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_cmp1922_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_cmp1922_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_cmp1922_loc_channel <= ap_sync_channel_write_cmp1922_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= ap_sync_channel_write_lshr_ln38_1_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln38_1_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry5165_proc_U0_ap_done and Block_entry5165_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= ap_sync_channel_write_sext_ln38_1_loc_channel;
                end if; 
            end if;
        end if;
    end process;

    Block_entry5165_proc_U0_ap_continue <= (ap_sync_channel_write_sext_ln38_1_loc_channel and ap_sync_channel_write_lshr_ln38_1_cast_loc_channel and ap_sync_channel_write_cmp1922_loc_channel and ap_sync_channel_write_add_ln38_1_loc_channel and ap_sync_channel_write_P_cast4614_loc_channel and ap_sync_channel_write_N_cast4617_loc_channel);
    Block_entry5165_proc_U0_ap_start <= ((ap_sync_reg_Block_entry5165_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_VITIS_LOOP_38_1_proc_U0_ap_continue <= ap_const_logic_1;
    Loop_VITIS_LOOP_38_1_proc_U0_ap_start <= (sext_ln38_1_loc_channel_empty_n and lshr_ln38_1_cast_loc_channel_empty_n and (ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready xor ap_const_logic_1) and cmp1922_loc_channel_empty_n and ap_start and add_ln38_1_loc_channel_empty_n and P_cast4614_loc_channel_empty_n and N_cast4617_loc_channel_empty_n);
    ap_channel_done_N_cast4617_loc_channel <= ((ap_sync_reg_channel_write_N_cast4617_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_channel_done_P_cast4614_loc_channel <= ((ap_sync_reg_channel_write_P_cast4614_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_channel_done_add_ln38_1_loc_channel <= ((ap_sync_reg_channel_write_add_ln38_1_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_channel_done_cmp1922_loc_channel <= ((ap_sync_reg_channel_write_cmp1922_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_channel_done_lshr_ln38_1_cast_loc_channel <= ((ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_channel_done_sext_ln38_1_loc_channel <= ((ap_sync_reg_channel_write_sext_ln38_1_loc_channel xor ap_const_logic_1) and Block_entry5165_proc_U0_ap_done);
    ap_done <= Loop_VITIS_LOOP_38_1_proc_U0_ap_done;
    ap_idle <= ((ap_const_logic_1 xor add_ln38_1_loc_channel_empty_n) and (ap_const_logic_1 xor P_cast4614_loc_channel_empty_n) and (ap_const_logic_1 xor N_cast4617_loc_channel_empty_n) and (lshr_ln38_1_cast_loc_channel_empty_n xor ap_const_logic_1) and (sext_ln38_1_loc_channel_empty_n xor ap_const_logic_1) and (cmp1922_loc_channel_empty_n xor ap_const_logic_1) and Loop_VITIS_LOOP_38_1_proc_U0_ap_idle and Block_entry5165_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry5165_proc_U0_ap_ready <= (ap_sync_reg_Block_entry5165_proc_U0_ap_ready or Block_entry5165_proc_U0_ap_ready);
    ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= (ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready or Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);
    ap_sync_channel_write_N_cast4617_loc_channel <= ((ap_channel_done_N_cast4617_loc_channel and N_cast4617_loc_channel_full_n) or ap_sync_reg_channel_write_N_cast4617_loc_channel);
    ap_sync_channel_write_P_cast4614_loc_channel <= ((ap_channel_done_P_cast4614_loc_channel and P_cast4614_loc_channel_full_n) or ap_sync_reg_channel_write_P_cast4614_loc_channel);
    ap_sync_channel_write_add_ln38_1_loc_channel <= ((ap_channel_done_add_ln38_1_loc_channel and add_ln38_1_loc_channel_full_n) or ap_sync_reg_channel_write_add_ln38_1_loc_channel);
    ap_sync_channel_write_cmp1922_loc_channel <= ((cmp1922_loc_channel_full_n and ap_channel_done_cmp1922_loc_channel) or ap_sync_reg_channel_write_cmp1922_loc_channel);
    ap_sync_channel_write_lshr_ln38_1_cast_loc_channel <= ((lshr_ln38_1_cast_loc_channel_full_n and ap_channel_done_lshr_ln38_1_cast_loc_channel) or ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel);
    ap_sync_channel_write_sext_ln38_1_loc_channel <= ((sext_ln38_1_loc_channel_full_n and ap_channel_done_sext_ln38_1_loc_channel) or ap_sync_reg_channel_write_sext_ln38_1_loc_channel);
    ap_sync_ready <= (ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready and ap_sync_Block_entry5165_proc_U0_ap_ready);
    gmem0_RID <= ap_const_lv1_0;
    gmem0_RLAST <= ap_const_logic_0;
    gmem0_RRESP <= ap_const_lv2_0;
    gmem0_RUSER <= ap_const_lv1_0;
    gmem1_RID <= ap_const_lv1_0;
    gmem1_RLAST <= ap_const_logic_0;
    gmem1_RRESP <= ap_const_lv2_0;
    gmem1_RUSER <= ap_const_lv1_0;
    gmem2_BID <= ap_const_lv1_0;
    gmem2_BRESP <= ap_const_lv2_0;
    gmem2_BUSER <= ap_const_lv1_0;
end behav;
