|DUNE_DAT_FPGA
CLK_DAQ_P => ~NO_FANOUT~
CLK_64MHZ_SYS_P => dat_pll:DAT_PLL_inst.inclk0
CLK_64MHZ_SYS_P => dat_pll2:DAT_PLL2_inst.inclk0
CLK_64MHZ_SYS_P => CD1_CLK_64MHZ_SYS_P.DATAIN
CLK_64MHZ_SYS_P => CD2_CLK_64MHZ_SYS_P.DATAIN
CLK_64MHZ_SYS_P => MISC_U1_IO[2].DATAIN
CD1_CLK_64MHZ_SYS_P <= CLK_64MHZ_SYS_P.DB_MAX_OUTPUT_PORT_TYPE
CD2_CLK_64MHZ_SYS_P <= CLK_64MHZ_SYS_P.DB_MAX_OUTPUT_PORT_TYPE
CD1_FPGA_CD_INA_SDA <> i2c_master:CD1_INA226_master.SDA
CD1_FPGA_CD_INA_SCL <= i2c_master:CD1_INA226_master.SCL_O
CD2_FPGA_CD_INA_SDA <> i2c_master:CD2_INA226_master.SDA
CD2_FPGA_CD_INA_SCL <= i2c_master:CD2_INA226_master.SCL_O
FE_INA_SDA[0] <> i2c_master:gen_FE_INA:0:FE_INA226_master.SDA
FE_INA_SDA[1] <> i2c_master:gen_FE_INA:1:FE_INA226_master.SDA
FE_INA_SDA[2] <> i2c_master:gen_FE_INA:2:FE_INA226_master.SDA
FE_INA_SDA[3] <> i2c_master:gen_FE_INA:3:FE_INA226_master.SDA
FE_INA_SDA[4] <> i2c_master:gen_FE_INA:4:FE_INA226_master.SDA
FE_INA_SDA[5] <> i2c_master:gen_FE_INA:5:FE_INA226_master.SDA
FE_INA_SDA[6] <> i2c_master:gen_FE_INA:6:FE_INA226_master.SDA
FE_INA_SDA[7] <> i2c_master:gen_FE_INA:7:FE_INA226_master.SDA
FE_INA_SCL[0] <= i2c_master:gen_FE_INA:0:FE_INA226_master.SCL_O
FE_INA_SCL[1] <= i2c_master:gen_FE_INA:1:FE_INA226_master.SCL_O
FE_INA_SCL[2] <= i2c_master:gen_FE_INA:2:FE_INA226_master.SCL_O
FE_INA_SCL[3] <= i2c_master:gen_FE_INA:3:FE_INA226_master.SCL_O
FE_INA_SCL[4] <= i2c_master:gen_FE_INA:4:FE_INA226_master.SCL_O
FE_INA_SCL[5] <= i2c_master:gen_FE_INA:5:FE_INA226_master.SCL_O
FE_INA_SCL[6] <= i2c_master:gen_FE_INA:6:FE_INA226_master.SCL_O
FE_INA_SCL[7] <= i2c_master:gen_FE_INA:7:FE_INA226_master.SCL_O
CD1_CMOS_MODE <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
CD1_PAD_RESET <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[4]
CD1_CHIP_ID <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
CD2_CMOS_MODE <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
CD2_PAD_RESET <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[5]
CD2_CHIP_ID <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
FASTCOMMAND_IN_P => MISC_U1_IO[1].DATAIN
FASTCOMMAND_IN_P => CD1_FASTCOMMAND_IN_P.DATAIN
FASTCOMMAND_IN_P => CD2_FASTCOMMAND_IN_P.DATAIN
CD1_FASTCOMMAND_IN_P <= FASTCOMMAND_IN_P.DB_MAX_OUTPUT_PORT_TYPE
CD2_FASTCOMMAND_IN_P <= FASTCOMMAND_IN_P.DB_MAX_OUTPUT_PORT_TYPE
I2C_LVDS_SCL_P => i2cslave:I2CSLAVE.SCL
I2C_LVDS_SDA_W2C_P => i2cslave:I2CSLAVE.SDA_IO_IN
I2C_LVDS_SDA_W2C_P => MISC_U1_IO[0].DATAIN
I2C_LVDS_SDA_C2W_P <= i2cslave:I2CSLAVE.SDA_IO_OUT
CD1_I2C_LVDS_SDA_C2W_P => I2C_SDA_c2w.DATAB
CD2_I2C_LVDS_SDA_C2W_P => I2C_SDA_c2w.DATAA
CD1_I2C_LVDS_SDA_W2C_P <= i2cslave:I2CSLAVE.CD_W2C_IN
CD2_I2C_LVDS_SDA_W2C_P <= i2cslave:I2CSLAVE.CD_W2C_IN
CD1_I2C_LVDS_SCL_P <= i2cslave:I2CSLAVE.CD_I2C_SCL
CD2_I2C_LVDS_SCL_P <= i2cslave:I2CSLAVE.CD_I2C_SCL
CD1_CONTROL[0] => dune_dat_registers:DUNE_DAT_Registers_inst.reg2_i[0]
CD1_CONTROL[1] => dune_dat_registers:DUNE_DAT_Registers_inst.reg2_i[1]
CD1_CONTROL[2] => dune_dat_registers:DUNE_DAT_Registers_inst.reg2_i[2]
CD1_CONTROL[3] => dune_dat_registers:DUNE_DAT_Registers_inst.reg2_i[3]
CD1_CONTROL[4] => dune_dat_registers:DUNE_DAT_Registers_inst.reg2_i[4]
CD2_CONTROL[0] => dune_dat_registers:DUNE_DAT_Registers_inst.reg3_i[0]
CD2_CONTROL[1] => dune_dat_registers:DUNE_DAT_Registers_inst.reg3_i[1]
CD2_CONTROL[2] => dune_dat_registers:DUNE_DAT_Registers_inst.reg3_i[2]
CD2_CONTROL[3] => dune_dat_registers:DUNE_DAT_Registers_inst.reg3_i[3]
CD2_CONTROL[4] => dune_dat_registers:DUNE_DAT_Registers_inst.reg3_i[4]
CD1_AMON_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[0]
CD1_AMON_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[1]
CD1_AMON_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[2]
CD1_AMON_INH <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[3]
CD2_AMON_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[4]
CD2_AMON_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[5]
CD2_AMON_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[6]
CD2_AMON_INH <= dune_dat_registers:DUNE_DAT_Registers_inst.reg26_o[7]
CD1_MonADC_CS <= cots_ad7274:CD1_MonADC_inst.CSn
CD1_MonADC_SCK <= cots_ad7274:CD1_MonADC_inst.SCLK
CD1_MonADC_SDO => cots_ad7274:CD1_MonADC_inst.SDATA
CD2_MonADC_CS <= cots_ad7274:CD2_MonADC_inst.CSn
CD2_MonADC_SCK <= cots_ad7274:CD2_MonADC_inst.SCLK
CD2_MonADC_SDO => cots_ad7274:CD2_MonADC_inst.SDATA
FE_IN_TST_SEL[0] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[0]
FE_IN_TST_SEL[1] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[1]
FE_IN_TST_SEL[2] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[2]
FE_IN_TST_SEL[3] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[3]
FE_IN_TST_SEL[4] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[4]
FE_IN_TST_SEL[5] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[5]
FE_IN_TST_SEL[6] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[6]
FE_IN_TST_SEL[7] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg30_o[7]
FE_IN_TST_SEL[8] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[0]
FE_IN_TST_SEL[9] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[1]
FE_IN_TST_SEL[10] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[2]
FE_IN_TST_SEL[11] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[3]
FE_IN_TST_SEL[12] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[4]
FE_IN_TST_SEL[13] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[5]
FE_IN_TST_SEL[14] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[6]
FE_IN_TST_SEL[15] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg31_o[7]
FE_CALI_CS[0] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[0]
FE_CALI_CS[1] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[1]
FE_CALI_CS[2] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[2]
FE_CALI_CS[3] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[3]
FE_CALI_CS[4] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[4]
FE_CALI_CS[5] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[5]
FE_CALI_CS[6] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[6]
FE_CALI_CS[7] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg32_o[7]
FE_INS_PLS_CS[0] <= FE_INS_PLS_CS[0].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[1] <= FE_INS_PLS_CS[1].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[2] <= FE_INS_PLS_CS[2].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[3] <= FE_INS_PLS_CS[3].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[4] <= FE_INS_PLS_CS[4].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[5] <= FE_INS_PLS_CS[5].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[6] <= FE_INS_PLS_CS[6].DB_MAX_OUTPUT_PORT_TYPE
FE_INS_PLS_CS[7] <= FE_INS_PLS_CS[7].DB_MAX_OUTPUT_PORT_TYPE
FE_TEST_INH <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[7]
FE_TEST_INH_ARR[0] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[0]
FE_TEST_INH_ARR[1] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[1]
FE_TEST_INH_ARR[2] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[2]
FE_TEST_INH_ARR[3] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[3]
FE_TEST_INH_ARR[4] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[4]
FE_TEST_INH_ARR[5] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[5]
FE_TEST_INH_ARR[6] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[6]
FE_TEST_INH_ARR[7] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg29_o[7]
FE_TEST_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[4]
FE_TEST_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[5]
FE_TEST_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[6]
EXT_PULSE_CNTL <= dune_dat_registers:DUNE_DAT_Registers_inst.reg38_o[0]
FE_MonADC_CS <= cots_ad7274:FE1_MonADC_inst.CSn
FE_MonADC_SCK <= cots_ad7274:FE1_MonADC_inst.SCLK
FE_MonADC_SDO[0] => cots_ad7274:FE1_MonADC_inst.SDATA
FE_MonADC_SDO[1] => cots_ad7274:gen_FE_MonADC:1:FE_MonADC_inst.SDATA
FE_MonADC_SDO[2] => cots_ad7274:gen_FE_MonADC:2:FE_MonADC_inst.SDATA
FE_MonADC_SDO[3] => cots_ad7274:gen_FE_MonADC:3:FE_MonADC_inst.SDATA
FE_MonADC_SDO[4] => cots_ad7274:gen_FE_MonADC:4:FE_MonADC_inst.SDATA
FE_MonADC_SDO[5] => cots_ad7274:gen_FE_MonADC:5:FE_MonADC_inst.SDATA
FE_MonADC_SDO[6] => cots_ad7274:gen_FE_MonADC:6:FE_MonADC_inst.SDATA
FE_MonADC_SDO[7] => cots_ad7274:gen_FE_MonADC:7:FE_MonADC_inst.SDATA
DAC_TP_SYNC <= dac8411:DAC_TP_inst.SYNC
DAC_TP_SCK <= dac8411:DAC_TP_inst.SCLK
DAC_TP_DIN <= dac8411:DAC_TP_inst.DIN
FE_DAC_TP_SCK <= dac8411:FE1_DAC_TP_inst.SCLK
FE_DAC_TP_SYNC <= FE_DAC_TP_SYNC.DB_MAX_OUTPUT_PORT_TYPE
FE_DAC_TP_DIN[0] <= dac8411:FE1_DAC_TP_inst.DIN
FE_DAC_TP_DIN[1] <= dac8411:gen_FE_DAC_TP:1:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[2] <= dac8411:gen_FE_DAC_TP:2:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[3] <= dac8411:gen_FE_DAC_TP:3:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[4] <= dac8411:gen_FE_DAC_TP:4:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[5] <= dac8411:gen_FE_DAC_TP:5:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[6] <= dac8411:gen_FE_DAC_TP:6:FE_DAC_TP_inst.DIN
FE_DAC_TP_DIN[7] <= dac8411:gen_FE_DAC_TP:7:FE_DAC_TP_inst.DIN
ADC1_POR_NAND <= ADC1_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC2_POR_NAND <= ADC2_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC3_POR_NAND <= ADC3_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC4_POR_NAND <= ADC4_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC5_POR_NAND <= ADC5_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC6_POR_NAND <= ADC6_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC7_POR_NAND <= ADC7_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
ADC8_POR_NAND <= ADC8_POR_NAND.DB_MAX_OUTPUT_PORT_TYPE
I2C_CD1_ADD_VDD <= <VCC>
I2C_CD1_ADD_GND <= <GND>
CD1_ADC_I2C_ADD2 <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
CD1_ADC_I2C_ADD3 <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
I2C_CD2_ADD_VDD <= <VCC>
I2C_CD2_ADD_GND <= <GND>
CD2_ADC_I2C_ADD2 <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
CD2_ADC_I2C_ADD3 <= dune_dat_registers:DUNE_DAT_Registers_inst.reg1_o[0]
ADC_RO_OUT[0] => coldadc_ro_cnt:gen_ro_cnt:0:ro_inst.ro_in
ADC_RO_OUT[1] => coldadc_ro_cnt:gen_ro_cnt:1:ro_inst.ro_in
ADC_RO_OUT[2] => coldadc_ro_cnt:gen_ro_cnt:2:ro_inst.ro_in
ADC_RO_OUT[3] => coldadc_ro_cnt:gen_ro_cnt:3:ro_inst.ro_in
ADC_RO_OUT[4] => coldadc_ro_cnt:gen_ro_cnt:4:ro_inst.ro_in
ADC_RO_OUT[5] => coldadc_ro_cnt:gen_ro_cnt:5:ro_inst.ro_in
ADC_RO_OUT[6] => coldadc_ro_cnt:gen_ro_cnt:6:ro_inst.ro_in
ADC_RO_OUT[7] => coldadc_ro_cnt:gen_ro_cnt:7:ro_inst.ro_in
ADC1_CHIP_ACTIVE <= ADC1_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC2_CHIP_ACTIVE <= ADC2_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC3_CHIP_ACTIVE <= ADC3_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC4_CHIP_ACTIVE <= ADC4_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC5_CHIP_ACTIVE <= ADC5_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC6_CHIP_ACTIVE <= ADC6_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC7_CHIP_ACTIVE <= ADC7_CHIP_ACTIVE.DB_MAX_OUTPUT_PORT_TYPE
ADC8_CHIP_ACTIVE <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADC_TST_SEL[0] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[0]
ADC_TST_SEL[1] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[1]
ADC_TST_SEL[2] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[2]
ADC_TST_SEL[3] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[3]
ADC_TST_SEL[4] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[4]
ADC_TST_SEL[5] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[5]
ADC_TST_SEL[6] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[6]
ADC_TST_SEL[7] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg33_o[7]
ADC_MonADC_CS <= cots_ad7274:ADC1_MonADC_inst.CSn
ADC_MonADC_SCK <= cots_ad7274:ADC1_MonADC_inst.SCLK
ADC_MonADC_SDO[0] => cots_ad7274:ADC1_MonADC_inst.SDATA
ADC_MonADC_SDO[1] => cots_ad7274:gen_ADC_MonADC:1:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[2] => cots_ad7274:gen_ADC_MonADC:2:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[3] => cots_ad7274:gen_ADC_MonADC:3:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[4] => cots_ad7274:gen_ADC_MonADC:4:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[5] => cots_ad7274:gen_ADC_MonADC:5:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[6] => cots_ad7274:gen_ADC_MonADC:6:ADC_MonADC_inst.SDATA
ADC_MonADC_SDO[7] => cots_ad7274:gen_ADC_MonADC:7:ADC_MonADC_inst.SDATA
ADC_TEST_INH[0] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[0]
ADC_TEST_INH[1] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[1]
ADC_TEST_INH[2] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[2]
ADC_TEST_INH[3] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[3]
ADC_TEST_INH[4] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[4]
ADC_TEST_INH[5] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[5]
ADC_TEST_INH[6] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[6]
ADC_TEST_INH[7] <= dune_dat_registers:DUNE_DAT_Registers_inst.reg28_o[7]
ADC_TEST_IN_SEL <= dune_dat_registers:DUNE_DAT_Registers_inst.reg37_o[0]
ADC_TEST_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[0]
ADC_TEST_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[1]
ADC_TEST_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg27_o[2]
DAC_ADC_N_SYNC <= dac8411:DAC_ADC_N_inst.SYNC
DAC_ADC_N_SCK <= dac8411:DAC_ADC_N_inst.SCLK
DAC_ADC_N_DIN <= dac8411:DAC_ADC_N_inst.DIN
DAC_ADC_P_SYNC <= dac8411:DAC_ADC_P_inst.SYNC
DAC_ADC_P_SCK <= dac8411:DAC_ADC_P_inst.SCLK
DAC_ADC_P_DIN <= dac8411:DAC_ADC_P_inst.DIN
ADC_P_TST_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[0]
ADC_P_TST_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[1]
ADC_P_TST_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[2]
ADC_P_TST_AMON_INH <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[3]
ADC_N_TST_CSA <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[4]
ADC_N_TST_CSB <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[5]
ADC_N_TST_CSC <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[6]
ADC_N_TST_AMON_INH <= dune_dat_registers:DUNE_DAT_Registers_inst.reg36_o[7]
MISC_U1_IO[0] <= I2C_LVDS_SDA_W2C_P.DB_MAX_OUTPUT_PORT_TYPE
MISC_U1_IO[1] <= FASTCOMMAND_IN_P.DB_MAX_OUTPUT_PORT_TYPE
MISC_U1_IO[2] <= CLK_64MHZ_SYS_P.DB_MAX_OUTPUT_PORT_TYPE
MISC_U1_IO[3] <= dat_pll:DAT_PLL_inst.c2
MISC_U1_IO[4] <= dat_pll:DAT_PLL_inst.c1
MISC_U1_IO[5] <= <GND>


|DUNE_DAT_FPGA|sys_rst:sys_rst_inst
clk => start~reg0.CLK
clk => RST_OUT~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
reset_in => start~reg0.ACLR
reset_in => RST_OUT~reg0.PRESET
reset_in => counter[0].ACLR
reset_in => counter[1].ACLR
reset_in => counter[2].ACLR
reset_in => counter[3].ACLR
reset_in => counter[4].ACLR
reset_in => counter[5].ACLR
reset_in => counter[6].ACLR
reset_in => counter[7].ACLR
reset_in => counter[8].ACLR
reset_in => counter[9].ACLR
reset_in => counter[10].ACLR
reset_in => counter[11].ACLR
reset_in => counter[12].ACLR
reset_in => counter[13].ACLR
reset_in => counter[14].ACLR
reset_in => counter[15].ACLR
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST_OUT <= RST_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAT_PLL:DAT_PLL_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
locked <= altpll:altpll_component.locked


|DUNE_DAT_FPGA|DAT_PLL:DAT_PLL_inst|altpll:altpll_component
inclk[0] => DAT_PLL_altpll:auto_generated.inclk[0]
inclk[1] => DAT_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= DAT_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DUNE_DAT_FPGA|DAT_PLL:DAT_PLL_inst|altpll:altpll_component|DAT_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DUNE_DAT_FPGA|DAT_PLL2:DAT_PLL2_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|DUNE_DAT_FPGA|DAT_PLL2:DAT_PLL2_inst|altpll:altpll_component
inclk[0] => DAT_PLL2_altpll:auto_generated.inclk[0]
inclk[1] => DAT_PLL2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DUNE_DAT_FPGA|DAT_PLL2:DAT_PLL2_inst|altpll:altpll_component|DAT_PLL2_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE
rst => CHIP_IO_SEL.ACLR
rst => REG_DIN[0]~reg0.ACLR
rst => REG_DIN[1]~reg0.ACLR
rst => REG_DIN[2]~reg0.ACLR
rst => REG_DIN[3]~reg0.ACLR
rst => REG_DIN[4]~reg0.ACLR
rst => REG_DIN[5]~reg0.ACLR
rst => REG_DIN[6]~reg0.ACLR
rst => REG_DIN[7]~reg0.ACLR
rst => REG_ADDRESS[0]~reg0.ACLR
rst => REG_ADDRESS[1]~reg0.ACLR
rst => REG_ADDRESS[2]~reg0.ACLR
rst => REG_ADDRESS[3]~reg0.ACLR
rst => REG_ADDRESS[4]~reg0.ACLR
rst => REG_ADDRESS[5]~reg0.ACLR
rst => REG_ADDRESS[6]~reg0.ACLR
rst => REG_ADDRESS[7]~reg0.ACLR
rst => REG_RD_STRB~reg0.ACLR
rst => REG_WR_STRB~reg0.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_reg_data[0].ACLR
rst => I2C_reg_data[1].ACLR
rst => I2C_reg_data[2].ACLR
rst => I2C_reg_data[3].ACLR
rst => I2C_reg_data[4].ACLR
rst => I2C_reg_data[5].ACLR
rst => I2C_reg_data[6].ACLR
rst => I2C_reg_data[7].ACLR
rst => I2C_reg_addr[0].ACLR
rst => I2C_reg_addr[1].ACLR
rst => I2C_reg_addr[2].ACLR
rst => I2C_reg_addr[3].ACLR
rst => I2C_reg_addr[4].ACLR
rst => I2C_reg_addr[5].ACLR
rst => I2C_reg_addr[6].ACLR
rst => I2C_reg_addr[7].ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_bit_cnt[0].ACLR
rst => I2C_bit_cnt[1].ACLR
rst => I2C_bit_cnt[2].ACLR
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => SDA_OUT.PRESET
rst => I2C_STATE~16.DATAIN
sys_clk => CHIP_IO_SEL.CLK
sys_clk => REG_DIN[0]~reg0.CLK
sys_clk => REG_DIN[1]~reg0.CLK
sys_clk => REG_DIN[2]~reg0.CLK
sys_clk => REG_DIN[3]~reg0.CLK
sys_clk => REG_DIN[4]~reg0.CLK
sys_clk => REG_DIN[5]~reg0.CLK
sys_clk => REG_DIN[6]~reg0.CLK
sys_clk => REG_DIN[7]~reg0.CLK
sys_clk => REG_ADDRESS[0]~reg0.CLK
sys_clk => REG_ADDRESS[1]~reg0.CLK
sys_clk => REG_ADDRESS[2]~reg0.CLK
sys_clk => REG_ADDRESS[3]~reg0.CLK
sys_clk => REG_ADDRESS[4]~reg0.CLK
sys_clk => REG_ADDRESS[5]~reg0.CLK
sys_clk => REG_ADDRESS[6]~reg0.CLK
sys_clk => REG_ADDRESS[7]~reg0.CLK
sys_clk => REG_RD_STRB~reg0.CLK
sys_clk => REG_WR_STRB~reg0.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_reg_data[0].CLK
sys_clk => I2C_reg_data[1].CLK
sys_clk => I2C_reg_data[2].CLK
sys_clk => I2C_reg_data[3].CLK
sys_clk => I2C_reg_data[4].CLK
sys_clk => I2C_reg_data[5].CLK
sys_clk => I2C_reg_data[6].CLK
sys_clk => I2C_reg_data[7].CLK
sys_clk => I2C_reg_addr[0].CLK
sys_clk => I2C_reg_addr[1].CLK
sys_clk => I2C_reg_addr[2].CLK
sys_clk => I2C_reg_addr[3].CLK
sys_clk => I2C_reg_addr[4].CLK
sys_clk => I2C_reg_addr[5].CLK
sys_clk => I2C_reg_addr[6].CLK
sys_clk => I2C_reg_addr[7].CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => SDA_OUT.CLK
sys_clk => SCL_IN[0].CLK
sys_clk => SCL_IN[1].CLK
sys_clk => SDA_IN[0].CLK
sys_clk => SDA_IN[1].CLK
sys_clk => I2C_STATE~14.DATAIN
FPGA_ADDRESS => ~NO_FANOUT~
I2C_BRD_ADDR[0] => Equal1.IN6
I2C_BRD_ADDR[1] => Equal1.IN5
I2C_BRD_ADDR[2] => Equal1.IN4
I2C_BRD_ADDR[3] => Equal1.IN3
I2C_BRD_ADDR[4] => Equal1.IN2
I2C_BRD_ADDR[5] => Equal1.IN1
I2C_BRD_ADDR[6] => Equal1.IN0
SCL => I2C_start.IN1
SCL => I2C_stop.IN1
SCL => SCL_IN[0].DATAIN
SCL => CD_I2C_SCL.DATAIN
SDA_IO_IN => I2C_addr.DATAB
SDA_IO_IN => I2C_addr.DATAB
SDA_IO_IN => I2C_reg_addr.DATAB
SDA_IO_IN => I2C_reg_addr.DATAB
SDA_IO_IN => I2C_reg_data.DATAB
SDA_IO_IN => I2C_reg_data.DATAB
SDA_IO_IN => I2C_STATE.DATAB
SDA_IO_IN => SDA_IN[0].DATAIN
SDA_IO_IN => CD_W2C_IN.DATAIN
SDA_IO_IN => I2C_STATE.DATAB
SDA_IO_OUT <= SDA_IO_OUT.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[0] <= REG_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[1] <= REG_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[2] <= REG_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[3] <= REG_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[4] <= REG_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[5] <= REG_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[6] <= REG_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADDRESS[7] <= REG_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DOUT[0] => I2C_data.DATAB
REG_DOUT[0] => Selector27.IN3
REG_DOUT[1] => I2C_data.DATAB
REG_DOUT[1] => Selector26.IN3
REG_DOUT[2] => I2C_data.DATAB
REG_DOUT[2] => Selector25.IN3
REG_DOUT[3] => I2C_data.DATAB
REG_DOUT[3] => Selector24.IN3
REG_DOUT[4] => I2C_data.DATAB
REG_DOUT[4] => Selector23.IN3
REG_DOUT[5] => I2C_data.DATAB
REG_DOUT[5] => Selector22.IN3
REG_DOUT[6] => I2C_data.DATAB
REG_DOUT[6] => Selector21.IN3
REG_DOUT[7] => I2C_data.DATAB
REG_DOUT[7] => Selector20.IN3
REG_DIN[0] <= REG_DIN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[1] <= REG_DIN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[2] <= REG_DIN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[3] <= REG_DIN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[4] <= REG_DIN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[5] <= REG_DIN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[6] <= REG_DIN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_DIN[7] <= REG_DIN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_WR_STRB <= REG_WR_STRB~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_RD_STRB <= REG_RD_STRB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CD_c2W_IN => SDA_IO_OUT.DATAA
CD_W2C_IN <= SDA_IO_IN.DB_MAX_OUTPUT_PORT_TYPE
CD_I2C_SCL <= SCL.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:CD1_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:CD2_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:0:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:1:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:2:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:3:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:4:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:5:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:6:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|I2c_master:\gen_FE_INA:7:FE_INA226_master
rst => I2C_DOUT_T[0].ACLR
rst => I2C_DOUT_T[1].ACLR
rst => I2C_DOUT_T[2].ACLR
rst => I2C_DOUT_T[3].ACLR
rst => I2C_DOUT_T[4].ACLR
rst => I2C_DOUT_T[5].ACLR
rst => I2C_DOUT_T[6].ACLR
rst => I2C_DOUT_T[7].ACLR
rst => I2C_DOUT_T[8].ACLR
rst => I2C_DOUT_T[9].ACLR
rst => I2C_DOUT_T[10].ACLR
rst => I2C_DOUT_T[11].ACLR
rst => I2C_DOUT_T[12].ACLR
rst => I2C_DOUT_T[13].ACLR
rst => I2C_DOUT_T[14].ACLR
rst => I2C_DOUT_T[15].ACLR
rst => I2C_DOUT_T[16].ACLR
rst => I2C_DOUT_T[17].ACLR
rst => I2C_DOUT_T[18].ACLR
rst => I2C_DOUT_T[19].ACLR
rst => I2C_DOUT_T[20].ACLR
rst => I2C_DOUT_T[21].ACLR
rst => I2C_DOUT_T[22].ACLR
rst => I2C_DOUT_T[23].ACLR
rst => I2C_DOUT_T[24].ACLR
rst => I2C_DOUT_T[25].ACLR
rst => I2C_DOUT_T[26].ACLR
rst => I2C_DOUT_T[27].ACLR
rst => I2C_DOUT_T[28].ACLR
rst => I2C_DOUT_T[29].ACLR
rst => I2C_DOUT_T[30].ACLR
rst => I2C_DOUT_T[31].ACLR
rst => I2C_RD_WR.ACLR
rst => I2C_data[0].ACLR
rst => I2C_data[1].ACLR
rst => I2C_data[2].ACLR
rst => I2C_data[3].ACLR
rst => I2C_data[4].ACLR
rst => I2C_data[5].ACLR
rst => I2C_data[6].ACLR
rst => I2C_data[7].ACLR
rst => I2C_DOUT[0]~reg0.ACLR
rst => I2C_DOUT[1]~reg0.ACLR
rst => I2C_DOUT[2]~reg0.ACLR
rst => I2C_DOUT[3]~reg0.ACLR
rst => I2C_DOUT[4]~reg0.ACLR
rst => I2C_DOUT[5]~reg0.ACLR
rst => I2C_DOUT[6]~reg0.ACLR
rst => I2C_DOUT[7]~reg0.ACLR
rst => I2C_DOUT[8]~reg0.ACLR
rst => I2C_DOUT[9]~reg0.ACLR
rst => I2C_DOUT[10]~reg0.ACLR
rst => I2C_DOUT[11]~reg0.ACLR
rst => I2C_DOUT[12]~reg0.ACLR
rst => I2C_DOUT[13]~reg0.ACLR
rst => I2C_DOUT[14]~reg0.ACLR
rst => I2C_DOUT[15]~reg0.ACLR
rst => I2C_DOUT[16]~reg0.ACLR
rst => I2C_DOUT[17]~reg0.ACLR
rst => I2C_DOUT[18]~reg0.ACLR
rst => I2C_DOUT[19]~reg0.ACLR
rst => I2C_DOUT[20]~reg0.ACLR
rst => I2C_DOUT[21]~reg0.ACLR
rst => I2C_DOUT[22]~reg0.ACLR
rst => I2C_DOUT[23]~reg0.ACLR
rst => I2C_DOUT[24]~reg0.ACLR
rst => I2C_DOUT[25]~reg0.ACLR
rst => I2C_DOUT[26]~reg0.ACLR
rst => I2C_DOUT[27]~reg0.ACLR
rst => I2C_DOUT[28]~reg0.ACLR
rst => I2C_DOUT[29]~reg0.ACLR
rst => I2C_DOUT[30]~reg0.ACLR
rst => I2C_DOUT[31]~reg0.ACLR
rst => I2C_addr[0].ACLR
rst => I2C_addr[1].ACLR
rst => I2C_addr[2].ACLR
rst => I2C_addr[3].ACLR
rst => I2C_addr[4].ACLR
rst => I2C_addr[5].ACLR
rst => I2C_addr[6].ACLR
rst => I2C_addr[7].ACLR
rst => I2C_ack.PRESET
rst => BYTE_CNT[0].ACLR
rst => BYTE_CNT[1].ACLR
rst => BYTE_CNT[2].ACLR
rst => BYTE_CNT[3].ACLR
rst => SCL_CNT[0].ACLR
rst => SCL_CNT[1].ACLR
rst => SCL_CNT[2].ACLR
rst => SCL_CNT[3].ACLR
rst => SCL_CNT[4].ACLR
rst => SCL_CNT[5].ACLR
rst => SCL_CNT[6].ACLR
rst => I2C_bit_cnt[0].PRESET
rst => I2C_bit_cnt[1].PRESET
rst => I2C_bit_cnt[2].PRESET
rst => I2C_bit_cnt[3].ACLR
rst => I2C_bit_cnt[4].ACLR
rst => I2C_BUSY~reg0.ACLR
rst => SCL.PRESET
rst => SDA_OUT~en.ACLR
rst => I2C_STATE~3.DATAIN
sys_clk => I2C_DOUT_T[0].CLK
sys_clk => I2C_DOUT_T[1].CLK
sys_clk => I2C_DOUT_T[2].CLK
sys_clk => I2C_DOUT_T[3].CLK
sys_clk => I2C_DOUT_T[4].CLK
sys_clk => I2C_DOUT_T[5].CLK
sys_clk => I2C_DOUT_T[6].CLK
sys_clk => I2C_DOUT_T[7].CLK
sys_clk => I2C_DOUT_T[8].CLK
sys_clk => I2C_DOUT_T[9].CLK
sys_clk => I2C_DOUT_T[10].CLK
sys_clk => I2C_DOUT_T[11].CLK
sys_clk => I2C_DOUT_T[12].CLK
sys_clk => I2C_DOUT_T[13].CLK
sys_clk => I2C_DOUT_T[14].CLK
sys_clk => I2C_DOUT_T[15].CLK
sys_clk => I2C_DOUT_T[16].CLK
sys_clk => I2C_DOUT_T[17].CLK
sys_clk => I2C_DOUT_T[18].CLK
sys_clk => I2C_DOUT_T[19].CLK
sys_clk => I2C_DOUT_T[20].CLK
sys_clk => I2C_DOUT_T[21].CLK
sys_clk => I2C_DOUT_T[22].CLK
sys_clk => I2C_DOUT_T[23].CLK
sys_clk => I2C_DOUT_T[24].CLK
sys_clk => I2C_DOUT_T[25].CLK
sys_clk => I2C_DOUT_T[26].CLK
sys_clk => I2C_DOUT_T[27].CLK
sys_clk => I2C_DOUT_T[28].CLK
sys_clk => I2C_DOUT_T[29].CLK
sys_clk => I2C_DOUT_T[30].CLK
sys_clk => I2C_DOUT_T[31].CLK
sys_clk => I2C_RD_WR.CLK
sys_clk => I2C_data[0].CLK
sys_clk => I2C_data[1].CLK
sys_clk => I2C_data[2].CLK
sys_clk => I2C_data[3].CLK
sys_clk => I2C_data[4].CLK
sys_clk => I2C_data[5].CLK
sys_clk => I2C_data[6].CLK
sys_clk => I2C_data[7].CLK
sys_clk => I2C_DOUT[0]~reg0.CLK
sys_clk => I2C_DOUT[1]~reg0.CLK
sys_clk => I2C_DOUT[2]~reg0.CLK
sys_clk => I2C_DOUT[3]~reg0.CLK
sys_clk => I2C_DOUT[4]~reg0.CLK
sys_clk => I2C_DOUT[5]~reg0.CLK
sys_clk => I2C_DOUT[6]~reg0.CLK
sys_clk => I2C_DOUT[7]~reg0.CLK
sys_clk => I2C_DOUT[8]~reg0.CLK
sys_clk => I2C_DOUT[9]~reg0.CLK
sys_clk => I2C_DOUT[10]~reg0.CLK
sys_clk => I2C_DOUT[11]~reg0.CLK
sys_clk => I2C_DOUT[12]~reg0.CLK
sys_clk => I2C_DOUT[13]~reg0.CLK
sys_clk => I2C_DOUT[14]~reg0.CLK
sys_clk => I2C_DOUT[15]~reg0.CLK
sys_clk => I2C_DOUT[16]~reg0.CLK
sys_clk => I2C_DOUT[17]~reg0.CLK
sys_clk => I2C_DOUT[18]~reg0.CLK
sys_clk => I2C_DOUT[19]~reg0.CLK
sys_clk => I2C_DOUT[20]~reg0.CLK
sys_clk => I2C_DOUT[21]~reg0.CLK
sys_clk => I2C_DOUT[22]~reg0.CLK
sys_clk => I2C_DOUT[23]~reg0.CLK
sys_clk => I2C_DOUT[24]~reg0.CLK
sys_clk => I2C_DOUT[25]~reg0.CLK
sys_clk => I2C_DOUT[26]~reg0.CLK
sys_clk => I2C_DOUT[27]~reg0.CLK
sys_clk => I2C_DOUT[28]~reg0.CLK
sys_clk => I2C_DOUT[29]~reg0.CLK
sys_clk => I2C_DOUT[30]~reg0.CLK
sys_clk => I2C_DOUT[31]~reg0.CLK
sys_clk => I2C_addr[0].CLK
sys_clk => I2C_addr[1].CLK
sys_clk => I2C_addr[2].CLK
sys_clk => I2C_addr[3].CLK
sys_clk => I2C_addr[4].CLK
sys_clk => I2C_addr[5].CLK
sys_clk => I2C_addr[6].CLK
sys_clk => I2C_addr[7].CLK
sys_clk => I2C_ack.CLK
sys_clk => BYTE_CNT[0].CLK
sys_clk => BYTE_CNT[1].CLK
sys_clk => BYTE_CNT[2].CLK
sys_clk => BYTE_CNT[3].CLK
sys_clk => SCL_CNT[0].CLK
sys_clk => SCL_CNT[1].CLK
sys_clk => SCL_CNT[2].CLK
sys_clk => SCL_CNT[3].CLK
sys_clk => SCL_CNT[4].CLK
sys_clk => SCL_CNT[5].CLK
sys_clk => SCL_CNT[6].CLK
sys_clk => I2C_bit_cnt[0].CLK
sys_clk => I2C_bit_cnt[1].CLK
sys_clk => I2C_bit_cnt[2].CLK
sys_clk => I2C_bit_cnt[3].CLK
sys_clk => I2C_bit_cnt[4].CLK
sys_clk => I2C_BUSY~reg0.CLK
sys_clk => SCL.CLK
sys_clk => SDA_OUT.CLK
sys_clk => SDA_OUT~en.CLK
sys_clk => I2C_RD_STRB_sync.CLK
sys_clk => I2C_WR_STRB_sync.CLK
sys_clk => I2C_STATE~1.DATAIN
SCL_O <= SCL.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
I2C_WR_STRB => I2C_WR_STRB_sync.DATAIN
I2C_RD_STRB => I2C_RD_STRB_sync.DATAIN
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[0] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[1] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[2] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[3] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[4] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[5] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_DEV_ADDR[6] => I2C_addr.DATAB
I2C_NUM_BYTES[0] => Equal0.IN3
I2C_NUM_BYTES[0] => LessThan3.IN8
I2C_NUM_BYTES[1] => Equal0.IN2
I2C_NUM_BYTES[1] => LessThan3.IN7
I2C_NUM_BYTES[2] => Equal0.IN1
I2C_NUM_BYTES[2] => LessThan3.IN6
I2C_NUM_BYTES[3] => Equal0.IN0
I2C_NUM_BYTES[3] => LessThan3.IN5
I2C_ADDRESS[0] => I2C_data.DATAB
I2C_ADDRESS[1] => I2C_data.DATAB
I2C_ADDRESS[2] => I2C_data.DATAB
I2C_ADDRESS[3] => I2C_data.DATAB
I2C_ADDRESS[4] => I2C_data.DATAB
I2C_ADDRESS[5] => I2C_data.DATAB
I2C_ADDRESS[6] => I2C_data.DATAB
I2C_ADDRESS[7] => I2C_data.DATAB
I2C_DOUT[0] <= I2C_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[1] <= I2C_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[2] <= I2C_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[3] <= I2C_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[4] <= I2C_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[5] <= I2C_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[6] <= I2C_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[7] <= I2C_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[8] <= I2C_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[9] <= I2C_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[10] <= I2C_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[11] <= I2C_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[12] <= I2C_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[13] <= I2C_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[14] <= I2C_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[15] <= I2C_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[16] <= I2C_DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[17] <= I2C_DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[18] <= I2C_DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[19] <= I2C_DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[20] <= I2C_DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[21] <= I2C_DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[22] <= I2C_DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[23] <= I2C_DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[24] <= I2C_DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[25] <= I2C_DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[26] <= I2C_DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[27] <= I2C_DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[28] <= I2C_DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[29] <= I2C_DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[30] <= I2C_DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DOUT[31] <= I2C_DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DIN[0] => I2C_data.DATAB
I2C_DIN[1] => I2C_data.DATAB
I2C_DIN[2] => I2C_data.DATAB
I2C_DIN[3] => I2C_data.DATAB
I2C_DIN[4] => I2C_data.DATAB
I2C_DIN[5] => I2C_data.DATAB
I2C_DIN[6] => I2C_data.DATAB
I2C_DIN[7] => I2C_data.DATAB
I2C_DIN[8] => I2C_data.DATAB
I2C_DIN[9] => I2C_data.DATAB
I2C_DIN[10] => I2C_data.DATAB
I2C_DIN[11] => I2C_data.DATAB
I2C_DIN[12] => I2C_data.DATAB
I2C_DIN[13] => I2C_data.DATAB
I2C_DIN[14] => I2C_data.DATAB
I2C_DIN[15] => I2C_data.DATAB
I2C_DIN[16] => I2C_data.DATAB
I2C_DIN[17] => I2C_data.DATAB
I2C_DIN[18] => I2C_data.DATAB
I2C_DIN[19] => I2C_data.DATAB
I2C_DIN[20] => I2C_data.DATAB
I2C_DIN[21] => I2C_data.DATAB
I2C_DIN[22] => I2C_data.DATAB
I2C_DIN[23] => I2C_data.DATAB
I2C_DIN[24] => I2C_data.DATAB
I2C_DIN[25] => I2C_data.DATAB
I2C_DIN[26] => I2C_data.DATAB
I2C_DIN[27] => I2C_data.DATAB
I2C_DIN[28] => I2C_data.DATAB
I2C_DIN[29] => I2C_data.DATAB
I2C_DIN[30] => I2C_data.DATAB
I2C_DIN[31] => I2C_data.DATAB
I2C_BUSY <= I2C_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DEV_AVL <= I2C_ack.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COTS_AD7274:CD1_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:CD2_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:ADC1_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:7:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:6:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:5:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:4:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:3:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:2:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_ADC_MonADC:1:ADC_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:FE1_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:7:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:6:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:5:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:4:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:3:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:2:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|COTS_AD7274:\gen_FE_MonADC:1:FE_MonADC_inst
clk => SCLK.DATAB
clk => ADC_OUT[0]~reg0.CLK
clk => ADC_OUT[1]~reg0.CLK
clk => ADC_OUT[2]~reg0.CLK
clk => ADC_OUT[3]~reg0.CLK
clk => ADC_OUT[4]~reg0.CLK
clk => ADC_OUT[5]~reg0.CLK
clk => ADC_OUT[6]~reg0.CLK
clk => ADC_OUT[7]~reg0.CLK
clk => ADC_OUT[8]~reg0.CLK
clk => ADC_OUT[9]~reg0.CLK
clk => ADC_OUT[10]~reg0.CLK
clk => ADC_OUT[11]~reg0.CLK
clk => busy~reg0.CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => DATA_OUT[5].CLK
clk => DATA_OUT[6].CLK
clk => DATA_OUT[7].CLK
clk => DATA_OUT[8].CLK
clk => DATA_OUT[9].CLK
clk => DATA_OUT[10].CLK
clk => DATA_OUT[11].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rdy.CLK
clk => sclk_ena.CLK
clk => CSn~reg0.CLK
clk => state~1.DATAIN
reset => ADC_OUT[0]~reg0.ACLR
reset => ADC_OUT[1]~reg0.ACLR
reset => ADC_OUT[2]~reg0.ACLR
reset => ADC_OUT[3]~reg0.ACLR
reset => ADC_OUT[4]~reg0.ACLR
reset => ADC_OUT[5]~reg0.ACLR
reset => ADC_OUT[6]~reg0.ACLR
reset => ADC_OUT[7]~reg0.ACLR
reset => ADC_OUT[8]~reg0.ACLR
reset => ADC_OUT[9]~reg0.ACLR
reset => ADC_OUT[10]~reg0.ACLR
reset => ADC_OUT[11]~reg0.ACLR
reset => busy~reg0.PRESET
reset => DATA_OUT[0].ACLR
reset => DATA_OUT[1].ACLR
reset => DATA_OUT[2].ACLR
reset => DATA_OUT[3].ACLR
reset => DATA_OUT[4].ACLR
reset => DATA_OUT[5].ACLR
reset => DATA_OUT[6].ACLR
reset => DATA_OUT[7].ACLR
reset => DATA_OUT[8].ACLR
reset => DATA_OUT[9].ACLR
reset => DATA_OUT[10].ACLR
reset => DATA_OUT[11].ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => bit_cnt[3].ACLR
reset => rdy.ACLR
reset => sclk_ena.ACLR
reset => CSn~reg0.PRESET
reset => state~3.DATAIN
start => Selector0.IN2
start => Selector2.IN2
start => state.DATAB
start => Selector6.IN3
start => Selector1.IN1
start => Selector3.IN1
ADC_OUT[0] <= ADC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[1] <= ADC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[2] <= ADC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[3] <= ADC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[4] <= ADC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[5] <= ADC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[6] <= ADC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[7] <= ADC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[8] <= ADC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[9] <= ADC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[10] <= ADC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT[11] <= ADC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSn <= CSn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB
SDATA => DATA_OUT.DATAB


|DUNE_DAT_FPGA|DAC8411:FE1_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:7:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:6:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:5:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:4:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:3:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:2:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:\gen_FE_DAC_TP:1:FE_DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:DAC_ADC_P_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:DAC_ADC_N_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DAC8411:DAC_TP_inst
clk => CLK_CNT[0].CLK
clk => CLK_CNT[1].CLK
clk => CLK_CNT[2].CLK
clk => CLK_CNT[3].CLK
clk => CLK_CNT[4].CLK
clk => CLK_CNT[5].CLK
clk => CLK_CNT[6].CLK
clk => CLK_CNT[7].CLK
clk => DAC_data[0].CLK
clk => DAC_data[1].CLK
clk => DAC_data[2].CLK
clk => DAC_data[3].CLK
clk => DAC_data[4].CLK
clk => DAC_data[5].CLK
clk => DAC_data[6].CLK
clk => DAC_data[7].CLK
clk => DAC_data[8].CLK
clk => DAC_data[9].CLK
clk => DAC_data[10].CLK
clk => DAC_data[11].CLK
clk => DAC_data[12].CLK
clk => DAC_data[13].CLK
clk => DAC_data[14].CLK
clk => DAC_data[15].CLK
clk => DAC_data[16].CLK
clk => DAC_data[17].CLK
clk => DAC_data[18].CLK
clk => DAC_data[19].CLK
clk => DAC_data[20].CLK
clk => DAC_data[21].CLK
clk => DAC_data[22].CLK
clk => DAC_data[23].CLK
clk => SYNC~reg0.CLK
clk => DIN~reg0.CLK
clk => start_s.CLK
clk => SCLK.DATAIN
clk => state~1.DATAIN
reset => DAC_data[0].ACLR
reset => DAC_data[1].ACLR
reset => DAC_data[2].ACLR
reset => DAC_data[3].ACLR
reset => DAC_data[4].ACLR
reset => DAC_data[5].ACLR
reset => DAC_data[6].ACLR
reset => DAC_data[7].ACLR
reset => DAC_data[8].ACLR
reset => DAC_data[9].ACLR
reset => DAC_data[10].ACLR
reset => DAC_data[11].ACLR
reset => DAC_data[12].ACLR
reset => DAC_data[13].ACLR
reset => DAC_data[14].ACLR
reset => DAC_data[15].ACLR
reset => DAC_data[16].ACLR
reset => DAC_data[17].ACLR
reset => DAC_data[18].ACLR
reset => DAC_data[19].ACLR
reset => DAC_data[20].ACLR
reset => DAC_data[21].ACLR
reset => DAC_data[22].ACLR
reset => DAC_data[23].ACLR
reset => SYNC~reg0.PRESET
reset => DIN~reg0.ACLR
reset => state~3.DATAIN
reset => CLK_CNT[0].ENA
reset => CLK_CNT[7].ENA
reset => CLK_CNT[6].ENA
reset => CLK_CNT[5].ENA
reset => CLK_CNT[4].ENA
reset => CLK_CNT[3].ENA
reset => CLK_CNT[2].ENA
reset => CLK_CNT[1].ENA
start => start_s.DATAIN
DATA[0] => DAC_data.DATAB
DATA[1] => DAC_data.DATAB
DATA[2] => DAC_data.DATAB
DATA[3] => DAC_data.DATAB
DATA[4] => DAC_data.DATAB
DATA[5] => DAC_data.DATAB
DATA[6] => DAC_data.DATAB
DATA[7] => DAC_data.DATAB
DATA[8] => DAC_data.DATAB
DATA[9] => DAC_data.DATAB
DATA[10] => DAC_data.DATAB
DATA[11] => DAC_data.DATAB
DATA[12] => DAC_data.DATAB
DATA[13] => DAC_data.DATAB
DATA[14] => DAC_data.DATAB
DATA[15] => DAC_data.DATAB
SCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:7:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:6:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:5:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:4:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:3:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:2:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:1:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|COLDADC_RO_CNT:\gen_ro_cnt:0:ro_inst
clk => s1_reg.CLK
clk => s1_cnt_reg[0].CLK
clk => s1_cnt_reg[1].CLK
clk => s1_cnt_reg[2].CLK
clk => s1_cnt_reg[3].CLK
clk => s1_cnt_reg[4].CLK
clk => s1_cnt_reg[5].CLK
clk => s1_cnt_reg[6].CLK
clk => s1_cnt_reg[7].CLK
clk => s1_cnt_reg[8].CLK
clk => s1_cnt_reg[9].CLK
clk => s1_cnt_reg[10].CLK
clk => s1_cnt_reg[11].CLK
clk => s1_cnt_reg[12].CLK
clk => s1_cnt_reg[13].CLK
clk => s1_cnt_reg[14].CLK
clk => s1_cnt_reg[15].CLK
clk => s1_cnt_reg[16].CLK
clk => s1_cnt_reg[17].CLK
clk => s1_cnt_reg[18].CLK
clk => s1_cnt_reg[19].CLK
clk => s1_cnt_reg[20].CLK
clk => s1_cnt_reg[21].CLK
clk => s1_cnt_reg[22].CLK
clk => s1_cnt_reg[23].CLK
clk => s1_cnt_reg[24].CLK
clk => s1_cnt_reg[25].CLK
clk => s1_cnt_reg[26].CLK
clk => s1_cnt_reg[27].CLK
clk => s1_cnt_reg[28].CLK
clk => s1_cnt_reg[29].CLK
clk => s1_cnt_reg[30].CLK
clk => s1_cnt_reg[31].CLK
reset => s1_cnt_reg[0].ACLR
reset => s1_cnt_reg[1].ACLR
reset => s1_cnt_reg[2].ACLR
reset => s1_cnt_reg[3].ACLR
reset => s1_cnt_reg[4].ACLR
reset => s1_cnt_reg[5].ACLR
reset => s1_cnt_reg[6].ACLR
reset => s1_cnt_reg[7].ACLR
reset => s1_cnt_reg[8].ACLR
reset => s1_cnt_reg[9].ACLR
reset => s1_cnt_reg[10].ACLR
reset => s1_cnt_reg[11].ACLR
reset => s1_cnt_reg[12].ACLR
reset => s1_cnt_reg[13].ACLR
reset => s1_cnt_reg[14].ACLR
reset => s1_cnt_reg[15].ACLR
reset => s1_cnt_reg[16].ACLR
reset => s1_cnt_reg[17].ACLR
reset => s1_cnt_reg[18].ACLR
reset => s1_cnt_reg[19].ACLR
reset => s1_cnt_reg[20].ACLR
reset => s1_cnt_reg[21].ACLR
reset => s1_cnt_reg[22].ACLR
reset => s1_cnt_reg[23].ACLR
reset => s1_cnt_reg[24].ACLR
reset => s1_cnt_reg[25].ACLR
reset => s1_cnt_reg[26].ACLR
reset => s1_cnt_reg[27].ACLR
reset => s1_cnt_reg[28].ACLR
reset => s1_cnt_reg[29].ACLR
reset => s1_cnt_reg[30].ACLR
reset => s1_cnt_reg[31].ACLR
reset => s1_reg_2r.ACLR
reset => s1_reg_1r.ACLR
reset => ro_cnt_reg[0].ACLR
reset => ro_cnt_reg[1].ACLR
reset => ro_cnt_reg[2].ACLR
reset => ro_cnt_reg[3].ACLR
reset => ro_cnt_reg[4].ACLR
reset => ro_cnt_reg[5].ACLR
reset => ro_cnt_reg[6].ACLR
reset => ro_cnt_reg[7].ACLR
reset => ro_cnt_reg[8].ACLR
reset => ro_cnt_reg[9].ACLR
reset => ro_cnt_reg[10].ACLR
reset => ro_cnt_reg[11].ACLR
reset => ro_cnt_reg[12].ACLR
reset => ro_cnt_reg[13].ACLR
reset => ro_cnt_reg[14].ACLR
reset => ro_cnt_reg[15].ACLR
reset => ro_cnt_reg[16].ACLR
reset => ro_cnt_reg[17].ACLR
reset => ro_cnt_reg[18].ACLR
reset => ro_cnt_reg[19].ACLR
reset => ro_cnt_reg[20].ACLR
reset => ro_cnt_reg[21].ACLR
reset => ro_cnt_reg[22].ACLR
reset => ro_cnt_reg[23].ACLR
reset => ro_cnt_reg[24].ACLR
reset => ro_cnt_reg[25].ACLR
reset => ro_cnt_reg[26].ACLR
reset => ro_cnt_reg[27].ACLR
reset => ro_cnt_reg[28].ACLR
reset => ro_cnt_reg[29].ACLR
reset => ro_cnt_reg[30].ACLR
reset => ro_cnt_reg[31].ACLR
reset => ro_cnt[31]~reg0.ENA
reset => ro_cnt[30]~reg0.ENA
reset => ro_cnt[29]~reg0.ENA
reset => ro_cnt[28]~reg0.ENA
reset => ro_cnt[27]~reg0.ENA
reset => ro_cnt[26]~reg0.ENA
reset => ro_cnt[25]~reg0.ENA
reset => ro_cnt[24]~reg0.ENA
reset => ro_cnt[23]~reg0.ENA
reset => ro_cnt[22]~reg0.ENA
reset => ro_cnt[21]~reg0.ENA
reset => ro_cnt[20]~reg0.ENA
reset => ro_cnt[19]~reg0.ENA
reset => ro_cnt[18]~reg0.ENA
reset => ro_cnt[17]~reg0.ENA
reset => ro_cnt[16]~reg0.ENA
reset => ro_cnt[15]~reg0.ENA
reset => ro_cnt[14]~reg0.ENA
reset => ro_cnt[13]~reg0.ENA
reset => ro_cnt[12]~reg0.ENA
reset => ro_cnt[11]~reg0.ENA
reset => ro_cnt[10]~reg0.ENA
reset => ro_cnt[9]~reg0.ENA
reset => ro_cnt[8]~reg0.ENA
reset => ro_cnt[7]~reg0.ENA
reset => ro_cnt[6]~reg0.ENA
reset => ro_cnt[5]~reg0.ENA
reset => ro_cnt[4]~reg0.ENA
reset => ro_cnt[3]~reg0.ENA
reset => ro_cnt[2]~reg0.ENA
reset => ro_cnt[1]~reg0.ENA
reset => s1_reg.ENA
reset => ro_cnt[0]~reg0.ENA
ro_in => ro_cnt[0]~reg0.CLK
ro_in => ro_cnt[1]~reg0.CLK
ro_in => ro_cnt[2]~reg0.CLK
ro_in => ro_cnt[3]~reg0.CLK
ro_in => ro_cnt[4]~reg0.CLK
ro_in => ro_cnt[5]~reg0.CLK
ro_in => ro_cnt[6]~reg0.CLK
ro_in => ro_cnt[7]~reg0.CLK
ro_in => ro_cnt[8]~reg0.CLK
ro_in => ro_cnt[9]~reg0.CLK
ro_in => ro_cnt[10]~reg0.CLK
ro_in => ro_cnt[11]~reg0.CLK
ro_in => ro_cnt[12]~reg0.CLK
ro_in => ro_cnt[13]~reg0.CLK
ro_in => ro_cnt[14]~reg0.CLK
ro_in => ro_cnt[15]~reg0.CLK
ro_in => ro_cnt[16]~reg0.CLK
ro_in => ro_cnt[17]~reg0.CLK
ro_in => ro_cnt[18]~reg0.CLK
ro_in => ro_cnt[19]~reg0.CLK
ro_in => ro_cnt[20]~reg0.CLK
ro_in => ro_cnt[21]~reg0.CLK
ro_in => ro_cnt[22]~reg0.CLK
ro_in => ro_cnt[23]~reg0.CLK
ro_in => ro_cnt[24]~reg0.CLK
ro_in => ro_cnt[25]~reg0.CLK
ro_in => ro_cnt[26]~reg0.CLK
ro_in => ro_cnt[27]~reg0.CLK
ro_in => ro_cnt[28]~reg0.CLK
ro_in => ro_cnt[29]~reg0.CLK
ro_in => ro_cnt[30]~reg0.CLK
ro_in => ro_cnt[31]~reg0.CLK
ro_in => s1_reg_2r.CLK
ro_in => s1_reg_1r.CLK
ro_in => ro_cnt_reg[0].CLK
ro_in => ro_cnt_reg[1].CLK
ro_in => ro_cnt_reg[2].CLK
ro_in => ro_cnt_reg[3].CLK
ro_in => ro_cnt_reg[4].CLK
ro_in => ro_cnt_reg[5].CLK
ro_in => ro_cnt_reg[6].CLK
ro_in => ro_cnt_reg[7].CLK
ro_in => ro_cnt_reg[8].CLK
ro_in => ro_cnt_reg[9].CLK
ro_in => ro_cnt_reg[10].CLK
ro_in => ro_cnt_reg[11].CLK
ro_in => ro_cnt_reg[12].CLK
ro_in => ro_cnt_reg[13].CLK
ro_in => ro_cnt_reg[14].CLK
ro_in => ro_cnt_reg[15].CLK
ro_in => ro_cnt_reg[16].CLK
ro_in => ro_cnt_reg[17].CLK
ro_in => ro_cnt_reg[18].CLK
ro_in => ro_cnt_reg[19].CLK
ro_in => ro_cnt_reg[20].CLK
ro_in => ro_cnt_reg[21].CLK
ro_in => ro_cnt_reg[22].CLK
ro_in => ro_cnt_reg[23].CLK
ro_in => ro_cnt_reg[24].CLK
ro_in => ro_cnt_reg[25].CLK
ro_in => ro_cnt_reg[26].CLK
ro_in => ro_cnt_reg[27].CLK
ro_in => ro_cnt_reg[28].CLK
ro_in => ro_cnt_reg[29].CLK
ro_in => ro_cnt_reg[30].CLK
ro_in => ro_cnt_reg[31].CLK
ro_cnt[0] <= ro_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[1] <= ro_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[2] <= ro_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[3] <= ro_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[4] <= ro_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[5] <= ro_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[6] <= ro_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[7] <= ro_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[8] <= ro_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[9] <= ro_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[10] <= ro_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[11] <= ro_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[12] <= ro_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[13] <= ro_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[14] <= ro_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[15] <= ro_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[16] <= ro_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[17] <= ro_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[18] <= ro_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[19] <= ro_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[20] <= ro_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[21] <= ro_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[22] <= ro_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[23] <= ro_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[24] <= ro_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[25] <= ro_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[26] <= ro_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[27] <= ro_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[28] <= ro_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[29] <= ro_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[30] <= ro_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_cnt[31] <= ro_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|SBND_TST_PULSE:TST_PULSE_GEN_inst
sys_rst => Test_pulse~reg0.ACLR
sys_rst => GEN_EXT_PUL.ACLR
sys_rst => TP_DLY_CNT[0].ACLR
sys_rst => TP_DLY_CNT[1].ACLR
sys_rst => TP_DLY_CNT[2].ACLR
sys_rst => TP_DLY_CNT[3].ACLR
sys_rst => TP_DLY_CNT[4].ACLR
sys_rst => TP_DLY_CNT[5].ACLR
sys_rst => TP_DLY_CNT[6].ACLR
sys_rst => TP_DLY_CNT[7].ACLR
sys_rst => TP_DLY_CNT[8].ACLR
sys_rst => TP_DLY_CNT[9].ACLR
sys_rst => TP_DLY_CNT[10].ACLR
sys_rst => TP_DLY_CNT[11].ACLR
sys_rst => TP_DLY_CNT[12].ACLR
sys_rst => TP_DLY_CNT[13].ACLR
sys_rst => TP_DLY_CNT[14].ACLR
sys_rst => TP_DLY_CNT[15].ACLR
sys_rst => TP_EN.ACLR
sys_rst => LA_SYNC_event.ACLR
sys_rst => TP_FRQ_CNT[0].ACLR
sys_rst => TP_FRQ_CNT[1].ACLR
sys_rst => TP_FRQ_CNT[2].ACLR
sys_rst => TP_FRQ_CNT[3].ACLR
sys_rst => TP_FRQ_CNT[4].ACLR
sys_rst => TP_FRQ_CNT[5].ACLR
sys_rst => TP_FRQ_CNT[6].ACLR
sys_rst => TP_FRQ_CNT[7].ACLR
sys_rst => TP_FRQ_CNT[8].ACLR
sys_rst => TP_FRQ_CNT[9].ACLR
sys_rst => TP_FRQ_CNT[10].ACLR
sys_rst => TP_FRQ_CNT[11].ACLR
sys_rst => TP_FRQ_CNT[12].ACLR
sys_rst => TP_FRQ_CNT[13].ACLR
sys_rst => TP_FRQ_CNT[14].ACLR
sys_rst => TP_FRQ_CNT[15].ACLR
clk_100Mhz => Test_pulse~reg0.CLK
clk_100Mhz => GEN_EXT_PUL.CLK
clk_100Mhz => TP_DLY_CNT[0].CLK
clk_100Mhz => TP_DLY_CNT[1].CLK
clk_100Mhz => TP_DLY_CNT[2].CLK
clk_100Mhz => TP_DLY_CNT[3].CLK
clk_100Mhz => TP_DLY_CNT[4].CLK
clk_100Mhz => TP_DLY_CNT[5].CLK
clk_100Mhz => TP_DLY_CNT[6].CLK
clk_100Mhz => TP_DLY_CNT[7].CLK
clk_100Mhz => TP_DLY_CNT[8].CLK
clk_100Mhz => TP_DLY_CNT[9].CLK
clk_100Mhz => TP_DLY_CNT[10].CLK
clk_100Mhz => TP_DLY_CNT[11].CLK
clk_100Mhz => TP_DLY_CNT[12].CLK
clk_100Mhz => TP_DLY_CNT[13].CLK
clk_100Mhz => TP_DLY_CNT[14].CLK
clk_100Mhz => TP_DLY_CNT[15].CLK
clk_100Mhz => TP_EN.CLK
clk_100Mhz => LA_SYNC_event.CLK
clk_100Mhz => TP_FRQ_CNT[0].CLK
clk_100Mhz => TP_FRQ_CNT[1].CLK
clk_100Mhz => TP_FRQ_CNT[2].CLK
clk_100Mhz => TP_FRQ_CNT[3].CLK
clk_100Mhz => TP_FRQ_CNT[4].CLK
clk_100Mhz => TP_FRQ_CNT[5].CLK
clk_100Mhz => TP_FRQ_CNT[6].CLK
clk_100Mhz => TP_FRQ_CNT[7].CLK
clk_100Mhz => TP_FRQ_CNT[8].CLK
clk_100Mhz => TP_FRQ_CNT[9].CLK
clk_100Mhz => TP_FRQ_CNT[10].CLK
clk_100Mhz => TP_FRQ_CNT[11].CLK
clk_100Mhz => TP_FRQ_CNT[12].CLK
clk_100Mhz => TP_FRQ_CNT[13].CLK
clk_100Mhz => TP_FRQ_CNT[14].CLK
clk_100Mhz => TP_FRQ_CNT[15].CLK
clk_100Mhz => TP_WIDTH_s[0].CLK
clk_100Mhz => TP_WIDTH_s[1].CLK
clk_100Mhz => TP_WIDTH_s[2].CLK
clk_100Mhz => TP_WIDTH_s[3].CLK
clk_100Mhz => TP_WIDTH_s[4].CLK
clk_100Mhz => TP_WIDTH_s[5].CLK
clk_100Mhz => TP_WIDTH_s[6].CLK
clk_100Mhz => TP_WIDTH_s[7].CLK
clk_100Mhz => TP_WIDTH_s[8].CLK
clk_100Mhz => TP_WIDTH_s[9].CLK
clk_100Mhz => TP_WIDTH_s[10].CLK
clk_100Mhz => TP_WIDTH_s[11].CLK
clk_100Mhz => TP_WIDTH_s[12].CLK
clk_100Mhz => TP_WIDTH_s[13].CLK
clk_100Mhz => TP_WIDTH_s[14].CLK
clk_100Mhz => TP_WIDTH_s[15].CLK
clk_100Mhz => TP_EXT_GEN_S2.CLK
clk_100Mhz => TP_EXT_GEN_S1.CLK
clk_100Mhz => LA_SYNC_D2.CLK
clk_100Mhz => LA_SYNC_D1.CLK
FPGA_TP_EN => DAC_CNTL.IN1
ASIC_TP_EN => ASIC_DAC_CNTL.IN1
INT_TP_EN => process_1.IN1
EXT_TP_EN => process_1.IN1
TP_EXT_GEN => TP_EXT_GEN_S1.DATAIN
LA_SYNC => LA_SYNC_D1.DATAIN
TP_WIDTH[0] => TP_WIDTH_s[0].DATAIN
TP_WIDTH[1] => TP_WIDTH_s[1].DATAIN
TP_WIDTH[2] => TP_WIDTH_s[2].DATAIN
TP_WIDTH[3] => TP_WIDTH_s[3].DATAIN
TP_WIDTH[4] => TP_WIDTH_s[4].DATAIN
TP_WIDTH[5] => TP_WIDTH_s[5].DATAIN
TP_WIDTH[6] => TP_WIDTH_s[6].DATAIN
TP_WIDTH[7] => TP_WIDTH_s[7].DATAIN
TP_WIDTH[8] => TP_WIDTH_s[8].DATAIN
TP_WIDTH[9] => TP_WIDTH_s[9].DATAIN
TP_WIDTH[10] => TP_WIDTH_s[10].DATAIN
TP_WIDTH[11] => TP_WIDTH_s[11].DATAIN
TP_WIDTH[12] => TP_WIDTH_s[12].DATAIN
TP_WIDTH[13] => TP_WIDTH_s[13].DATAIN
TP_WIDTH[14] => TP_WIDTH_s[14].DATAIN
TP_WIDTH[15] => TP_WIDTH_s[15].DATAIN
TP_AMPL[0] => DAC_CNTL.DATAB
TP_AMPL[1] => DAC_CNTL.DATAB
TP_AMPL[2] => DAC_CNTL.DATAB
TP_AMPL[3] => DAC_CNTL.DATAB
TP_AMPL[4] => DAC_CNTL.DATAB
TP_AMPL[5] => DAC_CNTL.DATAB
TP_AMPL[6] => DAC_CNTL.DATAB
TP_AMPL[7] => DAC_CNTL.DATAB
TP_AMPL[8] => DAC_CNTL.DATAB
TP_AMPL[9] => DAC_CNTL.DATAB
TP_AMPL[10] => DAC_CNTL.DATAB
TP_AMPL[11] => DAC_CNTL.DATAB
TP_DLY[0] => Equal0.IN15
TP_DLY[0] => Add2.IN16
TP_DLY[1] => Equal0.IN14
TP_DLY[1] => Add2.IN15
TP_DLY[2] => Equal0.IN13
TP_DLY[2] => Add2.IN14
TP_DLY[3] => Equal0.IN12
TP_DLY[3] => Add2.IN13
TP_DLY[4] => Equal0.IN11
TP_DLY[4] => Add2.IN12
TP_DLY[5] => Equal0.IN10
TP_DLY[5] => Add2.IN11
TP_DLY[6] => Equal0.IN9
TP_DLY[6] => Add2.IN10
TP_DLY[7] => Equal0.IN8
TP_DLY[7] => Add2.IN9
TP_DLY[8] => Equal0.IN7
TP_DLY[8] => Add2.IN8
TP_DLY[9] => Equal0.IN6
TP_DLY[9] => Add2.IN7
TP_DLY[10] => Equal0.IN5
TP_DLY[10] => Add2.IN6
TP_DLY[11] => Equal0.IN4
TP_DLY[11] => Add2.IN5
TP_DLY[12] => Equal0.IN3
TP_DLY[12] => Add2.IN4
TP_DLY[13] => Equal0.IN2
TP_DLY[13] => Add2.IN3
TP_DLY[14] => Equal0.IN1
TP_DLY[14] => Add2.IN2
TP_DLY[15] => Equal0.IN0
TP_DLY[15] => Add2.IN1
TP_FREQ[0] => LessThan0.IN16
TP_FREQ[1] => LessThan0.IN15
TP_FREQ[2] => LessThan0.IN14
TP_FREQ[3] => LessThan0.IN13
TP_FREQ[4] => LessThan0.IN12
TP_FREQ[5] => LessThan0.IN11
TP_FREQ[6] => LessThan0.IN10
TP_FREQ[7] => LessThan0.IN9
TP_FREQ[8] => LessThan0.IN8
TP_FREQ[9] => LessThan0.IN7
TP_FREQ[10] => LessThan0.IN6
TP_FREQ[11] => LessThan0.IN5
TP_FREQ[12] => LessThan0.IN4
TP_FREQ[13] => LessThan0.IN3
TP_FREQ[14] => LessThan0.IN2
TP_FREQ[15] => LessThan0.IN1
DAC_CNTL[0] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[1] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[2] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[3] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[4] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[5] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[6] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[7] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[8] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[9] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[10] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
DAC_CNTL[11] <= DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
ASIC_DAC_CNTL <= ASIC_DAC_CNTL.DB_MAX_OUTPUT_PORT_TYPE
Test_pulse <= Test_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DUNE_DAT_Registers:DUNE_DAT_Registers_inst
rst => reg60_o[0]~reg0.ACLR
rst => reg60_o[1]~reg0.ACLR
rst => reg60_o[2]~reg0.ACLR
rst => reg60_o[3]~reg0.ACLR
rst => reg60_o[4]~reg0.ACLR
rst => reg60_o[5]~reg0.ACLR
rst => reg60_o[6]~reg0.ACLR
rst => reg60_o[7]~reg0.ACLR
rst => reg59_o[0]~reg0.ACLR
rst => reg59_o[1]~reg0.ACLR
rst => reg59_o[2]~reg0.ACLR
rst => reg59_o[3]~reg0.ACLR
rst => reg59_o[4]~reg0.ACLR
rst => reg59_o[5]~reg0.ACLR
rst => reg59_o[6]~reg0.ACLR
rst => reg59_o[7]~reg0.ACLR
rst => reg58_o[0]~reg0.ACLR
rst => reg58_o[1]~reg0.ACLR
rst => reg58_o[2]~reg0.ACLR
rst => reg58_o[3]~reg0.ACLR
rst => reg58_o[4]~reg0.ACLR
rst => reg58_o[5]~reg0.ACLR
rst => reg58_o[6]~reg0.ACLR
rst => reg58_o[7]~reg0.ACLR
rst => reg57_o[0]~reg0.ACLR
rst => reg57_o[1]~reg0.ACLR
rst => reg57_o[2]~reg0.ACLR
rst => reg57_o[3]~reg0.ACLR
rst => reg57_o[4]~reg0.ACLR
rst => reg57_o[5]~reg0.ACLR
rst => reg57_o[6]~reg0.ACLR
rst => reg57_o[7]~reg0.ACLR
rst => reg56_o[0]~reg0.ACLR
rst => reg56_o[1]~reg0.ACLR
rst => reg56_o[2]~reg0.ACLR
rst => reg56_o[3]~reg0.ACLR
rst => reg56_o[4]~reg0.ACLR
rst => reg56_o[5]~reg0.ACLR
rst => reg56_o[6]~reg0.ACLR
rst => reg56_o[7]~reg0.ACLR
rst => reg55_o[0]~reg0.ACLR
rst => reg55_o[1]~reg0.ACLR
rst => reg55_o[2]~reg0.ACLR
rst => reg55_o[3]~reg0.ACLR
rst => reg55_o[4]~reg0.ACLR
rst => reg55_o[5]~reg0.ACLR
rst => reg55_o[6]~reg0.ACLR
rst => reg55_o[7]~reg0.ACLR
rst => reg54_o[0]~reg0.ACLR
rst => reg54_o[1]~reg0.ACLR
rst => reg54_o[2]~reg0.ACLR
rst => reg54_o[3]~reg0.ACLR
rst => reg54_o[4]~reg0.ACLR
rst => reg54_o[5]~reg0.ACLR
rst => reg54_o[6]~reg0.ACLR
rst => reg54_o[7]~reg0.ACLR
rst => reg53_o[0]~reg0.ACLR
rst => reg53_o[1]~reg0.ACLR
rst => reg53_o[2]~reg0.ACLR
rst => reg53_o[3]~reg0.ACLR
rst => reg53_o[4]~reg0.ACLR
rst => reg53_o[5]~reg0.ACLR
rst => reg53_o[6]~reg0.ACLR
rst => reg53_o[7]~reg0.ACLR
rst => reg52_o[0]~reg0.ACLR
rst => reg52_o[1]~reg0.ACLR
rst => reg52_o[2]~reg0.ACLR
rst => reg52_o[3]~reg0.ACLR
rst => reg52_o[4]~reg0.ACLR
rst => reg52_o[5]~reg0.ACLR
rst => reg52_o[6]~reg0.ACLR
rst => reg52_o[7]~reg0.ACLR
rst => reg51_o[0]~reg0.ACLR
rst => reg51_o[1]~reg0.ACLR
rst => reg51_o[2]~reg0.ACLR
rst => reg51_o[3]~reg0.ACLR
rst => reg51_o[4]~reg0.ACLR
rst => reg51_o[5]~reg0.ACLR
rst => reg51_o[6]~reg0.ACLR
rst => reg51_o[7]~reg0.ACLR
rst => reg49_o[0]~reg0.ACLR
rst => reg49_o[1]~reg0.ACLR
rst => reg49_o[2]~reg0.ACLR
rst => reg49_o[3]~reg0.ACLR
rst => reg49_o[4]~reg0.ACLR
rst => reg49_o[5]~reg0.ACLR
rst => reg49_o[6]~reg0.ACLR
rst => reg49_o[7]~reg0.ACLR
rst => reg48_o[0]~reg0.ACLR
rst => reg48_o[1]~reg0.ACLR
rst => reg48_o[2]~reg0.ACLR
rst => reg48_o[3]~reg0.ACLR
rst => reg48_o[4]~reg0.ACLR
rst => reg48_o[5]~reg0.ACLR
rst => reg48_o[6]~reg0.ACLR
rst => reg48_o[7]~reg0.ACLR
rst => reg47_o[0]~reg0.ACLR
rst => reg47_o[1]~reg0.ACLR
rst => reg47_o[2]~reg0.ACLR
rst => reg47_o[3]~reg0.ACLR
rst => reg47_o[4]~reg0.ACLR
rst => reg47_o[5]~reg0.ACLR
rst => reg47_o[6]~reg0.ACLR
rst => reg47_o[7]~reg0.ACLR
rst => reg46_o[0]~reg0.ACLR
rst => reg46_o[1]~reg0.ACLR
rst => reg46_o[2]~reg0.ACLR
rst => reg46_o[3]~reg0.ACLR
rst => reg46_o[4]~reg0.ACLR
rst => reg46_o[5]~reg0.ACLR
rst => reg46_o[6]~reg0.ACLR
rst => reg46_o[7]~reg0.ACLR
rst => reg45_o[0]~reg0.ACLR
rst => reg45_o[1]~reg0.ACLR
rst => reg45_o[2]~reg0.ACLR
rst => reg45_o[3]~reg0.ACLR
rst => reg45_o[4]~reg0.ACLR
rst => reg45_o[5]~reg0.ACLR
rst => reg45_o[6]~reg0.ACLR
rst => reg45_o[7]~reg0.ACLR
rst => reg44_o[0]~reg0.ACLR
rst => reg44_o[1]~reg0.ACLR
rst => reg44_o[2]~reg0.ACLR
rst => reg44_o[3]~reg0.ACLR
rst => reg44_o[4]~reg0.ACLR
rst => reg44_o[5]~reg0.ACLR
rst => reg44_o[6]~reg0.ACLR
rst => reg44_o[7]~reg0.ACLR
rst => reg43_o[0]~reg0.ACLR
rst => reg43_o[1]~reg0.ACLR
rst => reg43_o[2]~reg0.ACLR
rst => reg43_o[3]~reg0.ACLR
rst => reg43_o[4]~reg0.ACLR
rst => reg43_o[5]~reg0.ACLR
rst => reg43_o[6]~reg0.ACLR
rst => reg43_o[7]~reg0.ACLR
rst => reg42_o[0]~reg0.ACLR
rst => reg42_o[1]~reg0.ACLR
rst => reg42_o[2]~reg0.ACLR
rst => reg42_o[3]~reg0.ACLR
rst => reg42_o[4]~reg0.ACLR
rst => reg42_o[5]~reg0.ACLR
rst => reg42_o[6]~reg0.ACLR
rst => reg42_o[7]~reg0.ACLR
rst => reg41_o[0]~reg0.ACLR
rst => reg41_o[1]~reg0.ACLR
rst => reg41_o[2]~reg0.ACLR
rst => reg41_o[3]~reg0.ACLR
rst => reg41_o[4]~reg0.ACLR
rst => reg41_o[5]~reg0.ACLR
rst => reg41_o[6]~reg0.ACLR
rst => reg41_o[7]~reg0.ACLR
rst => reg40_o[0]~reg0.ACLR
rst => reg40_o[1]~reg0.ACLR
rst => reg40_o[2]~reg0.ACLR
rst => reg40_o[3]~reg0.ACLR
rst => reg40_o[4]~reg0.ACLR
rst => reg40_o[5]~reg0.ACLR
rst => reg40_o[6]~reg0.ACLR
rst => reg40_o[7]~reg0.ACLR
rst => reg39_o[0]~reg0.ACLR
rst => reg39_o[1]~reg0.ACLR
rst => reg39_o[2]~reg0.ACLR
rst => reg39_o[3]~reg0.ACLR
rst => reg39_o[4]~reg0.ACLR
rst => reg39_o[5]~reg0.ACLR
rst => reg39_o[6]~reg0.ACLR
rst => reg39_o[7]~reg0.ACLR
rst => reg38_o[0]~reg0.ACLR
rst => reg38_o[1]~reg0.ACLR
rst => reg38_o[2]~reg0.ACLR
rst => reg38_o[3]~reg0.ACLR
rst => reg38_o[4]~reg0.ACLR
rst => reg38_o[5]~reg0.ACLR
rst => reg38_o[6]~reg0.ACLR
rst => reg38_o[7]~reg0.ACLR
rst => reg37_o[0]~reg0.ACLR
rst => reg37_o[1]~reg0.ACLR
rst => reg37_o[2]~reg0.ACLR
rst => reg37_o[3]~reg0.ACLR
rst => reg37_o[4]~reg0.ACLR
rst => reg37_o[5]~reg0.ACLR
rst => reg37_o[6]~reg0.ACLR
rst => reg37_o[7]~reg0.ACLR
rst => reg36_o[0]~reg0.ACLR
rst => reg36_o[1]~reg0.ACLR
rst => reg36_o[2]~reg0.ACLR
rst => reg36_o[3]~reg0.ACLR
rst => reg36_o[4]~reg0.ACLR
rst => reg36_o[5]~reg0.ACLR
rst => reg36_o[6]~reg0.ACLR
rst => reg36_o[7]~reg0.ACLR
rst => reg35_o[0]~reg0.ACLR
rst => reg35_o[1]~reg0.ACLR
rst => reg35_o[2]~reg0.ACLR
rst => reg35_o[3]~reg0.ACLR
rst => reg35_o[4]~reg0.ACLR
rst => reg35_o[5]~reg0.ACLR
rst => reg35_o[6]~reg0.ACLR
rst => reg35_o[7]~reg0.ACLR
rst => reg34_o[0]~reg0.ACLR
rst => reg34_o[1]~reg0.ACLR
rst => reg34_o[2]~reg0.ACLR
rst => reg34_o[3]~reg0.ACLR
rst => reg34_o[4]~reg0.ACLR
rst => reg34_o[5]~reg0.ACLR
rst => reg34_o[6]~reg0.ACLR
rst => reg34_o[7]~reg0.ACLR
rst => reg33_o[0]~reg0.ACLR
rst => reg33_o[1]~reg0.ACLR
rst => reg33_o[2]~reg0.ACLR
rst => reg33_o[3]~reg0.ACLR
rst => reg33_o[4]~reg0.ACLR
rst => reg33_o[5]~reg0.ACLR
rst => reg33_o[6]~reg0.ACLR
rst => reg33_o[7]~reg0.ACLR
rst => reg32_o[0]~reg0.ACLR
rst => reg32_o[1]~reg0.ACLR
rst => reg32_o[2]~reg0.ACLR
rst => reg32_o[3]~reg0.ACLR
rst => reg32_o[4]~reg0.ACLR
rst => reg32_o[5]~reg0.ACLR
rst => reg32_o[6]~reg0.ACLR
rst => reg32_o[7]~reg0.ACLR
rst => reg31_o[0]~reg0.ACLR
rst => reg31_o[1]~reg0.ACLR
rst => reg31_o[2]~reg0.ACLR
rst => reg31_o[3]~reg0.ACLR
rst => reg31_o[4]~reg0.ACLR
rst => reg31_o[5]~reg0.ACLR
rst => reg31_o[6]~reg0.ACLR
rst => reg31_o[7]~reg0.ACLR
rst => reg30_o[0]~reg0.ACLR
rst => reg30_o[1]~reg0.ACLR
rst => reg30_o[2]~reg0.ACLR
rst => reg30_o[3]~reg0.ACLR
rst => reg30_o[4]~reg0.ACLR
rst => reg30_o[5]~reg0.ACLR
rst => reg30_o[6]~reg0.ACLR
rst => reg30_o[7]~reg0.ACLR
rst => reg29_o[0]~reg0.ACLR
rst => reg29_o[1]~reg0.ACLR
rst => reg29_o[2]~reg0.ACLR
rst => reg29_o[3]~reg0.ACLR
rst => reg29_o[4]~reg0.ACLR
rst => reg29_o[5]~reg0.ACLR
rst => reg29_o[6]~reg0.ACLR
rst => reg29_o[7]~reg0.ACLR
rst => reg28_o[0]~reg0.ACLR
rst => reg28_o[1]~reg0.ACLR
rst => reg28_o[2]~reg0.ACLR
rst => reg28_o[3]~reg0.ACLR
rst => reg28_o[4]~reg0.ACLR
rst => reg28_o[5]~reg0.ACLR
rst => reg28_o[6]~reg0.ACLR
rst => reg28_o[7]~reg0.ACLR
rst => reg27_o[0]~reg0.ACLR
rst => reg27_o[1]~reg0.ACLR
rst => reg27_o[2]~reg0.ACLR
rst => reg27_o[3]~reg0.ACLR
rst => reg27_o[4]~reg0.ACLR
rst => reg27_o[5]~reg0.ACLR
rst => reg27_o[6]~reg0.ACLR
rst => reg27_o[7]~reg0.ACLR
rst => reg26_o[0]~reg0.ACLR
rst => reg26_o[1]~reg0.ACLR
rst => reg26_o[2]~reg0.ACLR
rst => reg26_o[3]~reg0.ACLR
rst => reg26_o[4]~reg0.ACLR
rst => reg26_o[5]~reg0.ACLR
rst => reg26_o[6]~reg0.ACLR
rst => reg26_o[7]~reg0.ACLR
rst => reg25_o[0]~reg0.ACLR
rst => reg25_o[1]~reg0.ACLR
rst => reg25_o[2]~reg0.ACLR
rst => reg25_o[3]~reg0.ACLR
rst => reg25_o[4]~reg0.ACLR
rst => reg25_o[5]~reg0.ACLR
rst => reg25_o[6]~reg0.ACLR
rst => reg25_o[7]~reg0.ACLR
rst => reg24_o[0]~reg0.ACLR
rst => reg24_o[1]~reg0.ACLR
rst => reg24_o[2]~reg0.ACLR
rst => reg24_o[3]~reg0.ACLR
rst => reg24_o[4]~reg0.ACLR
rst => reg24_o[5]~reg0.ACLR
rst => reg24_o[6]~reg0.ACLR
rst => reg24_o[7]~reg0.ACLR
rst => reg23_o[0]~reg0.ACLR
rst => reg23_o[1]~reg0.ACLR
rst => reg23_o[2]~reg0.ACLR
rst => reg23_o[3]~reg0.ACLR
rst => reg23_o[4]~reg0.ACLR
rst => reg23_o[5]~reg0.ACLR
rst => reg23_o[6]~reg0.ACLR
rst => reg23_o[7]~reg0.ACLR
rst => reg22_o[0]~reg0.ACLR
rst => reg22_o[1]~reg0.ACLR
rst => reg22_o[2]~reg0.ACLR
rst => reg22_o[3]~reg0.ACLR
rst => reg22_o[4]~reg0.ACLR
rst => reg22_o[5]~reg0.ACLR
rst => reg22_o[6]~reg0.ACLR
rst => reg22_o[7]~reg0.ACLR
rst => reg21_o[0]~reg0.ACLR
rst => reg21_o[1]~reg0.ACLR
rst => reg21_o[2]~reg0.ACLR
rst => reg21_o[3]~reg0.ACLR
rst => reg21_o[4]~reg0.ACLR
rst => reg21_o[5]~reg0.ACLR
rst => reg21_o[6]~reg0.ACLR
rst => reg21_o[7]~reg0.ACLR
rst => reg20_o[0]~reg0.ACLR
rst => reg20_o[1]~reg0.ACLR
rst => reg20_o[2]~reg0.ACLR
rst => reg20_o[3]~reg0.ACLR
rst => reg20_o[4]~reg0.ACLR
rst => reg20_o[5]~reg0.ACLR
rst => reg20_o[6]~reg0.ACLR
rst => reg20_o[7]~reg0.ACLR
rst => reg19_o[0]~reg0.ACLR
rst => reg19_o[1]~reg0.ACLR
rst => reg19_o[2]~reg0.ACLR
rst => reg19_o[3]~reg0.ACLR
rst => reg19_o[4]~reg0.ACLR
rst => reg19_o[5]~reg0.ACLR
rst => reg19_o[6]~reg0.ACLR
rst => reg19_o[7]~reg0.ACLR
rst => reg18_o[0]~reg0.ACLR
rst => reg18_o[1]~reg0.ACLR
rst => reg18_o[2]~reg0.ACLR
rst => reg18_o[3]~reg0.ACLR
rst => reg18_o[4]~reg0.ACLR
rst => reg18_o[5]~reg0.ACLR
rst => reg18_o[6]~reg0.ACLR
rst => reg18_o[7]~reg0.ACLR
rst => reg17_o[0]~reg0.ACLR
rst => reg17_o[1]~reg0.ACLR
rst => reg17_o[2]~reg0.ACLR
rst => reg17_o[3]~reg0.ACLR
rst => reg17_o[4]~reg0.ACLR
rst => reg17_o[5]~reg0.ACLR
rst => reg17_o[6]~reg0.ACLR
rst => reg17_o[7]~reg0.ACLR
rst => reg16_o[0]~reg0.ACLR
rst => reg16_o[1]~reg0.ACLR
rst => reg16_o[2]~reg0.ACLR
rst => reg16_o[3]~reg0.ACLR
rst => reg16_o[4]~reg0.ACLR
rst => reg16_o[5]~reg0.ACLR
rst => reg16_o[6]~reg0.ACLR
rst => reg16_o[7]~reg0.ACLR
rst => reg15_o[0]~reg0.ACLR
rst => reg15_o[1]~reg0.ACLR
rst => reg15_o[2]~reg0.ACLR
rst => reg15_o[3]~reg0.ACLR
rst => reg15_o[4]~reg0.ACLR
rst => reg15_o[5]~reg0.ACLR
rst => reg15_o[6]~reg0.ACLR
rst => reg15_o[7]~reg0.ACLR
rst => reg14_o[0]~reg0.ACLR
rst => reg14_o[1]~reg0.ACLR
rst => reg14_o[2]~reg0.ACLR
rst => reg14_o[3]~reg0.ACLR
rst => reg14_o[4]~reg0.ACLR
rst => reg14_o[5]~reg0.ACLR
rst => reg14_o[6]~reg0.ACLR
rst => reg14_o[7]~reg0.ACLR
rst => reg13_o[0]~reg0.ACLR
rst => reg13_o[1]~reg0.ACLR
rst => reg13_o[2]~reg0.ACLR
rst => reg13_o[3]~reg0.ACLR
rst => reg13_o[4]~reg0.ACLR
rst => reg13_o[5]~reg0.ACLR
rst => reg13_o[6]~reg0.ACLR
rst => reg13_o[7]~reg0.ACLR
rst => reg12_o[0]~reg0.ACLR
rst => reg12_o[1]~reg0.ACLR
rst => reg12_o[2]~reg0.ACLR
rst => reg12_o[3]~reg0.ACLR
rst => reg12_o[4]~reg0.ACLR
rst => reg12_o[5]~reg0.ACLR
rst => reg12_o[6]~reg0.ACLR
rst => reg12_o[7]~reg0.ACLR
rst => reg11_o[0]~reg0.ACLR
rst => reg11_o[1]~reg0.ACLR
rst => reg11_o[2]~reg0.ACLR
rst => reg11_o[3]~reg0.ACLR
rst => reg11_o[4]~reg0.ACLR
rst => reg11_o[5]~reg0.ACLR
rst => reg11_o[6]~reg0.ACLR
rst => reg11_o[7]~reg0.ACLR
rst => reg10_o[0]~reg0.ACLR
rst => reg10_o[1]~reg0.ACLR
rst => reg10_o[2]~reg0.ACLR
rst => reg10_o[3]~reg0.ACLR
rst => reg10_o[4]~reg0.ACLR
rst => reg10_o[5]~reg0.ACLR
rst => reg10_o[6]~reg0.ACLR
rst => reg10_o[7]~reg0.ACLR
rst => reg9_o[0]~reg0.ACLR
rst => reg9_o[1]~reg0.ACLR
rst => reg9_o[2]~reg0.ACLR
rst => reg9_o[3]~reg0.ACLR
rst => reg9_o[4]~reg0.ACLR
rst => reg9_o[5]~reg0.ACLR
rst => reg9_o[6]~reg0.ACLR
rst => reg9_o[7]~reg0.ACLR
rst => reg8_o[0]~reg0.ACLR
rst => reg8_o[1]~reg0.ACLR
rst => reg8_o[2]~reg0.ACLR
rst => reg8_o[3]~reg0.ACLR
rst => reg8_o[4]~reg0.ACLR
rst => reg8_o[5]~reg0.ACLR
rst => reg8_o[6]~reg0.ACLR
rst => reg8_o[7]~reg0.ACLR
rst => reg7_o[0]~reg0.ACLR
rst => reg7_o[1]~reg0.ACLR
rst => reg7_o[2]~reg0.ACLR
rst => reg7_o[3]~reg0.ACLR
rst => reg7_o[4]~reg0.ACLR
rst => reg7_o[5]~reg0.ACLR
rst => reg7_o[6]~reg0.ACLR
rst => reg7_o[7]~reg0.ACLR
rst => reg6_o[0]~reg0.ACLR
rst => reg6_o[1]~reg0.ACLR
rst => reg6_o[2]~reg0.ACLR
rst => reg6_o[3]~reg0.ACLR
rst => reg6_o[4]~reg0.ACLR
rst => reg6_o[5]~reg0.ACLR
rst => reg6_o[6]~reg0.ACLR
rst => reg6_o[7]~reg0.ACLR
rst => reg5_o[0]~reg0.ACLR
rst => reg5_o[1]~reg0.ACLR
rst => reg5_o[2]~reg0.ACLR
rst => reg5_o[3]~reg0.ACLR
rst => reg5_o[4]~reg0.ACLR
rst => reg5_o[5]~reg0.ACLR
rst => reg5_o[6]~reg0.ACLR
rst => reg5_o[7]~reg0.ACLR
rst => reg4_o[0]~reg0.ACLR
rst => reg4_o[1]~reg0.ACLR
rst => reg4_o[2]~reg0.ACLR
rst => reg4_o[3]~reg0.ACLR
rst => reg4_o[4]~reg0.ACLR
rst => reg4_o[5]~reg0.ACLR
rst => reg4_o[6]~reg0.ACLR
rst => reg4_o[7]~reg0.ACLR
rst => reg3_o[0]~reg0.ACLR
rst => reg3_o[1]~reg0.ACLR
rst => reg3_o[2]~reg0.ACLR
rst => reg3_o[3]~reg0.ACLR
rst => reg3_o[4]~reg0.ACLR
rst => reg3_o[5]~reg0.ACLR
rst => reg3_o[6]~reg0.ACLR
rst => reg3_o[7]~reg0.ACLR
rst => reg2_o[0]~reg0.ACLR
rst => reg2_o[1]~reg0.ACLR
rst => reg2_o[2]~reg0.ACLR
rst => reg2_o[3]~reg0.ACLR
rst => reg2_o[4]~reg0.ACLR
rst => reg2_o[5]~reg0.ACLR
rst => reg2_o[6]~reg0.ACLR
rst => reg2_o[7]~reg0.ACLR
rst => reg1_o[0]~reg0.ACLR
rst => reg1_o[1]~reg0.ACLR
rst => reg1_o[2]~reg0.ACLR
rst => reg1_o[3]~reg0.ACLR
rst => reg1_o[4]~reg0.ACLR
rst => reg1_o[5]~reg0.ACLR
rst => reg1_o[6]~reg0.ACLR
rst => reg1_o[7]~reg0.ACLR
rst => reg0_o[0]~reg0.ACLR
rst => reg0_o[1]~reg0.ACLR
rst => reg0_o[2]~reg0.ACLR
rst => reg0_o[3]~reg0.ACLR
rst => reg0_o[4]~reg0.ACLR
rst => reg0_o[5]~reg0.ACLR
rst => reg0_o[6]~reg0.ACLR
rst => reg0_o[7]~reg0.ACLR
rst => SCRATCH_PAD[0].ENA
rst => reg50_o[7]~reg0.ENA
rst => reg50_o[6]~reg0.ENA
rst => reg50_o[5]~reg0.ENA
rst => reg50_o[4]~reg0.ENA
rst => reg50_o[3]~reg0.ENA
rst => reg50_o[2]~reg0.ENA
rst => reg50_o[1]~reg0.ENA
rst => reg50_o[0]~reg0.ENA
rst => SCRATCH_PAD[7].ENA
rst => SCRATCH_PAD[6].ENA
rst => SCRATCH_PAD[5].ENA
rst => SCRATCH_PAD[4].ENA
rst => SCRATCH_PAD[3].ENA
rst => SCRATCH_PAD[2].ENA
rst => SCRATCH_PAD[1].ENA
clk => SCRATCH_PAD[0].CLK
clk => SCRATCH_PAD[1].CLK
clk => SCRATCH_PAD[2].CLK
clk => SCRATCH_PAD[3].CLK
clk => SCRATCH_PAD[4].CLK
clk => SCRATCH_PAD[5].CLK
clk => SCRATCH_PAD[6].CLK
clk => SCRATCH_PAD[7].CLK
clk => reg50_o[0]~reg0.CLK
clk => reg50_o[1]~reg0.CLK
clk => reg50_o[2]~reg0.CLK
clk => reg50_o[3]~reg0.CLK
clk => reg50_o[4]~reg0.CLK
clk => reg50_o[5]~reg0.CLK
clk => reg50_o[6]~reg0.CLK
clk => reg50_o[7]~reg0.CLK
clk => reg60_o[0]~reg0.CLK
clk => reg60_o[1]~reg0.CLK
clk => reg60_o[2]~reg0.CLK
clk => reg60_o[3]~reg0.CLK
clk => reg60_o[4]~reg0.CLK
clk => reg60_o[5]~reg0.CLK
clk => reg60_o[6]~reg0.CLK
clk => reg60_o[7]~reg0.CLK
clk => reg59_o[0]~reg0.CLK
clk => reg59_o[1]~reg0.CLK
clk => reg59_o[2]~reg0.CLK
clk => reg59_o[3]~reg0.CLK
clk => reg59_o[4]~reg0.CLK
clk => reg59_o[5]~reg0.CLK
clk => reg59_o[6]~reg0.CLK
clk => reg59_o[7]~reg0.CLK
clk => reg58_o[0]~reg0.CLK
clk => reg58_o[1]~reg0.CLK
clk => reg58_o[2]~reg0.CLK
clk => reg58_o[3]~reg0.CLK
clk => reg58_o[4]~reg0.CLK
clk => reg58_o[5]~reg0.CLK
clk => reg58_o[6]~reg0.CLK
clk => reg58_o[7]~reg0.CLK
clk => reg57_o[0]~reg0.CLK
clk => reg57_o[1]~reg0.CLK
clk => reg57_o[2]~reg0.CLK
clk => reg57_o[3]~reg0.CLK
clk => reg57_o[4]~reg0.CLK
clk => reg57_o[5]~reg0.CLK
clk => reg57_o[6]~reg0.CLK
clk => reg57_o[7]~reg0.CLK
clk => reg56_o[0]~reg0.CLK
clk => reg56_o[1]~reg0.CLK
clk => reg56_o[2]~reg0.CLK
clk => reg56_o[3]~reg0.CLK
clk => reg56_o[4]~reg0.CLK
clk => reg56_o[5]~reg0.CLK
clk => reg56_o[6]~reg0.CLK
clk => reg56_o[7]~reg0.CLK
clk => reg55_o[0]~reg0.CLK
clk => reg55_o[1]~reg0.CLK
clk => reg55_o[2]~reg0.CLK
clk => reg55_o[3]~reg0.CLK
clk => reg55_o[4]~reg0.CLK
clk => reg55_o[5]~reg0.CLK
clk => reg55_o[6]~reg0.CLK
clk => reg55_o[7]~reg0.CLK
clk => reg54_o[0]~reg0.CLK
clk => reg54_o[1]~reg0.CLK
clk => reg54_o[2]~reg0.CLK
clk => reg54_o[3]~reg0.CLK
clk => reg54_o[4]~reg0.CLK
clk => reg54_o[5]~reg0.CLK
clk => reg54_o[6]~reg0.CLK
clk => reg54_o[7]~reg0.CLK
clk => reg53_o[0]~reg0.CLK
clk => reg53_o[1]~reg0.CLK
clk => reg53_o[2]~reg0.CLK
clk => reg53_o[3]~reg0.CLK
clk => reg53_o[4]~reg0.CLK
clk => reg53_o[5]~reg0.CLK
clk => reg53_o[6]~reg0.CLK
clk => reg53_o[7]~reg0.CLK
clk => reg52_o[0]~reg0.CLK
clk => reg52_o[1]~reg0.CLK
clk => reg52_o[2]~reg0.CLK
clk => reg52_o[3]~reg0.CLK
clk => reg52_o[4]~reg0.CLK
clk => reg52_o[5]~reg0.CLK
clk => reg52_o[6]~reg0.CLK
clk => reg52_o[7]~reg0.CLK
clk => reg51_o[0]~reg0.CLK
clk => reg51_o[1]~reg0.CLK
clk => reg51_o[2]~reg0.CLK
clk => reg51_o[3]~reg0.CLK
clk => reg51_o[4]~reg0.CLK
clk => reg51_o[5]~reg0.CLK
clk => reg51_o[6]~reg0.CLK
clk => reg51_o[7]~reg0.CLK
clk => reg49_o[0]~reg0.CLK
clk => reg49_o[1]~reg0.CLK
clk => reg49_o[2]~reg0.CLK
clk => reg49_o[3]~reg0.CLK
clk => reg49_o[4]~reg0.CLK
clk => reg49_o[5]~reg0.CLK
clk => reg49_o[6]~reg0.CLK
clk => reg49_o[7]~reg0.CLK
clk => reg48_o[0]~reg0.CLK
clk => reg48_o[1]~reg0.CLK
clk => reg48_o[2]~reg0.CLK
clk => reg48_o[3]~reg0.CLK
clk => reg48_o[4]~reg0.CLK
clk => reg48_o[5]~reg0.CLK
clk => reg48_o[6]~reg0.CLK
clk => reg48_o[7]~reg0.CLK
clk => reg47_o[0]~reg0.CLK
clk => reg47_o[1]~reg0.CLK
clk => reg47_o[2]~reg0.CLK
clk => reg47_o[3]~reg0.CLK
clk => reg47_o[4]~reg0.CLK
clk => reg47_o[5]~reg0.CLK
clk => reg47_o[6]~reg0.CLK
clk => reg47_o[7]~reg0.CLK
clk => reg46_o[0]~reg0.CLK
clk => reg46_o[1]~reg0.CLK
clk => reg46_o[2]~reg0.CLK
clk => reg46_o[3]~reg0.CLK
clk => reg46_o[4]~reg0.CLK
clk => reg46_o[5]~reg0.CLK
clk => reg46_o[6]~reg0.CLK
clk => reg46_o[7]~reg0.CLK
clk => reg45_o[0]~reg0.CLK
clk => reg45_o[1]~reg0.CLK
clk => reg45_o[2]~reg0.CLK
clk => reg45_o[3]~reg0.CLK
clk => reg45_o[4]~reg0.CLK
clk => reg45_o[5]~reg0.CLK
clk => reg45_o[6]~reg0.CLK
clk => reg45_o[7]~reg0.CLK
clk => reg44_o[0]~reg0.CLK
clk => reg44_o[1]~reg0.CLK
clk => reg44_o[2]~reg0.CLK
clk => reg44_o[3]~reg0.CLK
clk => reg44_o[4]~reg0.CLK
clk => reg44_o[5]~reg0.CLK
clk => reg44_o[6]~reg0.CLK
clk => reg44_o[7]~reg0.CLK
clk => reg43_o[0]~reg0.CLK
clk => reg43_o[1]~reg0.CLK
clk => reg43_o[2]~reg0.CLK
clk => reg43_o[3]~reg0.CLK
clk => reg43_o[4]~reg0.CLK
clk => reg43_o[5]~reg0.CLK
clk => reg43_o[6]~reg0.CLK
clk => reg43_o[7]~reg0.CLK
clk => reg42_o[0]~reg0.CLK
clk => reg42_o[1]~reg0.CLK
clk => reg42_o[2]~reg0.CLK
clk => reg42_o[3]~reg0.CLK
clk => reg42_o[4]~reg0.CLK
clk => reg42_o[5]~reg0.CLK
clk => reg42_o[6]~reg0.CLK
clk => reg42_o[7]~reg0.CLK
clk => reg41_o[0]~reg0.CLK
clk => reg41_o[1]~reg0.CLK
clk => reg41_o[2]~reg0.CLK
clk => reg41_o[3]~reg0.CLK
clk => reg41_o[4]~reg0.CLK
clk => reg41_o[5]~reg0.CLK
clk => reg41_o[6]~reg0.CLK
clk => reg41_o[7]~reg0.CLK
clk => reg40_o[0]~reg0.CLK
clk => reg40_o[1]~reg0.CLK
clk => reg40_o[2]~reg0.CLK
clk => reg40_o[3]~reg0.CLK
clk => reg40_o[4]~reg0.CLK
clk => reg40_o[5]~reg0.CLK
clk => reg40_o[6]~reg0.CLK
clk => reg40_o[7]~reg0.CLK
clk => reg39_o[0]~reg0.CLK
clk => reg39_o[1]~reg0.CLK
clk => reg39_o[2]~reg0.CLK
clk => reg39_o[3]~reg0.CLK
clk => reg39_o[4]~reg0.CLK
clk => reg39_o[5]~reg0.CLK
clk => reg39_o[6]~reg0.CLK
clk => reg39_o[7]~reg0.CLK
clk => reg38_o[0]~reg0.CLK
clk => reg38_o[1]~reg0.CLK
clk => reg38_o[2]~reg0.CLK
clk => reg38_o[3]~reg0.CLK
clk => reg38_o[4]~reg0.CLK
clk => reg38_o[5]~reg0.CLK
clk => reg38_o[6]~reg0.CLK
clk => reg38_o[7]~reg0.CLK
clk => reg37_o[0]~reg0.CLK
clk => reg37_o[1]~reg0.CLK
clk => reg37_o[2]~reg0.CLK
clk => reg37_o[3]~reg0.CLK
clk => reg37_o[4]~reg0.CLK
clk => reg37_o[5]~reg0.CLK
clk => reg37_o[6]~reg0.CLK
clk => reg37_o[7]~reg0.CLK
clk => reg36_o[0]~reg0.CLK
clk => reg36_o[1]~reg0.CLK
clk => reg36_o[2]~reg0.CLK
clk => reg36_o[3]~reg0.CLK
clk => reg36_o[4]~reg0.CLK
clk => reg36_o[5]~reg0.CLK
clk => reg36_o[6]~reg0.CLK
clk => reg36_o[7]~reg0.CLK
clk => reg35_o[0]~reg0.CLK
clk => reg35_o[1]~reg0.CLK
clk => reg35_o[2]~reg0.CLK
clk => reg35_o[3]~reg0.CLK
clk => reg35_o[4]~reg0.CLK
clk => reg35_o[5]~reg0.CLK
clk => reg35_o[6]~reg0.CLK
clk => reg35_o[7]~reg0.CLK
clk => reg34_o[0]~reg0.CLK
clk => reg34_o[1]~reg0.CLK
clk => reg34_o[2]~reg0.CLK
clk => reg34_o[3]~reg0.CLK
clk => reg34_o[4]~reg0.CLK
clk => reg34_o[5]~reg0.CLK
clk => reg34_o[6]~reg0.CLK
clk => reg34_o[7]~reg0.CLK
clk => reg33_o[0]~reg0.CLK
clk => reg33_o[1]~reg0.CLK
clk => reg33_o[2]~reg0.CLK
clk => reg33_o[3]~reg0.CLK
clk => reg33_o[4]~reg0.CLK
clk => reg33_o[5]~reg0.CLK
clk => reg33_o[6]~reg0.CLK
clk => reg33_o[7]~reg0.CLK
clk => reg32_o[0]~reg0.CLK
clk => reg32_o[1]~reg0.CLK
clk => reg32_o[2]~reg0.CLK
clk => reg32_o[3]~reg0.CLK
clk => reg32_o[4]~reg0.CLK
clk => reg32_o[5]~reg0.CLK
clk => reg32_o[6]~reg0.CLK
clk => reg32_o[7]~reg0.CLK
clk => reg31_o[0]~reg0.CLK
clk => reg31_o[1]~reg0.CLK
clk => reg31_o[2]~reg0.CLK
clk => reg31_o[3]~reg0.CLK
clk => reg31_o[4]~reg0.CLK
clk => reg31_o[5]~reg0.CLK
clk => reg31_o[6]~reg0.CLK
clk => reg31_o[7]~reg0.CLK
clk => reg30_o[0]~reg0.CLK
clk => reg30_o[1]~reg0.CLK
clk => reg30_o[2]~reg0.CLK
clk => reg30_o[3]~reg0.CLK
clk => reg30_o[4]~reg0.CLK
clk => reg30_o[5]~reg0.CLK
clk => reg30_o[6]~reg0.CLK
clk => reg30_o[7]~reg0.CLK
clk => reg29_o[0]~reg0.CLK
clk => reg29_o[1]~reg0.CLK
clk => reg29_o[2]~reg0.CLK
clk => reg29_o[3]~reg0.CLK
clk => reg29_o[4]~reg0.CLK
clk => reg29_o[5]~reg0.CLK
clk => reg29_o[6]~reg0.CLK
clk => reg29_o[7]~reg0.CLK
clk => reg28_o[0]~reg0.CLK
clk => reg28_o[1]~reg0.CLK
clk => reg28_o[2]~reg0.CLK
clk => reg28_o[3]~reg0.CLK
clk => reg28_o[4]~reg0.CLK
clk => reg28_o[5]~reg0.CLK
clk => reg28_o[6]~reg0.CLK
clk => reg28_o[7]~reg0.CLK
clk => reg27_o[0]~reg0.CLK
clk => reg27_o[1]~reg0.CLK
clk => reg27_o[2]~reg0.CLK
clk => reg27_o[3]~reg0.CLK
clk => reg27_o[4]~reg0.CLK
clk => reg27_o[5]~reg0.CLK
clk => reg27_o[6]~reg0.CLK
clk => reg27_o[7]~reg0.CLK
clk => reg26_o[0]~reg0.CLK
clk => reg26_o[1]~reg0.CLK
clk => reg26_o[2]~reg0.CLK
clk => reg26_o[3]~reg0.CLK
clk => reg26_o[4]~reg0.CLK
clk => reg26_o[5]~reg0.CLK
clk => reg26_o[6]~reg0.CLK
clk => reg26_o[7]~reg0.CLK
clk => reg25_o[0]~reg0.CLK
clk => reg25_o[1]~reg0.CLK
clk => reg25_o[2]~reg0.CLK
clk => reg25_o[3]~reg0.CLK
clk => reg25_o[4]~reg0.CLK
clk => reg25_o[5]~reg0.CLK
clk => reg25_o[6]~reg0.CLK
clk => reg25_o[7]~reg0.CLK
clk => reg24_o[0]~reg0.CLK
clk => reg24_o[1]~reg0.CLK
clk => reg24_o[2]~reg0.CLK
clk => reg24_o[3]~reg0.CLK
clk => reg24_o[4]~reg0.CLK
clk => reg24_o[5]~reg0.CLK
clk => reg24_o[6]~reg0.CLK
clk => reg24_o[7]~reg0.CLK
clk => reg23_o[0]~reg0.CLK
clk => reg23_o[1]~reg0.CLK
clk => reg23_o[2]~reg0.CLK
clk => reg23_o[3]~reg0.CLK
clk => reg23_o[4]~reg0.CLK
clk => reg23_o[5]~reg0.CLK
clk => reg23_o[6]~reg0.CLK
clk => reg23_o[7]~reg0.CLK
clk => reg22_o[0]~reg0.CLK
clk => reg22_o[1]~reg0.CLK
clk => reg22_o[2]~reg0.CLK
clk => reg22_o[3]~reg0.CLK
clk => reg22_o[4]~reg0.CLK
clk => reg22_o[5]~reg0.CLK
clk => reg22_o[6]~reg0.CLK
clk => reg22_o[7]~reg0.CLK
clk => reg21_o[0]~reg0.CLK
clk => reg21_o[1]~reg0.CLK
clk => reg21_o[2]~reg0.CLK
clk => reg21_o[3]~reg0.CLK
clk => reg21_o[4]~reg0.CLK
clk => reg21_o[5]~reg0.CLK
clk => reg21_o[6]~reg0.CLK
clk => reg21_o[7]~reg0.CLK
clk => reg20_o[0]~reg0.CLK
clk => reg20_o[1]~reg0.CLK
clk => reg20_o[2]~reg0.CLK
clk => reg20_o[3]~reg0.CLK
clk => reg20_o[4]~reg0.CLK
clk => reg20_o[5]~reg0.CLK
clk => reg20_o[6]~reg0.CLK
clk => reg20_o[7]~reg0.CLK
clk => reg19_o[0]~reg0.CLK
clk => reg19_o[1]~reg0.CLK
clk => reg19_o[2]~reg0.CLK
clk => reg19_o[3]~reg0.CLK
clk => reg19_o[4]~reg0.CLK
clk => reg19_o[5]~reg0.CLK
clk => reg19_o[6]~reg0.CLK
clk => reg19_o[7]~reg0.CLK
clk => reg18_o[0]~reg0.CLK
clk => reg18_o[1]~reg0.CLK
clk => reg18_o[2]~reg0.CLK
clk => reg18_o[3]~reg0.CLK
clk => reg18_o[4]~reg0.CLK
clk => reg18_o[5]~reg0.CLK
clk => reg18_o[6]~reg0.CLK
clk => reg18_o[7]~reg0.CLK
clk => reg17_o[0]~reg0.CLK
clk => reg17_o[1]~reg0.CLK
clk => reg17_o[2]~reg0.CLK
clk => reg17_o[3]~reg0.CLK
clk => reg17_o[4]~reg0.CLK
clk => reg17_o[5]~reg0.CLK
clk => reg17_o[6]~reg0.CLK
clk => reg17_o[7]~reg0.CLK
clk => reg16_o[0]~reg0.CLK
clk => reg16_o[1]~reg0.CLK
clk => reg16_o[2]~reg0.CLK
clk => reg16_o[3]~reg0.CLK
clk => reg16_o[4]~reg0.CLK
clk => reg16_o[5]~reg0.CLK
clk => reg16_o[6]~reg0.CLK
clk => reg16_o[7]~reg0.CLK
clk => reg15_o[0]~reg0.CLK
clk => reg15_o[1]~reg0.CLK
clk => reg15_o[2]~reg0.CLK
clk => reg15_o[3]~reg0.CLK
clk => reg15_o[4]~reg0.CLK
clk => reg15_o[5]~reg0.CLK
clk => reg15_o[6]~reg0.CLK
clk => reg15_o[7]~reg0.CLK
clk => reg14_o[0]~reg0.CLK
clk => reg14_o[1]~reg0.CLK
clk => reg14_o[2]~reg0.CLK
clk => reg14_o[3]~reg0.CLK
clk => reg14_o[4]~reg0.CLK
clk => reg14_o[5]~reg0.CLK
clk => reg14_o[6]~reg0.CLK
clk => reg14_o[7]~reg0.CLK
clk => reg13_o[0]~reg0.CLK
clk => reg13_o[1]~reg0.CLK
clk => reg13_o[2]~reg0.CLK
clk => reg13_o[3]~reg0.CLK
clk => reg13_o[4]~reg0.CLK
clk => reg13_o[5]~reg0.CLK
clk => reg13_o[6]~reg0.CLK
clk => reg13_o[7]~reg0.CLK
clk => reg12_o[0]~reg0.CLK
clk => reg12_o[1]~reg0.CLK
clk => reg12_o[2]~reg0.CLK
clk => reg12_o[3]~reg0.CLK
clk => reg12_o[4]~reg0.CLK
clk => reg12_o[5]~reg0.CLK
clk => reg12_o[6]~reg0.CLK
clk => reg12_o[7]~reg0.CLK
clk => reg11_o[0]~reg0.CLK
clk => reg11_o[1]~reg0.CLK
clk => reg11_o[2]~reg0.CLK
clk => reg11_o[3]~reg0.CLK
clk => reg11_o[4]~reg0.CLK
clk => reg11_o[5]~reg0.CLK
clk => reg11_o[6]~reg0.CLK
clk => reg11_o[7]~reg0.CLK
clk => reg10_o[0]~reg0.CLK
clk => reg10_o[1]~reg0.CLK
clk => reg10_o[2]~reg0.CLK
clk => reg10_o[3]~reg0.CLK
clk => reg10_o[4]~reg0.CLK
clk => reg10_o[5]~reg0.CLK
clk => reg10_o[6]~reg0.CLK
clk => reg10_o[7]~reg0.CLK
clk => reg9_o[0]~reg0.CLK
clk => reg9_o[1]~reg0.CLK
clk => reg9_o[2]~reg0.CLK
clk => reg9_o[3]~reg0.CLK
clk => reg9_o[4]~reg0.CLK
clk => reg9_o[5]~reg0.CLK
clk => reg9_o[6]~reg0.CLK
clk => reg9_o[7]~reg0.CLK
clk => reg8_o[0]~reg0.CLK
clk => reg8_o[1]~reg0.CLK
clk => reg8_o[2]~reg0.CLK
clk => reg8_o[3]~reg0.CLK
clk => reg8_o[4]~reg0.CLK
clk => reg8_o[5]~reg0.CLK
clk => reg8_o[6]~reg0.CLK
clk => reg8_o[7]~reg0.CLK
clk => reg7_o[0]~reg0.CLK
clk => reg7_o[1]~reg0.CLK
clk => reg7_o[2]~reg0.CLK
clk => reg7_o[3]~reg0.CLK
clk => reg7_o[4]~reg0.CLK
clk => reg7_o[5]~reg0.CLK
clk => reg7_o[6]~reg0.CLK
clk => reg7_o[7]~reg0.CLK
clk => reg6_o[0]~reg0.CLK
clk => reg6_o[1]~reg0.CLK
clk => reg6_o[2]~reg0.CLK
clk => reg6_o[3]~reg0.CLK
clk => reg6_o[4]~reg0.CLK
clk => reg6_o[5]~reg0.CLK
clk => reg6_o[6]~reg0.CLK
clk => reg6_o[7]~reg0.CLK
clk => reg5_o[0]~reg0.CLK
clk => reg5_o[1]~reg0.CLK
clk => reg5_o[2]~reg0.CLK
clk => reg5_o[3]~reg0.CLK
clk => reg5_o[4]~reg0.CLK
clk => reg5_o[5]~reg0.CLK
clk => reg5_o[6]~reg0.CLK
clk => reg5_o[7]~reg0.CLK
clk => reg4_o[0]~reg0.CLK
clk => reg4_o[1]~reg0.CLK
clk => reg4_o[2]~reg0.CLK
clk => reg4_o[3]~reg0.CLK
clk => reg4_o[4]~reg0.CLK
clk => reg4_o[5]~reg0.CLK
clk => reg4_o[6]~reg0.CLK
clk => reg4_o[7]~reg0.CLK
clk => reg3_o[0]~reg0.CLK
clk => reg3_o[1]~reg0.CLK
clk => reg3_o[2]~reg0.CLK
clk => reg3_o[3]~reg0.CLK
clk => reg3_o[4]~reg0.CLK
clk => reg3_o[5]~reg0.CLK
clk => reg3_o[6]~reg0.CLK
clk => reg3_o[7]~reg0.CLK
clk => reg2_o[0]~reg0.CLK
clk => reg2_o[1]~reg0.CLK
clk => reg2_o[2]~reg0.CLK
clk => reg2_o[3]~reg0.CLK
clk => reg2_o[4]~reg0.CLK
clk => reg2_o[5]~reg0.CLK
clk => reg2_o[6]~reg0.CLK
clk => reg2_o[7]~reg0.CLK
clk => reg1_o[0]~reg0.CLK
clk => reg1_o[1]~reg0.CLK
clk => reg1_o[2]~reg0.CLK
clk => reg1_o[3]~reg0.CLK
clk => reg1_o[4]~reg0.CLK
clk => reg1_o[5]~reg0.CLK
clk => reg1_o[6]~reg0.CLK
clk => reg1_o[7]~reg0.CLK
clk => reg0_o[0]~reg0.CLK
clk => reg0_o[1]~reg0.CLK
clk => reg0_o[2]~reg0.CLK
clk => reg0_o[3]~reg0.CLK
clk => reg0_o[4]~reg0.CLK
clk => reg0_o[5]~reg0.CLK
clk => reg0_o[6]~reg0.CLK
clk => reg0_o[7]~reg0.CLK
BOARD_ID[0] => WIB_data_out.DATAB
BOARD_ID[1] => WIB_data_out.DATAB
BOARD_ID[2] => WIB_data_out.DATAB
BOARD_ID[3] => WIB_data_out.DATAB
BOARD_ID[4] => WIB_data_out.DATAB
BOARD_ID[5] => WIB_data_out.DATAB
BOARD_ID[6] => WIB_data_out.DATAB
BOARD_ID[7] => WIB_data_out.DATAB
VERSION_ID[0] => WIB_data_out.DATAB
VERSION_ID[1] => WIB_data_out.DATAB
VERSION_ID[2] => WIB_data_out.DATAB
VERSION_ID[3] => WIB_data_out.DATAB
VERSION_ID[4] => WIB_data_out.DATAB
VERSION_ID[5] => WIB_data_out.DATAB
VERSION_ID[6] => WIB_data_out.DATAB
VERSION_ID[7] => WIB_data_out.DATAB
WIB_data[0] => Mux7.IN255
WIB_data[0] => Mux15.IN0
WIB_data[0] => Mux23.IN0
WIB_data[0] => Mux31.IN0
WIB_data[0] => Mux39.IN0
WIB_data[0] => Mux47.IN0
WIB_data[0] => Mux55.IN0
WIB_data[0] => Mux63.IN0
WIB_data[0] => Mux71.IN0
WIB_data[0] => Mux79.IN0
WIB_data[0] => Mux87.IN0
WIB_data[0] => Mux95.IN0
WIB_data[0] => Mux103.IN0
WIB_data[0] => Mux111.IN0
WIB_data[0] => Mux119.IN0
WIB_data[0] => Mux127.IN0
WIB_data[0] => Mux135.IN0
WIB_data[0] => Mux143.IN0
WIB_data[0] => Mux151.IN0
WIB_data[0] => Mux159.IN0
WIB_data[0] => Mux167.IN0
WIB_data[0] => Mux175.IN0
WIB_data[0] => Mux183.IN0
WIB_data[0] => Mux191.IN0
WIB_data[0] => Mux199.IN0
WIB_data[0] => Mux207.IN0
WIB_data[0] => Mux215.IN0
WIB_data[0] => Mux223.IN0
WIB_data[0] => Mux231.IN0
WIB_data[0] => Mux239.IN0
WIB_data[0] => Mux247.IN0
WIB_data[0] => Mux255.IN0
WIB_data[0] => Mux263.IN0
WIB_data[0] => Mux271.IN0
WIB_data[0] => Mux279.IN0
WIB_data[0] => Mux287.IN0
WIB_data[0] => Mux295.IN0
WIB_data[0] => Mux303.IN0
WIB_data[0] => Mux311.IN0
WIB_data[0] => Mux319.IN0
WIB_data[0] => Mux327.IN0
WIB_data[0] => Mux335.IN0
WIB_data[0] => Mux343.IN0
WIB_data[0] => Mux351.IN0
WIB_data[0] => Mux359.IN0
WIB_data[0] => Mux367.IN0
WIB_data[0] => Mux375.IN0
WIB_data[0] => Mux383.IN0
WIB_data[0] => Mux391.IN0
WIB_data[0] => Mux399.IN0
WIB_data[0] => Mux407.IN0
WIB_data[0] => Mux415.IN0
WIB_data[0] => Mux423.IN0
WIB_data[0] => Mux431.IN0
WIB_data[0] => Mux439.IN0
WIB_data[0] => Mux447.IN0
WIB_data[0] => Mux455.IN0
WIB_data[0] => Mux463.IN0
WIB_data[0] => Mux471.IN0
WIB_data[0] => Mux479.IN0
WIB_data[0] => Mux487.IN0
WIB_data[0] => Mux495.IN0
WIB_data[1] => Mux6.IN255
WIB_data[1] => Mux14.IN0
WIB_data[1] => Mux22.IN0
WIB_data[1] => Mux30.IN0
WIB_data[1] => Mux38.IN0
WIB_data[1] => Mux46.IN0
WIB_data[1] => Mux54.IN0
WIB_data[1] => Mux62.IN0
WIB_data[1] => Mux70.IN0
WIB_data[1] => Mux78.IN0
WIB_data[1] => Mux86.IN0
WIB_data[1] => Mux94.IN0
WIB_data[1] => Mux102.IN0
WIB_data[1] => Mux110.IN0
WIB_data[1] => Mux118.IN0
WIB_data[1] => Mux126.IN0
WIB_data[1] => Mux134.IN0
WIB_data[1] => Mux142.IN0
WIB_data[1] => Mux150.IN0
WIB_data[1] => Mux158.IN0
WIB_data[1] => Mux166.IN0
WIB_data[1] => Mux174.IN0
WIB_data[1] => Mux182.IN0
WIB_data[1] => Mux190.IN0
WIB_data[1] => Mux198.IN0
WIB_data[1] => Mux206.IN0
WIB_data[1] => Mux214.IN0
WIB_data[1] => Mux222.IN0
WIB_data[1] => Mux230.IN0
WIB_data[1] => Mux238.IN0
WIB_data[1] => Mux246.IN0
WIB_data[1] => Mux254.IN0
WIB_data[1] => Mux262.IN0
WIB_data[1] => Mux270.IN0
WIB_data[1] => Mux278.IN0
WIB_data[1] => Mux286.IN0
WIB_data[1] => Mux294.IN0
WIB_data[1] => Mux302.IN0
WIB_data[1] => Mux310.IN0
WIB_data[1] => Mux318.IN0
WIB_data[1] => Mux326.IN0
WIB_data[1] => Mux334.IN0
WIB_data[1] => Mux342.IN0
WIB_data[1] => Mux350.IN0
WIB_data[1] => Mux358.IN0
WIB_data[1] => Mux366.IN0
WIB_data[1] => Mux374.IN0
WIB_data[1] => Mux382.IN0
WIB_data[1] => Mux390.IN0
WIB_data[1] => Mux398.IN0
WIB_data[1] => Mux406.IN0
WIB_data[1] => Mux414.IN0
WIB_data[1] => Mux422.IN0
WIB_data[1] => Mux430.IN0
WIB_data[1] => Mux438.IN0
WIB_data[1] => Mux446.IN0
WIB_data[1] => Mux454.IN0
WIB_data[1] => Mux462.IN0
WIB_data[1] => Mux470.IN0
WIB_data[1] => Mux478.IN0
WIB_data[1] => Mux486.IN0
WIB_data[1] => Mux494.IN0
WIB_data[2] => Mux5.IN255
WIB_data[2] => Mux13.IN0
WIB_data[2] => Mux21.IN0
WIB_data[2] => Mux29.IN0
WIB_data[2] => Mux37.IN0
WIB_data[2] => Mux45.IN0
WIB_data[2] => Mux53.IN0
WIB_data[2] => Mux61.IN0
WIB_data[2] => Mux69.IN0
WIB_data[2] => Mux77.IN0
WIB_data[2] => Mux85.IN0
WIB_data[2] => Mux93.IN0
WIB_data[2] => Mux101.IN0
WIB_data[2] => Mux109.IN0
WIB_data[2] => Mux117.IN0
WIB_data[2] => Mux125.IN0
WIB_data[2] => Mux133.IN0
WIB_data[2] => Mux141.IN0
WIB_data[2] => Mux149.IN0
WIB_data[2] => Mux157.IN0
WIB_data[2] => Mux165.IN0
WIB_data[2] => Mux173.IN0
WIB_data[2] => Mux181.IN0
WIB_data[2] => Mux189.IN0
WIB_data[2] => Mux197.IN0
WIB_data[2] => Mux205.IN0
WIB_data[2] => Mux213.IN0
WIB_data[2] => Mux221.IN0
WIB_data[2] => Mux229.IN0
WIB_data[2] => Mux237.IN0
WIB_data[2] => Mux245.IN0
WIB_data[2] => Mux253.IN0
WIB_data[2] => Mux261.IN0
WIB_data[2] => Mux269.IN0
WIB_data[2] => Mux277.IN0
WIB_data[2] => Mux285.IN0
WIB_data[2] => Mux293.IN0
WIB_data[2] => Mux301.IN0
WIB_data[2] => Mux309.IN0
WIB_data[2] => Mux317.IN0
WIB_data[2] => Mux325.IN0
WIB_data[2] => Mux333.IN0
WIB_data[2] => Mux341.IN0
WIB_data[2] => Mux349.IN0
WIB_data[2] => Mux357.IN0
WIB_data[2] => Mux365.IN0
WIB_data[2] => Mux373.IN0
WIB_data[2] => Mux381.IN0
WIB_data[2] => Mux389.IN0
WIB_data[2] => Mux397.IN0
WIB_data[2] => Mux405.IN0
WIB_data[2] => Mux413.IN0
WIB_data[2] => Mux421.IN0
WIB_data[2] => Mux429.IN0
WIB_data[2] => Mux437.IN0
WIB_data[2] => Mux445.IN0
WIB_data[2] => Mux453.IN0
WIB_data[2] => Mux461.IN0
WIB_data[2] => Mux469.IN0
WIB_data[2] => Mux477.IN0
WIB_data[2] => Mux485.IN0
WIB_data[2] => Mux493.IN0
WIB_data[3] => Mux4.IN255
WIB_data[3] => Mux12.IN0
WIB_data[3] => Mux20.IN0
WIB_data[3] => Mux28.IN0
WIB_data[3] => Mux36.IN0
WIB_data[3] => Mux44.IN0
WIB_data[3] => Mux52.IN0
WIB_data[3] => Mux60.IN0
WIB_data[3] => Mux68.IN0
WIB_data[3] => Mux76.IN0
WIB_data[3] => Mux84.IN0
WIB_data[3] => Mux92.IN0
WIB_data[3] => Mux100.IN0
WIB_data[3] => Mux108.IN0
WIB_data[3] => Mux116.IN0
WIB_data[3] => Mux124.IN0
WIB_data[3] => Mux132.IN0
WIB_data[3] => Mux140.IN0
WIB_data[3] => Mux148.IN0
WIB_data[3] => Mux156.IN0
WIB_data[3] => Mux164.IN0
WIB_data[3] => Mux172.IN0
WIB_data[3] => Mux180.IN0
WIB_data[3] => Mux188.IN0
WIB_data[3] => Mux196.IN0
WIB_data[3] => Mux204.IN0
WIB_data[3] => Mux212.IN0
WIB_data[3] => Mux220.IN0
WIB_data[3] => Mux228.IN0
WIB_data[3] => Mux236.IN0
WIB_data[3] => Mux244.IN0
WIB_data[3] => Mux252.IN0
WIB_data[3] => Mux260.IN0
WIB_data[3] => Mux268.IN0
WIB_data[3] => Mux276.IN0
WIB_data[3] => Mux284.IN0
WIB_data[3] => Mux292.IN0
WIB_data[3] => Mux300.IN0
WIB_data[3] => Mux308.IN0
WIB_data[3] => Mux316.IN0
WIB_data[3] => Mux324.IN0
WIB_data[3] => Mux332.IN0
WIB_data[3] => Mux340.IN0
WIB_data[3] => Mux348.IN0
WIB_data[3] => Mux356.IN0
WIB_data[3] => Mux364.IN0
WIB_data[3] => Mux372.IN0
WIB_data[3] => Mux380.IN0
WIB_data[3] => Mux388.IN0
WIB_data[3] => Mux396.IN0
WIB_data[3] => Mux404.IN0
WIB_data[3] => Mux412.IN0
WIB_data[3] => Mux420.IN0
WIB_data[3] => Mux428.IN0
WIB_data[3] => Mux436.IN0
WIB_data[3] => Mux444.IN0
WIB_data[3] => Mux452.IN0
WIB_data[3] => Mux460.IN0
WIB_data[3] => Mux468.IN0
WIB_data[3] => Mux476.IN0
WIB_data[3] => Mux484.IN0
WIB_data[3] => Mux492.IN0
WIB_data[4] => Mux3.IN255
WIB_data[4] => Mux11.IN0
WIB_data[4] => Mux19.IN0
WIB_data[4] => Mux27.IN0
WIB_data[4] => Mux35.IN0
WIB_data[4] => Mux43.IN0
WIB_data[4] => Mux51.IN0
WIB_data[4] => Mux59.IN0
WIB_data[4] => Mux67.IN0
WIB_data[4] => Mux75.IN0
WIB_data[4] => Mux83.IN0
WIB_data[4] => Mux91.IN0
WIB_data[4] => Mux99.IN0
WIB_data[4] => Mux107.IN0
WIB_data[4] => Mux115.IN0
WIB_data[4] => Mux123.IN0
WIB_data[4] => Mux131.IN0
WIB_data[4] => Mux139.IN0
WIB_data[4] => Mux147.IN0
WIB_data[4] => Mux155.IN0
WIB_data[4] => Mux163.IN0
WIB_data[4] => Mux171.IN0
WIB_data[4] => Mux179.IN0
WIB_data[4] => Mux187.IN0
WIB_data[4] => Mux195.IN0
WIB_data[4] => Mux203.IN0
WIB_data[4] => Mux211.IN0
WIB_data[4] => Mux219.IN0
WIB_data[4] => Mux227.IN0
WIB_data[4] => Mux235.IN0
WIB_data[4] => Mux243.IN0
WIB_data[4] => Mux251.IN0
WIB_data[4] => Mux259.IN0
WIB_data[4] => Mux267.IN0
WIB_data[4] => Mux275.IN0
WIB_data[4] => Mux283.IN0
WIB_data[4] => Mux291.IN0
WIB_data[4] => Mux299.IN0
WIB_data[4] => Mux307.IN0
WIB_data[4] => Mux315.IN0
WIB_data[4] => Mux323.IN0
WIB_data[4] => Mux331.IN0
WIB_data[4] => Mux339.IN0
WIB_data[4] => Mux347.IN0
WIB_data[4] => Mux355.IN0
WIB_data[4] => Mux363.IN0
WIB_data[4] => Mux371.IN0
WIB_data[4] => Mux379.IN0
WIB_data[4] => Mux387.IN0
WIB_data[4] => Mux395.IN0
WIB_data[4] => Mux403.IN0
WIB_data[4] => Mux411.IN0
WIB_data[4] => Mux419.IN0
WIB_data[4] => Mux427.IN0
WIB_data[4] => Mux435.IN0
WIB_data[4] => Mux443.IN0
WIB_data[4] => Mux451.IN0
WIB_data[4] => Mux459.IN0
WIB_data[4] => Mux467.IN0
WIB_data[4] => Mux475.IN0
WIB_data[4] => Mux483.IN0
WIB_data[4] => Mux491.IN0
WIB_data[5] => Mux2.IN255
WIB_data[5] => Mux10.IN0
WIB_data[5] => Mux18.IN0
WIB_data[5] => Mux26.IN0
WIB_data[5] => Mux34.IN0
WIB_data[5] => Mux42.IN0
WIB_data[5] => Mux50.IN0
WIB_data[5] => Mux58.IN0
WIB_data[5] => Mux66.IN0
WIB_data[5] => Mux74.IN0
WIB_data[5] => Mux82.IN0
WIB_data[5] => Mux90.IN0
WIB_data[5] => Mux98.IN0
WIB_data[5] => Mux106.IN0
WIB_data[5] => Mux114.IN0
WIB_data[5] => Mux122.IN0
WIB_data[5] => Mux130.IN0
WIB_data[5] => Mux138.IN0
WIB_data[5] => Mux146.IN0
WIB_data[5] => Mux154.IN0
WIB_data[5] => Mux162.IN0
WIB_data[5] => Mux170.IN0
WIB_data[5] => Mux178.IN0
WIB_data[5] => Mux186.IN0
WIB_data[5] => Mux194.IN0
WIB_data[5] => Mux202.IN0
WIB_data[5] => Mux210.IN0
WIB_data[5] => Mux218.IN0
WIB_data[5] => Mux226.IN0
WIB_data[5] => Mux234.IN0
WIB_data[5] => Mux242.IN0
WIB_data[5] => Mux250.IN0
WIB_data[5] => Mux258.IN0
WIB_data[5] => Mux266.IN0
WIB_data[5] => Mux274.IN0
WIB_data[5] => Mux282.IN0
WIB_data[5] => Mux290.IN0
WIB_data[5] => Mux298.IN0
WIB_data[5] => Mux306.IN0
WIB_data[5] => Mux314.IN0
WIB_data[5] => Mux322.IN0
WIB_data[5] => Mux330.IN0
WIB_data[5] => Mux338.IN0
WIB_data[5] => Mux346.IN0
WIB_data[5] => Mux354.IN0
WIB_data[5] => Mux362.IN0
WIB_data[5] => Mux370.IN0
WIB_data[5] => Mux378.IN0
WIB_data[5] => Mux386.IN0
WIB_data[5] => Mux394.IN0
WIB_data[5] => Mux402.IN0
WIB_data[5] => Mux410.IN0
WIB_data[5] => Mux418.IN0
WIB_data[5] => Mux426.IN0
WIB_data[5] => Mux434.IN0
WIB_data[5] => Mux442.IN0
WIB_data[5] => Mux450.IN0
WIB_data[5] => Mux458.IN0
WIB_data[5] => Mux466.IN0
WIB_data[5] => Mux474.IN0
WIB_data[5] => Mux482.IN0
WIB_data[5] => Mux490.IN0
WIB_data[6] => Mux1.IN255
WIB_data[6] => Mux9.IN0
WIB_data[6] => Mux17.IN0
WIB_data[6] => Mux25.IN0
WIB_data[6] => Mux33.IN0
WIB_data[6] => Mux41.IN0
WIB_data[6] => Mux49.IN0
WIB_data[6] => Mux57.IN0
WIB_data[6] => Mux65.IN0
WIB_data[6] => Mux73.IN0
WIB_data[6] => Mux81.IN0
WIB_data[6] => Mux89.IN0
WIB_data[6] => Mux97.IN0
WIB_data[6] => Mux105.IN0
WIB_data[6] => Mux113.IN0
WIB_data[6] => Mux121.IN0
WIB_data[6] => Mux129.IN0
WIB_data[6] => Mux137.IN0
WIB_data[6] => Mux145.IN0
WIB_data[6] => Mux153.IN0
WIB_data[6] => Mux161.IN0
WIB_data[6] => Mux169.IN0
WIB_data[6] => Mux177.IN0
WIB_data[6] => Mux185.IN0
WIB_data[6] => Mux193.IN0
WIB_data[6] => Mux201.IN0
WIB_data[6] => Mux209.IN0
WIB_data[6] => Mux217.IN0
WIB_data[6] => Mux225.IN0
WIB_data[6] => Mux233.IN0
WIB_data[6] => Mux241.IN0
WIB_data[6] => Mux249.IN0
WIB_data[6] => Mux257.IN0
WIB_data[6] => Mux265.IN0
WIB_data[6] => Mux273.IN0
WIB_data[6] => Mux281.IN0
WIB_data[6] => Mux289.IN0
WIB_data[6] => Mux297.IN0
WIB_data[6] => Mux305.IN0
WIB_data[6] => Mux313.IN0
WIB_data[6] => Mux321.IN0
WIB_data[6] => Mux329.IN0
WIB_data[6] => Mux337.IN0
WIB_data[6] => Mux345.IN0
WIB_data[6] => Mux353.IN0
WIB_data[6] => Mux361.IN0
WIB_data[6] => Mux369.IN0
WIB_data[6] => Mux377.IN0
WIB_data[6] => Mux385.IN0
WIB_data[6] => Mux393.IN0
WIB_data[6] => Mux401.IN0
WIB_data[6] => Mux409.IN0
WIB_data[6] => Mux417.IN0
WIB_data[6] => Mux425.IN0
WIB_data[6] => Mux433.IN0
WIB_data[6] => Mux441.IN0
WIB_data[6] => Mux449.IN0
WIB_data[6] => Mux457.IN0
WIB_data[6] => Mux465.IN0
WIB_data[6] => Mux473.IN0
WIB_data[6] => Mux481.IN0
WIB_data[6] => Mux489.IN0
WIB_data[7] => Mux0.IN255
WIB_data[7] => Mux8.IN0
WIB_data[7] => Mux16.IN0
WIB_data[7] => Mux24.IN0
WIB_data[7] => Mux32.IN0
WIB_data[7] => Mux40.IN0
WIB_data[7] => Mux48.IN0
WIB_data[7] => Mux56.IN0
WIB_data[7] => Mux64.IN0
WIB_data[7] => Mux72.IN0
WIB_data[7] => Mux80.IN0
WIB_data[7] => Mux88.IN0
WIB_data[7] => Mux96.IN0
WIB_data[7] => Mux104.IN0
WIB_data[7] => Mux112.IN0
WIB_data[7] => Mux120.IN0
WIB_data[7] => Mux128.IN0
WIB_data[7] => Mux136.IN0
WIB_data[7] => Mux144.IN0
WIB_data[7] => Mux152.IN0
WIB_data[7] => Mux160.IN0
WIB_data[7] => Mux168.IN0
WIB_data[7] => Mux176.IN0
WIB_data[7] => Mux184.IN0
WIB_data[7] => Mux192.IN0
WIB_data[7] => Mux200.IN0
WIB_data[7] => Mux208.IN0
WIB_data[7] => Mux216.IN0
WIB_data[7] => Mux224.IN0
WIB_data[7] => Mux232.IN0
WIB_data[7] => Mux240.IN0
WIB_data[7] => Mux248.IN0
WIB_data[7] => Mux256.IN0
WIB_data[7] => Mux264.IN0
WIB_data[7] => Mux272.IN0
WIB_data[7] => Mux280.IN0
WIB_data[7] => Mux288.IN0
WIB_data[7] => Mux296.IN0
WIB_data[7] => Mux304.IN0
WIB_data[7] => Mux312.IN0
WIB_data[7] => Mux320.IN0
WIB_data[7] => Mux328.IN0
WIB_data[7] => Mux336.IN0
WIB_data[7] => Mux344.IN0
WIB_data[7] => Mux352.IN0
WIB_data[7] => Mux360.IN0
WIB_data[7] => Mux368.IN0
WIB_data[7] => Mux376.IN0
WIB_data[7] => Mux384.IN0
WIB_data[7] => Mux392.IN0
WIB_data[7] => Mux400.IN0
WIB_data[7] => Mux408.IN0
WIB_data[7] => Mux416.IN0
WIB_data[7] => Mux424.IN0
WIB_data[7] => Mux432.IN0
WIB_data[7] => Mux440.IN0
WIB_data[7] => Mux448.IN0
WIB_data[7] => Mux456.IN0
WIB_data[7] => Mux464.IN0
WIB_data[7] => Mux472.IN0
WIB_data[7] => Mux480.IN0
WIB_data[7] => Mux488.IN0
WIB_WR_address[0] => Mux0.IN263
WIB_WR_address[0] => Mux1.IN263
WIB_WR_address[0] => Mux2.IN263
WIB_WR_address[0] => Mux3.IN263
WIB_WR_address[0] => Mux4.IN263
WIB_WR_address[0] => Mux5.IN263
WIB_WR_address[0] => Mux6.IN263
WIB_WR_address[0] => Mux7.IN263
WIB_WR_address[0] => Mux8.IN8
WIB_WR_address[0] => Mux9.IN8
WIB_WR_address[0] => Mux10.IN8
WIB_WR_address[0] => Mux11.IN8
WIB_WR_address[0] => Mux12.IN8
WIB_WR_address[0] => Mux13.IN8
WIB_WR_address[0] => Mux14.IN8
WIB_WR_address[0] => Mux15.IN8
WIB_WR_address[0] => Mux16.IN8
WIB_WR_address[0] => Mux17.IN8
WIB_WR_address[0] => Mux18.IN8
WIB_WR_address[0] => Mux19.IN8
WIB_WR_address[0] => Mux20.IN8
WIB_WR_address[0] => Mux21.IN8
WIB_WR_address[0] => Mux22.IN8
WIB_WR_address[0] => Mux23.IN8
WIB_WR_address[0] => Mux24.IN8
WIB_WR_address[0] => Mux25.IN8
WIB_WR_address[0] => Mux26.IN8
WIB_WR_address[0] => Mux27.IN8
WIB_WR_address[0] => Mux28.IN8
WIB_WR_address[0] => Mux29.IN8
WIB_WR_address[0] => Mux30.IN8
WIB_WR_address[0] => Mux31.IN8
WIB_WR_address[0] => Mux32.IN8
WIB_WR_address[0] => Mux33.IN8
WIB_WR_address[0] => Mux34.IN8
WIB_WR_address[0] => Mux35.IN8
WIB_WR_address[0] => Mux36.IN8
WIB_WR_address[0] => Mux37.IN8
WIB_WR_address[0] => Mux38.IN8
WIB_WR_address[0] => Mux39.IN8
WIB_WR_address[0] => Mux40.IN8
WIB_WR_address[0] => Mux41.IN8
WIB_WR_address[0] => Mux42.IN8
WIB_WR_address[0] => Mux43.IN8
WIB_WR_address[0] => Mux44.IN8
WIB_WR_address[0] => Mux45.IN8
WIB_WR_address[0] => Mux46.IN8
WIB_WR_address[0] => Mux47.IN8
WIB_WR_address[0] => Mux48.IN8
WIB_WR_address[0] => Mux49.IN8
WIB_WR_address[0] => Mux50.IN8
WIB_WR_address[0] => Mux51.IN8
WIB_WR_address[0] => Mux52.IN8
WIB_WR_address[0] => Mux53.IN8
WIB_WR_address[0] => Mux54.IN8
WIB_WR_address[0] => Mux55.IN8
WIB_WR_address[0] => Mux56.IN8
WIB_WR_address[0] => Mux57.IN8
WIB_WR_address[0] => Mux58.IN8
WIB_WR_address[0] => Mux59.IN8
WIB_WR_address[0] => Mux60.IN8
WIB_WR_address[0] => Mux61.IN8
WIB_WR_address[0] => Mux62.IN8
WIB_WR_address[0] => Mux63.IN8
WIB_WR_address[0] => Mux64.IN8
WIB_WR_address[0] => Mux65.IN8
WIB_WR_address[0] => Mux66.IN8
WIB_WR_address[0] => Mux67.IN8
WIB_WR_address[0] => Mux68.IN8
WIB_WR_address[0] => Mux69.IN8
WIB_WR_address[0] => Mux70.IN8
WIB_WR_address[0] => Mux71.IN8
WIB_WR_address[0] => Mux72.IN8
WIB_WR_address[0] => Mux73.IN8
WIB_WR_address[0] => Mux74.IN8
WIB_WR_address[0] => Mux75.IN8
WIB_WR_address[0] => Mux76.IN8
WIB_WR_address[0] => Mux77.IN8
WIB_WR_address[0] => Mux78.IN8
WIB_WR_address[0] => Mux79.IN8
WIB_WR_address[0] => Mux80.IN8
WIB_WR_address[0] => Mux81.IN8
WIB_WR_address[0] => Mux82.IN8
WIB_WR_address[0] => Mux83.IN8
WIB_WR_address[0] => Mux84.IN8
WIB_WR_address[0] => Mux85.IN8
WIB_WR_address[0] => Mux86.IN8
WIB_WR_address[0] => Mux87.IN8
WIB_WR_address[0] => Mux88.IN8
WIB_WR_address[0] => Mux89.IN8
WIB_WR_address[0] => Mux90.IN8
WIB_WR_address[0] => Mux91.IN8
WIB_WR_address[0] => Mux92.IN8
WIB_WR_address[0] => Mux93.IN8
WIB_WR_address[0] => Mux94.IN8
WIB_WR_address[0] => Mux95.IN8
WIB_WR_address[0] => Mux96.IN8
WIB_WR_address[0] => Mux97.IN8
WIB_WR_address[0] => Mux98.IN8
WIB_WR_address[0] => Mux99.IN8
WIB_WR_address[0] => Mux100.IN8
WIB_WR_address[0] => Mux101.IN8
WIB_WR_address[0] => Mux102.IN8
WIB_WR_address[0] => Mux103.IN8
WIB_WR_address[0] => Mux104.IN8
WIB_WR_address[0] => Mux105.IN8
WIB_WR_address[0] => Mux106.IN8
WIB_WR_address[0] => Mux107.IN8
WIB_WR_address[0] => Mux108.IN8
WIB_WR_address[0] => Mux109.IN8
WIB_WR_address[0] => Mux110.IN8
WIB_WR_address[0] => Mux111.IN8
WIB_WR_address[0] => Mux112.IN8
WIB_WR_address[0] => Mux113.IN8
WIB_WR_address[0] => Mux114.IN8
WIB_WR_address[0] => Mux115.IN8
WIB_WR_address[0] => Mux116.IN8
WIB_WR_address[0] => Mux117.IN8
WIB_WR_address[0] => Mux118.IN8
WIB_WR_address[0] => Mux119.IN8
WIB_WR_address[0] => Mux120.IN8
WIB_WR_address[0] => Mux121.IN8
WIB_WR_address[0] => Mux122.IN8
WIB_WR_address[0] => Mux123.IN8
WIB_WR_address[0] => Mux124.IN8
WIB_WR_address[0] => Mux125.IN8
WIB_WR_address[0] => Mux126.IN8
WIB_WR_address[0] => Mux127.IN8
WIB_WR_address[0] => Mux128.IN8
WIB_WR_address[0] => Mux129.IN8
WIB_WR_address[0] => Mux130.IN8
WIB_WR_address[0] => Mux131.IN8
WIB_WR_address[0] => Mux132.IN8
WIB_WR_address[0] => Mux133.IN8
WIB_WR_address[0] => Mux134.IN8
WIB_WR_address[0] => Mux135.IN8
WIB_WR_address[0] => Mux136.IN8
WIB_WR_address[0] => Mux137.IN8
WIB_WR_address[0] => Mux138.IN8
WIB_WR_address[0] => Mux139.IN8
WIB_WR_address[0] => Mux140.IN8
WIB_WR_address[0] => Mux141.IN8
WIB_WR_address[0] => Mux142.IN8
WIB_WR_address[0] => Mux143.IN8
WIB_WR_address[0] => Mux144.IN8
WIB_WR_address[0] => Mux145.IN8
WIB_WR_address[0] => Mux146.IN8
WIB_WR_address[0] => Mux147.IN8
WIB_WR_address[0] => Mux148.IN8
WIB_WR_address[0] => Mux149.IN8
WIB_WR_address[0] => Mux150.IN8
WIB_WR_address[0] => Mux151.IN8
WIB_WR_address[0] => Mux152.IN8
WIB_WR_address[0] => Mux153.IN8
WIB_WR_address[0] => Mux154.IN8
WIB_WR_address[0] => Mux155.IN8
WIB_WR_address[0] => Mux156.IN8
WIB_WR_address[0] => Mux157.IN8
WIB_WR_address[0] => Mux158.IN8
WIB_WR_address[0] => Mux159.IN8
WIB_WR_address[0] => Mux160.IN8
WIB_WR_address[0] => Mux161.IN8
WIB_WR_address[0] => Mux162.IN8
WIB_WR_address[0] => Mux163.IN8
WIB_WR_address[0] => Mux164.IN8
WIB_WR_address[0] => Mux165.IN8
WIB_WR_address[0] => Mux166.IN8
WIB_WR_address[0] => Mux167.IN8
WIB_WR_address[0] => Mux168.IN8
WIB_WR_address[0] => Mux169.IN8
WIB_WR_address[0] => Mux170.IN8
WIB_WR_address[0] => Mux171.IN8
WIB_WR_address[0] => Mux172.IN8
WIB_WR_address[0] => Mux173.IN8
WIB_WR_address[0] => Mux174.IN8
WIB_WR_address[0] => Mux175.IN8
WIB_WR_address[0] => Mux176.IN8
WIB_WR_address[0] => Mux177.IN8
WIB_WR_address[0] => Mux178.IN8
WIB_WR_address[0] => Mux179.IN8
WIB_WR_address[0] => Mux180.IN8
WIB_WR_address[0] => Mux181.IN8
WIB_WR_address[0] => Mux182.IN8
WIB_WR_address[0] => Mux183.IN8
WIB_WR_address[0] => Mux184.IN8
WIB_WR_address[0] => Mux185.IN8
WIB_WR_address[0] => Mux186.IN8
WIB_WR_address[0] => Mux187.IN8
WIB_WR_address[0] => Mux188.IN8
WIB_WR_address[0] => Mux189.IN8
WIB_WR_address[0] => Mux190.IN8
WIB_WR_address[0] => Mux191.IN8
WIB_WR_address[0] => Mux192.IN8
WIB_WR_address[0] => Mux193.IN8
WIB_WR_address[0] => Mux194.IN8
WIB_WR_address[0] => Mux195.IN8
WIB_WR_address[0] => Mux196.IN8
WIB_WR_address[0] => Mux197.IN8
WIB_WR_address[0] => Mux198.IN8
WIB_WR_address[0] => Mux199.IN8
WIB_WR_address[0] => Mux200.IN8
WIB_WR_address[0] => Mux201.IN8
WIB_WR_address[0] => Mux202.IN8
WIB_WR_address[0] => Mux203.IN8
WIB_WR_address[0] => Mux204.IN8
WIB_WR_address[0] => Mux205.IN8
WIB_WR_address[0] => Mux206.IN8
WIB_WR_address[0] => Mux207.IN8
WIB_WR_address[0] => Mux208.IN8
WIB_WR_address[0] => Mux209.IN8
WIB_WR_address[0] => Mux210.IN8
WIB_WR_address[0] => Mux211.IN8
WIB_WR_address[0] => Mux212.IN8
WIB_WR_address[0] => Mux213.IN8
WIB_WR_address[0] => Mux214.IN8
WIB_WR_address[0] => Mux215.IN8
WIB_WR_address[0] => Mux216.IN8
WIB_WR_address[0] => Mux217.IN8
WIB_WR_address[0] => Mux218.IN8
WIB_WR_address[0] => Mux219.IN8
WIB_WR_address[0] => Mux220.IN8
WIB_WR_address[0] => Mux221.IN8
WIB_WR_address[0] => Mux222.IN8
WIB_WR_address[0] => Mux223.IN8
WIB_WR_address[0] => Mux224.IN8
WIB_WR_address[0] => Mux225.IN8
WIB_WR_address[0] => Mux226.IN8
WIB_WR_address[0] => Mux227.IN8
WIB_WR_address[0] => Mux228.IN8
WIB_WR_address[0] => Mux229.IN8
WIB_WR_address[0] => Mux230.IN8
WIB_WR_address[0] => Mux231.IN8
WIB_WR_address[0] => Mux232.IN8
WIB_WR_address[0] => Mux233.IN8
WIB_WR_address[0] => Mux234.IN8
WIB_WR_address[0] => Mux235.IN8
WIB_WR_address[0] => Mux236.IN8
WIB_WR_address[0] => Mux237.IN8
WIB_WR_address[0] => Mux238.IN8
WIB_WR_address[0] => Mux239.IN8
WIB_WR_address[0] => Mux240.IN8
WIB_WR_address[0] => Mux241.IN8
WIB_WR_address[0] => Mux242.IN8
WIB_WR_address[0] => Mux243.IN8
WIB_WR_address[0] => Mux244.IN8
WIB_WR_address[0] => Mux245.IN8
WIB_WR_address[0] => Mux246.IN8
WIB_WR_address[0] => Mux247.IN8
WIB_WR_address[0] => Mux248.IN8
WIB_WR_address[0] => Mux249.IN8
WIB_WR_address[0] => Mux250.IN8
WIB_WR_address[0] => Mux251.IN8
WIB_WR_address[0] => Mux252.IN8
WIB_WR_address[0] => Mux253.IN8
WIB_WR_address[0] => Mux254.IN8
WIB_WR_address[0] => Mux255.IN8
WIB_WR_address[0] => Mux256.IN8
WIB_WR_address[0] => Mux257.IN8
WIB_WR_address[0] => Mux258.IN8
WIB_WR_address[0] => Mux259.IN8
WIB_WR_address[0] => Mux260.IN8
WIB_WR_address[0] => Mux261.IN8
WIB_WR_address[0] => Mux262.IN8
WIB_WR_address[0] => Mux263.IN8
WIB_WR_address[0] => Mux264.IN8
WIB_WR_address[0] => Mux265.IN8
WIB_WR_address[0] => Mux266.IN8
WIB_WR_address[0] => Mux267.IN8
WIB_WR_address[0] => Mux268.IN8
WIB_WR_address[0] => Mux269.IN8
WIB_WR_address[0] => Mux270.IN8
WIB_WR_address[0] => Mux271.IN8
WIB_WR_address[0] => Mux272.IN8
WIB_WR_address[0] => Mux273.IN8
WIB_WR_address[0] => Mux274.IN8
WIB_WR_address[0] => Mux275.IN8
WIB_WR_address[0] => Mux276.IN8
WIB_WR_address[0] => Mux277.IN8
WIB_WR_address[0] => Mux278.IN8
WIB_WR_address[0] => Mux279.IN8
WIB_WR_address[0] => Mux280.IN8
WIB_WR_address[0] => Mux281.IN8
WIB_WR_address[0] => Mux282.IN8
WIB_WR_address[0] => Mux283.IN8
WIB_WR_address[0] => Mux284.IN8
WIB_WR_address[0] => Mux285.IN8
WIB_WR_address[0] => Mux286.IN8
WIB_WR_address[0] => Mux287.IN8
WIB_WR_address[0] => Mux288.IN8
WIB_WR_address[0] => Mux289.IN8
WIB_WR_address[0] => Mux290.IN8
WIB_WR_address[0] => Mux291.IN8
WIB_WR_address[0] => Mux292.IN8
WIB_WR_address[0] => Mux293.IN8
WIB_WR_address[0] => Mux294.IN8
WIB_WR_address[0] => Mux295.IN8
WIB_WR_address[0] => Mux296.IN8
WIB_WR_address[0] => Mux297.IN8
WIB_WR_address[0] => Mux298.IN8
WIB_WR_address[0] => Mux299.IN8
WIB_WR_address[0] => Mux300.IN8
WIB_WR_address[0] => Mux301.IN8
WIB_WR_address[0] => Mux302.IN8
WIB_WR_address[0] => Mux303.IN8
WIB_WR_address[0] => Mux304.IN8
WIB_WR_address[0] => Mux305.IN8
WIB_WR_address[0] => Mux306.IN8
WIB_WR_address[0] => Mux307.IN8
WIB_WR_address[0] => Mux308.IN8
WIB_WR_address[0] => Mux309.IN8
WIB_WR_address[0] => Mux310.IN8
WIB_WR_address[0] => Mux311.IN8
WIB_WR_address[0] => Mux312.IN8
WIB_WR_address[0] => Mux313.IN8
WIB_WR_address[0] => Mux314.IN8
WIB_WR_address[0] => Mux315.IN8
WIB_WR_address[0] => Mux316.IN8
WIB_WR_address[0] => Mux317.IN8
WIB_WR_address[0] => Mux318.IN8
WIB_WR_address[0] => Mux319.IN8
WIB_WR_address[0] => Mux320.IN8
WIB_WR_address[0] => Mux321.IN8
WIB_WR_address[0] => Mux322.IN8
WIB_WR_address[0] => Mux323.IN8
WIB_WR_address[0] => Mux324.IN8
WIB_WR_address[0] => Mux325.IN8
WIB_WR_address[0] => Mux326.IN8
WIB_WR_address[0] => Mux327.IN8
WIB_WR_address[0] => Mux328.IN8
WIB_WR_address[0] => Mux329.IN8
WIB_WR_address[0] => Mux330.IN8
WIB_WR_address[0] => Mux331.IN8
WIB_WR_address[0] => Mux332.IN8
WIB_WR_address[0] => Mux333.IN8
WIB_WR_address[0] => Mux334.IN8
WIB_WR_address[0] => Mux335.IN8
WIB_WR_address[0] => Mux336.IN8
WIB_WR_address[0] => Mux337.IN8
WIB_WR_address[0] => Mux338.IN8
WIB_WR_address[0] => Mux339.IN8
WIB_WR_address[0] => Mux340.IN8
WIB_WR_address[0] => Mux341.IN8
WIB_WR_address[0] => Mux342.IN8
WIB_WR_address[0] => Mux343.IN8
WIB_WR_address[0] => Mux344.IN8
WIB_WR_address[0] => Mux345.IN8
WIB_WR_address[0] => Mux346.IN8
WIB_WR_address[0] => Mux347.IN8
WIB_WR_address[0] => Mux348.IN8
WIB_WR_address[0] => Mux349.IN8
WIB_WR_address[0] => Mux350.IN8
WIB_WR_address[0] => Mux351.IN8
WIB_WR_address[0] => Mux352.IN8
WIB_WR_address[0] => Mux353.IN8
WIB_WR_address[0] => Mux354.IN8
WIB_WR_address[0] => Mux355.IN8
WIB_WR_address[0] => Mux356.IN8
WIB_WR_address[0] => Mux357.IN8
WIB_WR_address[0] => Mux358.IN8
WIB_WR_address[0] => Mux359.IN8
WIB_WR_address[0] => Mux360.IN8
WIB_WR_address[0] => Mux361.IN8
WIB_WR_address[0] => Mux362.IN8
WIB_WR_address[0] => Mux363.IN8
WIB_WR_address[0] => Mux364.IN8
WIB_WR_address[0] => Mux365.IN8
WIB_WR_address[0] => Mux366.IN8
WIB_WR_address[0] => Mux367.IN8
WIB_WR_address[0] => Mux368.IN8
WIB_WR_address[0] => Mux369.IN8
WIB_WR_address[0] => Mux370.IN8
WIB_WR_address[0] => Mux371.IN8
WIB_WR_address[0] => Mux372.IN8
WIB_WR_address[0] => Mux373.IN8
WIB_WR_address[0] => Mux374.IN8
WIB_WR_address[0] => Mux375.IN8
WIB_WR_address[0] => Mux376.IN8
WIB_WR_address[0] => Mux377.IN8
WIB_WR_address[0] => Mux378.IN8
WIB_WR_address[0] => Mux379.IN8
WIB_WR_address[0] => Mux380.IN8
WIB_WR_address[0] => Mux381.IN8
WIB_WR_address[0] => Mux382.IN8
WIB_WR_address[0] => Mux383.IN8
WIB_WR_address[0] => Mux384.IN8
WIB_WR_address[0] => Mux385.IN8
WIB_WR_address[0] => Mux386.IN8
WIB_WR_address[0] => Mux387.IN8
WIB_WR_address[0] => Mux388.IN8
WIB_WR_address[0] => Mux389.IN8
WIB_WR_address[0] => Mux390.IN8
WIB_WR_address[0] => Mux391.IN8
WIB_WR_address[0] => Mux392.IN8
WIB_WR_address[0] => Mux393.IN8
WIB_WR_address[0] => Mux394.IN8
WIB_WR_address[0] => Mux395.IN8
WIB_WR_address[0] => Mux396.IN8
WIB_WR_address[0] => Mux397.IN8
WIB_WR_address[0] => Mux398.IN8
WIB_WR_address[0] => Mux399.IN8
WIB_WR_address[0] => Mux400.IN8
WIB_WR_address[0] => Mux401.IN8
WIB_WR_address[0] => Mux402.IN8
WIB_WR_address[0] => Mux403.IN8
WIB_WR_address[0] => Mux404.IN8
WIB_WR_address[0] => Mux405.IN8
WIB_WR_address[0] => Mux406.IN8
WIB_WR_address[0] => Mux407.IN8
WIB_WR_address[0] => Mux408.IN8
WIB_WR_address[0] => Mux409.IN8
WIB_WR_address[0] => Mux410.IN8
WIB_WR_address[0] => Mux411.IN8
WIB_WR_address[0] => Mux412.IN8
WIB_WR_address[0] => Mux413.IN8
WIB_WR_address[0] => Mux414.IN8
WIB_WR_address[0] => Mux415.IN8
WIB_WR_address[0] => Mux416.IN8
WIB_WR_address[0] => Mux417.IN8
WIB_WR_address[0] => Mux418.IN8
WIB_WR_address[0] => Mux419.IN8
WIB_WR_address[0] => Mux420.IN8
WIB_WR_address[0] => Mux421.IN8
WIB_WR_address[0] => Mux422.IN8
WIB_WR_address[0] => Mux423.IN8
WIB_WR_address[0] => Mux424.IN8
WIB_WR_address[0] => Mux425.IN8
WIB_WR_address[0] => Mux426.IN8
WIB_WR_address[0] => Mux427.IN8
WIB_WR_address[0] => Mux428.IN8
WIB_WR_address[0] => Mux429.IN8
WIB_WR_address[0] => Mux430.IN8
WIB_WR_address[0] => Mux431.IN8
WIB_WR_address[0] => Mux432.IN8
WIB_WR_address[0] => Mux433.IN8
WIB_WR_address[0] => Mux434.IN8
WIB_WR_address[0] => Mux435.IN8
WIB_WR_address[0] => Mux436.IN8
WIB_WR_address[0] => Mux437.IN8
WIB_WR_address[0] => Mux438.IN8
WIB_WR_address[0] => Mux439.IN8
WIB_WR_address[0] => Mux440.IN8
WIB_WR_address[0] => Mux441.IN8
WIB_WR_address[0] => Mux442.IN8
WIB_WR_address[0] => Mux443.IN8
WIB_WR_address[0] => Mux444.IN8
WIB_WR_address[0] => Mux445.IN8
WIB_WR_address[0] => Mux446.IN8
WIB_WR_address[0] => Mux447.IN8
WIB_WR_address[0] => Mux448.IN8
WIB_WR_address[0] => Mux449.IN8
WIB_WR_address[0] => Mux450.IN8
WIB_WR_address[0] => Mux451.IN8
WIB_WR_address[0] => Mux452.IN8
WIB_WR_address[0] => Mux453.IN8
WIB_WR_address[0] => Mux454.IN8
WIB_WR_address[0] => Mux455.IN8
WIB_WR_address[0] => Mux456.IN8
WIB_WR_address[0] => Mux457.IN8
WIB_WR_address[0] => Mux458.IN8
WIB_WR_address[0] => Mux459.IN8
WIB_WR_address[0] => Mux460.IN8
WIB_WR_address[0] => Mux461.IN8
WIB_WR_address[0] => Mux462.IN8
WIB_WR_address[0] => Mux463.IN8
WIB_WR_address[0] => Mux464.IN8
WIB_WR_address[0] => Mux465.IN8
WIB_WR_address[0] => Mux466.IN8
WIB_WR_address[0] => Mux467.IN8
WIB_WR_address[0] => Mux468.IN8
WIB_WR_address[0] => Mux469.IN8
WIB_WR_address[0] => Mux470.IN8
WIB_WR_address[0] => Mux471.IN8
WIB_WR_address[0] => Mux472.IN8
WIB_WR_address[0] => Mux473.IN8
WIB_WR_address[0] => Mux474.IN8
WIB_WR_address[0] => Mux475.IN8
WIB_WR_address[0] => Mux476.IN8
WIB_WR_address[0] => Mux477.IN8
WIB_WR_address[0] => Mux478.IN8
WIB_WR_address[0] => Mux479.IN8
WIB_WR_address[0] => Mux480.IN8
WIB_WR_address[0] => Mux481.IN8
WIB_WR_address[0] => Mux482.IN8
WIB_WR_address[0] => Mux483.IN8
WIB_WR_address[0] => Mux484.IN8
WIB_WR_address[0] => Mux485.IN8
WIB_WR_address[0] => Mux486.IN8
WIB_WR_address[0] => Mux487.IN8
WIB_WR_address[0] => Mux488.IN8
WIB_WR_address[0] => Mux489.IN8
WIB_WR_address[0] => Mux490.IN8
WIB_WR_address[0] => Mux491.IN8
WIB_WR_address[0] => Mux492.IN8
WIB_WR_address[0] => Mux493.IN8
WIB_WR_address[0] => Mux494.IN8
WIB_WR_address[0] => Mux495.IN8
WIB_WR_address[1] => Mux0.IN262
WIB_WR_address[1] => Mux1.IN262
WIB_WR_address[1] => Mux2.IN262
WIB_WR_address[1] => Mux3.IN262
WIB_WR_address[1] => Mux4.IN262
WIB_WR_address[1] => Mux5.IN262
WIB_WR_address[1] => Mux6.IN262
WIB_WR_address[1] => Mux7.IN262
WIB_WR_address[1] => Mux8.IN7
WIB_WR_address[1] => Mux9.IN7
WIB_WR_address[1] => Mux10.IN7
WIB_WR_address[1] => Mux11.IN7
WIB_WR_address[1] => Mux12.IN7
WIB_WR_address[1] => Mux13.IN7
WIB_WR_address[1] => Mux14.IN7
WIB_WR_address[1] => Mux15.IN7
WIB_WR_address[1] => Mux16.IN7
WIB_WR_address[1] => Mux17.IN7
WIB_WR_address[1] => Mux18.IN7
WIB_WR_address[1] => Mux19.IN7
WIB_WR_address[1] => Mux20.IN7
WIB_WR_address[1] => Mux21.IN7
WIB_WR_address[1] => Mux22.IN7
WIB_WR_address[1] => Mux23.IN7
WIB_WR_address[1] => Mux24.IN7
WIB_WR_address[1] => Mux25.IN7
WIB_WR_address[1] => Mux26.IN7
WIB_WR_address[1] => Mux27.IN7
WIB_WR_address[1] => Mux28.IN7
WIB_WR_address[1] => Mux29.IN7
WIB_WR_address[1] => Mux30.IN7
WIB_WR_address[1] => Mux31.IN7
WIB_WR_address[1] => Mux32.IN7
WIB_WR_address[1] => Mux33.IN7
WIB_WR_address[1] => Mux34.IN7
WIB_WR_address[1] => Mux35.IN7
WIB_WR_address[1] => Mux36.IN7
WIB_WR_address[1] => Mux37.IN7
WIB_WR_address[1] => Mux38.IN7
WIB_WR_address[1] => Mux39.IN7
WIB_WR_address[1] => Mux40.IN7
WIB_WR_address[1] => Mux41.IN7
WIB_WR_address[1] => Mux42.IN7
WIB_WR_address[1] => Mux43.IN7
WIB_WR_address[1] => Mux44.IN7
WIB_WR_address[1] => Mux45.IN7
WIB_WR_address[1] => Mux46.IN7
WIB_WR_address[1] => Mux47.IN7
WIB_WR_address[1] => Mux48.IN7
WIB_WR_address[1] => Mux49.IN7
WIB_WR_address[1] => Mux50.IN7
WIB_WR_address[1] => Mux51.IN7
WIB_WR_address[1] => Mux52.IN7
WIB_WR_address[1] => Mux53.IN7
WIB_WR_address[1] => Mux54.IN7
WIB_WR_address[1] => Mux55.IN7
WIB_WR_address[1] => Mux56.IN7
WIB_WR_address[1] => Mux57.IN7
WIB_WR_address[1] => Mux58.IN7
WIB_WR_address[1] => Mux59.IN7
WIB_WR_address[1] => Mux60.IN7
WIB_WR_address[1] => Mux61.IN7
WIB_WR_address[1] => Mux62.IN7
WIB_WR_address[1] => Mux63.IN7
WIB_WR_address[1] => Mux64.IN7
WIB_WR_address[1] => Mux65.IN7
WIB_WR_address[1] => Mux66.IN7
WIB_WR_address[1] => Mux67.IN7
WIB_WR_address[1] => Mux68.IN7
WIB_WR_address[1] => Mux69.IN7
WIB_WR_address[1] => Mux70.IN7
WIB_WR_address[1] => Mux71.IN7
WIB_WR_address[1] => Mux72.IN7
WIB_WR_address[1] => Mux73.IN7
WIB_WR_address[1] => Mux74.IN7
WIB_WR_address[1] => Mux75.IN7
WIB_WR_address[1] => Mux76.IN7
WIB_WR_address[1] => Mux77.IN7
WIB_WR_address[1] => Mux78.IN7
WIB_WR_address[1] => Mux79.IN7
WIB_WR_address[1] => Mux80.IN7
WIB_WR_address[1] => Mux81.IN7
WIB_WR_address[1] => Mux82.IN7
WIB_WR_address[1] => Mux83.IN7
WIB_WR_address[1] => Mux84.IN7
WIB_WR_address[1] => Mux85.IN7
WIB_WR_address[1] => Mux86.IN7
WIB_WR_address[1] => Mux87.IN7
WIB_WR_address[1] => Mux88.IN7
WIB_WR_address[1] => Mux89.IN7
WIB_WR_address[1] => Mux90.IN7
WIB_WR_address[1] => Mux91.IN7
WIB_WR_address[1] => Mux92.IN7
WIB_WR_address[1] => Mux93.IN7
WIB_WR_address[1] => Mux94.IN7
WIB_WR_address[1] => Mux95.IN7
WIB_WR_address[1] => Mux96.IN7
WIB_WR_address[1] => Mux97.IN7
WIB_WR_address[1] => Mux98.IN7
WIB_WR_address[1] => Mux99.IN7
WIB_WR_address[1] => Mux100.IN7
WIB_WR_address[1] => Mux101.IN7
WIB_WR_address[1] => Mux102.IN7
WIB_WR_address[1] => Mux103.IN7
WIB_WR_address[1] => Mux104.IN7
WIB_WR_address[1] => Mux105.IN7
WIB_WR_address[1] => Mux106.IN7
WIB_WR_address[1] => Mux107.IN7
WIB_WR_address[1] => Mux108.IN7
WIB_WR_address[1] => Mux109.IN7
WIB_WR_address[1] => Mux110.IN7
WIB_WR_address[1] => Mux111.IN7
WIB_WR_address[1] => Mux112.IN7
WIB_WR_address[1] => Mux113.IN7
WIB_WR_address[1] => Mux114.IN7
WIB_WR_address[1] => Mux115.IN7
WIB_WR_address[1] => Mux116.IN7
WIB_WR_address[1] => Mux117.IN7
WIB_WR_address[1] => Mux118.IN7
WIB_WR_address[1] => Mux119.IN7
WIB_WR_address[1] => Mux120.IN7
WIB_WR_address[1] => Mux121.IN7
WIB_WR_address[1] => Mux122.IN7
WIB_WR_address[1] => Mux123.IN7
WIB_WR_address[1] => Mux124.IN7
WIB_WR_address[1] => Mux125.IN7
WIB_WR_address[1] => Mux126.IN7
WIB_WR_address[1] => Mux127.IN7
WIB_WR_address[1] => Mux128.IN7
WIB_WR_address[1] => Mux129.IN7
WIB_WR_address[1] => Mux130.IN7
WIB_WR_address[1] => Mux131.IN7
WIB_WR_address[1] => Mux132.IN7
WIB_WR_address[1] => Mux133.IN7
WIB_WR_address[1] => Mux134.IN7
WIB_WR_address[1] => Mux135.IN7
WIB_WR_address[1] => Mux136.IN7
WIB_WR_address[1] => Mux137.IN7
WIB_WR_address[1] => Mux138.IN7
WIB_WR_address[1] => Mux139.IN7
WIB_WR_address[1] => Mux140.IN7
WIB_WR_address[1] => Mux141.IN7
WIB_WR_address[1] => Mux142.IN7
WIB_WR_address[1] => Mux143.IN7
WIB_WR_address[1] => Mux144.IN7
WIB_WR_address[1] => Mux145.IN7
WIB_WR_address[1] => Mux146.IN7
WIB_WR_address[1] => Mux147.IN7
WIB_WR_address[1] => Mux148.IN7
WIB_WR_address[1] => Mux149.IN7
WIB_WR_address[1] => Mux150.IN7
WIB_WR_address[1] => Mux151.IN7
WIB_WR_address[1] => Mux152.IN7
WIB_WR_address[1] => Mux153.IN7
WIB_WR_address[1] => Mux154.IN7
WIB_WR_address[1] => Mux155.IN7
WIB_WR_address[1] => Mux156.IN7
WIB_WR_address[1] => Mux157.IN7
WIB_WR_address[1] => Mux158.IN7
WIB_WR_address[1] => Mux159.IN7
WIB_WR_address[1] => Mux160.IN7
WIB_WR_address[1] => Mux161.IN7
WIB_WR_address[1] => Mux162.IN7
WIB_WR_address[1] => Mux163.IN7
WIB_WR_address[1] => Mux164.IN7
WIB_WR_address[1] => Mux165.IN7
WIB_WR_address[1] => Mux166.IN7
WIB_WR_address[1] => Mux167.IN7
WIB_WR_address[1] => Mux168.IN7
WIB_WR_address[1] => Mux169.IN7
WIB_WR_address[1] => Mux170.IN7
WIB_WR_address[1] => Mux171.IN7
WIB_WR_address[1] => Mux172.IN7
WIB_WR_address[1] => Mux173.IN7
WIB_WR_address[1] => Mux174.IN7
WIB_WR_address[1] => Mux175.IN7
WIB_WR_address[1] => Mux176.IN7
WIB_WR_address[1] => Mux177.IN7
WIB_WR_address[1] => Mux178.IN7
WIB_WR_address[1] => Mux179.IN7
WIB_WR_address[1] => Mux180.IN7
WIB_WR_address[1] => Mux181.IN7
WIB_WR_address[1] => Mux182.IN7
WIB_WR_address[1] => Mux183.IN7
WIB_WR_address[1] => Mux184.IN7
WIB_WR_address[1] => Mux185.IN7
WIB_WR_address[1] => Mux186.IN7
WIB_WR_address[1] => Mux187.IN7
WIB_WR_address[1] => Mux188.IN7
WIB_WR_address[1] => Mux189.IN7
WIB_WR_address[1] => Mux190.IN7
WIB_WR_address[1] => Mux191.IN7
WIB_WR_address[1] => Mux192.IN7
WIB_WR_address[1] => Mux193.IN7
WIB_WR_address[1] => Mux194.IN7
WIB_WR_address[1] => Mux195.IN7
WIB_WR_address[1] => Mux196.IN7
WIB_WR_address[1] => Mux197.IN7
WIB_WR_address[1] => Mux198.IN7
WIB_WR_address[1] => Mux199.IN7
WIB_WR_address[1] => Mux200.IN7
WIB_WR_address[1] => Mux201.IN7
WIB_WR_address[1] => Mux202.IN7
WIB_WR_address[1] => Mux203.IN7
WIB_WR_address[1] => Mux204.IN7
WIB_WR_address[1] => Mux205.IN7
WIB_WR_address[1] => Mux206.IN7
WIB_WR_address[1] => Mux207.IN7
WIB_WR_address[1] => Mux208.IN7
WIB_WR_address[1] => Mux209.IN7
WIB_WR_address[1] => Mux210.IN7
WIB_WR_address[1] => Mux211.IN7
WIB_WR_address[1] => Mux212.IN7
WIB_WR_address[1] => Mux213.IN7
WIB_WR_address[1] => Mux214.IN7
WIB_WR_address[1] => Mux215.IN7
WIB_WR_address[1] => Mux216.IN7
WIB_WR_address[1] => Mux217.IN7
WIB_WR_address[1] => Mux218.IN7
WIB_WR_address[1] => Mux219.IN7
WIB_WR_address[1] => Mux220.IN7
WIB_WR_address[1] => Mux221.IN7
WIB_WR_address[1] => Mux222.IN7
WIB_WR_address[1] => Mux223.IN7
WIB_WR_address[1] => Mux224.IN7
WIB_WR_address[1] => Mux225.IN7
WIB_WR_address[1] => Mux226.IN7
WIB_WR_address[1] => Mux227.IN7
WIB_WR_address[1] => Mux228.IN7
WIB_WR_address[1] => Mux229.IN7
WIB_WR_address[1] => Mux230.IN7
WIB_WR_address[1] => Mux231.IN7
WIB_WR_address[1] => Mux232.IN7
WIB_WR_address[1] => Mux233.IN7
WIB_WR_address[1] => Mux234.IN7
WIB_WR_address[1] => Mux235.IN7
WIB_WR_address[1] => Mux236.IN7
WIB_WR_address[1] => Mux237.IN7
WIB_WR_address[1] => Mux238.IN7
WIB_WR_address[1] => Mux239.IN7
WIB_WR_address[1] => Mux240.IN7
WIB_WR_address[1] => Mux241.IN7
WIB_WR_address[1] => Mux242.IN7
WIB_WR_address[1] => Mux243.IN7
WIB_WR_address[1] => Mux244.IN7
WIB_WR_address[1] => Mux245.IN7
WIB_WR_address[1] => Mux246.IN7
WIB_WR_address[1] => Mux247.IN7
WIB_WR_address[1] => Mux248.IN7
WIB_WR_address[1] => Mux249.IN7
WIB_WR_address[1] => Mux250.IN7
WIB_WR_address[1] => Mux251.IN7
WIB_WR_address[1] => Mux252.IN7
WIB_WR_address[1] => Mux253.IN7
WIB_WR_address[1] => Mux254.IN7
WIB_WR_address[1] => Mux255.IN7
WIB_WR_address[1] => Mux256.IN7
WIB_WR_address[1] => Mux257.IN7
WIB_WR_address[1] => Mux258.IN7
WIB_WR_address[1] => Mux259.IN7
WIB_WR_address[1] => Mux260.IN7
WIB_WR_address[1] => Mux261.IN7
WIB_WR_address[1] => Mux262.IN7
WIB_WR_address[1] => Mux263.IN7
WIB_WR_address[1] => Mux264.IN7
WIB_WR_address[1] => Mux265.IN7
WIB_WR_address[1] => Mux266.IN7
WIB_WR_address[1] => Mux267.IN7
WIB_WR_address[1] => Mux268.IN7
WIB_WR_address[1] => Mux269.IN7
WIB_WR_address[1] => Mux270.IN7
WIB_WR_address[1] => Mux271.IN7
WIB_WR_address[1] => Mux272.IN7
WIB_WR_address[1] => Mux273.IN7
WIB_WR_address[1] => Mux274.IN7
WIB_WR_address[1] => Mux275.IN7
WIB_WR_address[1] => Mux276.IN7
WIB_WR_address[1] => Mux277.IN7
WIB_WR_address[1] => Mux278.IN7
WIB_WR_address[1] => Mux279.IN7
WIB_WR_address[1] => Mux280.IN7
WIB_WR_address[1] => Mux281.IN7
WIB_WR_address[1] => Mux282.IN7
WIB_WR_address[1] => Mux283.IN7
WIB_WR_address[1] => Mux284.IN7
WIB_WR_address[1] => Mux285.IN7
WIB_WR_address[1] => Mux286.IN7
WIB_WR_address[1] => Mux287.IN7
WIB_WR_address[1] => Mux288.IN7
WIB_WR_address[1] => Mux289.IN7
WIB_WR_address[1] => Mux290.IN7
WIB_WR_address[1] => Mux291.IN7
WIB_WR_address[1] => Mux292.IN7
WIB_WR_address[1] => Mux293.IN7
WIB_WR_address[1] => Mux294.IN7
WIB_WR_address[1] => Mux295.IN7
WIB_WR_address[1] => Mux296.IN7
WIB_WR_address[1] => Mux297.IN7
WIB_WR_address[1] => Mux298.IN7
WIB_WR_address[1] => Mux299.IN7
WIB_WR_address[1] => Mux300.IN7
WIB_WR_address[1] => Mux301.IN7
WIB_WR_address[1] => Mux302.IN7
WIB_WR_address[1] => Mux303.IN7
WIB_WR_address[1] => Mux304.IN7
WIB_WR_address[1] => Mux305.IN7
WIB_WR_address[1] => Mux306.IN7
WIB_WR_address[1] => Mux307.IN7
WIB_WR_address[1] => Mux308.IN7
WIB_WR_address[1] => Mux309.IN7
WIB_WR_address[1] => Mux310.IN7
WIB_WR_address[1] => Mux311.IN7
WIB_WR_address[1] => Mux312.IN7
WIB_WR_address[1] => Mux313.IN7
WIB_WR_address[1] => Mux314.IN7
WIB_WR_address[1] => Mux315.IN7
WIB_WR_address[1] => Mux316.IN7
WIB_WR_address[1] => Mux317.IN7
WIB_WR_address[1] => Mux318.IN7
WIB_WR_address[1] => Mux319.IN7
WIB_WR_address[1] => Mux320.IN7
WIB_WR_address[1] => Mux321.IN7
WIB_WR_address[1] => Mux322.IN7
WIB_WR_address[1] => Mux323.IN7
WIB_WR_address[1] => Mux324.IN7
WIB_WR_address[1] => Mux325.IN7
WIB_WR_address[1] => Mux326.IN7
WIB_WR_address[1] => Mux327.IN7
WIB_WR_address[1] => Mux328.IN7
WIB_WR_address[1] => Mux329.IN7
WIB_WR_address[1] => Mux330.IN7
WIB_WR_address[1] => Mux331.IN7
WIB_WR_address[1] => Mux332.IN7
WIB_WR_address[1] => Mux333.IN7
WIB_WR_address[1] => Mux334.IN7
WIB_WR_address[1] => Mux335.IN7
WIB_WR_address[1] => Mux336.IN7
WIB_WR_address[1] => Mux337.IN7
WIB_WR_address[1] => Mux338.IN7
WIB_WR_address[1] => Mux339.IN7
WIB_WR_address[1] => Mux340.IN7
WIB_WR_address[1] => Mux341.IN7
WIB_WR_address[1] => Mux342.IN7
WIB_WR_address[1] => Mux343.IN7
WIB_WR_address[1] => Mux344.IN7
WIB_WR_address[1] => Mux345.IN7
WIB_WR_address[1] => Mux346.IN7
WIB_WR_address[1] => Mux347.IN7
WIB_WR_address[1] => Mux348.IN7
WIB_WR_address[1] => Mux349.IN7
WIB_WR_address[1] => Mux350.IN7
WIB_WR_address[1] => Mux351.IN7
WIB_WR_address[1] => Mux352.IN7
WIB_WR_address[1] => Mux353.IN7
WIB_WR_address[1] => Mux354.IN7
WIB_WR_address[1] => Mux355.IN7
WIB_WR_address[1] => Mux356.IN7
WIB_WR_address[1] => Mux357.IN7
WIB_WR_address[1] => Mux358.IN7
WIB_WR_address[1] => Mux359.IN7
WIB_WR_address[1] => Mux360.IN7
WIB_WR_address[1] => Mux361.IN7
WIB_WR_address[1] => Mux362.IN7
WIB_WR_address[1] => Mux363.IN7
WIB_WR_address[1] => Mux364.IN7
WIB_WR_address[1] => Mux365.IN7
WIB_WR_address[1] => Mux366.IN7
WIB_WR_address[1] => Mux367.IN7
WIB_WR_address[1] => Mux368.IN7
WIB_WR_address[1] => Mux369.IN7
WIB_WR_address[1] => Mux370.IN7
WIB_WR_address[1] => Mux371.IN7
WIB_WR_address[1] => Mux372.IN7
WIB_WR_address[1] => Mux373.IN7
WIB_WR_address[1] => Mux374.IN7
WIB_WR_address[1] => Mux375.IN7
WIB_WR_address[1] => Mux376.IN7
WIB_WR_address[1] => Mux377.IN7
WIB_WR_address[1] => Mux378.IN7
WIB_WR_address[1] => Mux379.IN7
WIB_WR_address[1] => Mux380.IN7
WIB_WR_address[1] => Mux381.IN7
WIB_WR_address[1] => Mux382.IN7
WIB_WR_address[1] => Mux383.IN7
WIB_WR_address[1] => Mux384.IN7
WIB_WR_address[1] => Mux385.IN7
WIB_WR_address[1] => Mux386.IN7
WIB_WR_address[1] => Mux387.IN7
WIB_WR_address[1] => Mux388.IN7
WIB_WR_address[1] => Mux389.IN7
WIB_WR_address[1] => Mux390.IN7
WIB_WR_address[1] => Mux391.IN7
WIB_WR_address[1] => Mux392.IN7
WIB_WR_address[1] => Mux393.IN7
WIB_WR_address[1] => Mux394.IN7
WIB_WR_address[1] => Mux395.IN7
WIB_WR_address[1] => Mux396.IN7
WIB_WR_address[1] => Mux397.IN7
WIB_WR_address[1] => Mux398.IN7
WIB_WR_address[1] => Mux399.IN7
WIB_WR_address[1] => Mux400.IN7
WIB_WR_address[1] => Mux401.IN7
WIB_WR_address[1] => Mux402.IN7
WIB_WR_address[1] => Mux403.IN7
WIB_WR_address[1] => Mux404.IN7
WIB_WR_address[1] => Mux405.IN7
WIB_WR_address[1] => Mux406.IN7
WIB_WR_address[1] => Mux407.IN7
WIB_WR_address[1] => Mux408.IN7
WIB_WR_address[1] => Mux409.IN7
WIB_WR_address[1] => Mux410.IN7
WIB_WR_address[1] => Mux411.IN7
WIB_WR_address[1] => Mux412.IN7
WIB_WR_address[1] => Mux413.IN7
WIB_WR_address[1] => Mux414.IN7
WIB_WR_address[1] => Mux415.IN7
WIB_WR_address[1] => Mux416.IN7
WIB_WR_address[1] => Mux417.IN7
WIB_WR_address[1] => Mux418.IN7
WIB_WR_address[1] => Mux419.IN7
WIB_WR_address[1] => Mux420.IN7
WIB_WR_address[1] => Mux421.IN7
WIB_WR_address[1] => Mux422.IN7
WIB_WR_address[1] => Mux423.IN7
WIB_WR_address[1] => Mux424.IN7
WIB_WR_address[1] => Mux425.IN7
WIB_WR_address[1] => Mux426.IN7
WIB_WR_address[1] => Mux427.IN7
WIB_WR_address[1] => Mux428.IN7
WIB_WR_address[1] => Mux429.IN7
WIB_WR_address[1] => Mux430.IN7
WIB_WR_address[1] => Mux431.IN7
WIB_WR_address[1] => Mux432.IN7
WIB_WR_address[1] => Mux433.IN7
WIB_WR_address[1] => Mux434.IN7
WIB_WR_address[1] => Mux435.IN7
WIB_WR_address[1] => Mux436.IN7
WIB_WR_address[1] => Mux437.IN7
WIB_WR_address[1] => Mux438.IN7
WIB_WR_address[1] => Mux439.IN7
WIB_WR_address[1] => Mux440.IN7
WIB_WR_address[1] => Mux441.IN7
WIB_WR_address[1] => Mux442.IN7
WIB_WR_address[1] => Mux443.IN7
WIB_WR_address[1] => Mux444.IN7
WIB_WR_address[1] => Mux445.IN7
WIB_WR_address[1] => Mux446.IN7
WIB_WR_address[1] => Mux447.IN7
WIB_WR_address[1] => Mux448.IN7
WIB_WR_address[1] => Mux449.IN7
WIB_WR_address[1] => Mux450.IN7
WIB_WR_address[1] => Mux451.IN7
WIB_WR_address[1] => Mux452.IN7
WIB_WR_address[1] => Mux453.IN7
WIB_WR_address[1] => Mux454.IN7
WIB_WR_address[1] => Mux455.IN7
WIB_WR_address[1] => Mux456.IN7
WIB_WR_address[1] => Mux457.IN7
WIB_WR_address[1] => Mux458.IN7
WIB_WR_address[1] => Mux459.IN7
WIB_WR_address[1] => Mux460.IN7
WIB_WR_address[1] => Mux461.IN7
WIB_WR_address[1] => Mux462.IN7
WIB_WR_address[1] => Mux463.IN7
WIB_WR_address[1] => Mux464.IN7
WIB_WR_address[1] => Mux465.IN7
WIB_WR_address[1] => Mux466.IN7
WIB_WR_address[1] => Mux467.IN7
WIB_WR_address[1] => Mux468.IN7
WIB_WR_address[1] => Mux469.IN7
WIB_WR_address[1] => Mux470.IN7
WIB_WR_address[1] => Mux471.IN7
WIB_WR_address[1] => Mux472.IN7
WIB_WR_address[1] => Mux473.IN7
WIB_WR_address[1] => Mux474.IN7
WIB_WR_address[1] => Mux475.IN7
WIB_WR_address[1] => Mux476.IN7
WIB_WR_address[1] => Mux477.IN7
WIB_WR_address[1] => Mux478.IN7
WIB_WR_address[1] => Mux479.IN7
WIB_WR_address[1] => Mux480.IN7
WIB_WR_address[1] => Mux481.IN7
WIB_WR_address[1] => Mux482.IN7
WIB_WR_address[1] => Mux483.IN7
WIB_WR_address[1] => Mux484.IN7
WIB_WR_address[1] => Mux485.IN7
WIB_WR_address[1] => Mux486.IN7
WIB_WR_address[1] => Mux487.IN7
WIB_WR_address[1] => Mux488.IN7
WIB_WR_address[1] => Mux489.IN7
WIB_WR_address[1] => Mux490.IN7
WIB_WR_address[1] => Mux491.IN7
WIB_WR_address[1] => Mux492.IN7
WIB_WR_address[1] => Mux493.IN7
WIB_WR_address[1] => Mux494.IN7
WIB_WR_address[1] => Mux495.IN7
WIB_WR_address[2] => Mux0.IN261
WIB_WR_address[2] => Mux1.IN261
WIB_WR_address[2] => Mux2.IN261
WIB_WR_address[2] => Mux3.IN261
WIB_WR_address[2] => Mux4.IN261
WIB_WR_address[2] => Mux5.IN261
WIB_WR_address[2] => Mux6.IN261
WIB_WR_address[2] => Mux7.IN261
WIB_WR_address[2] => Mux8.IN6
WIB_WR_address[2] => Mux9.IN6
WIB_WR_address[2] => Mux10.IN6
WIB_WR_address[2] => Mux11.IN6
WIB_WR_address[2] => Mux12.IN6
WIB_WR_address[2] => Mux13.IN6
WIB_WR_address[2] => Mux14.IN6
WIB_WR_address[2] => Mux15.IN6
WIB_WR_address[2] => Mux16.IN6
WIB_WR_address[2] => Mux17.IN6
WIB_WR_address[2] => Mux18.IN6
WIB_WR_address[2] => Mux19.IN6
WIB_WR_address[2] => Mux20.IN6
WIB_WR_address[2] => Mux21.IN6
WIB_WR_address[2] => Mux22.IN6
WIB_WR_address[2] => Mux23.IN6
WIB_WR_address[2] => Mux24.IN6
WIB_WR_address[2] => Mux25.IN6
WIB_WR_address[2] => Mux26.IN6
WIB_WR_address[2] => Mux27.IN6
WIB_WR_address[2] => Mux28.IN6
WIB_WR_address[2] => Mux29.IN6
WIB_WR_address[2] => Mux30.IN6
WIB_WR_address[2] => Mux31.IN6
WIB_WR_address[2] => Mux32.IN6
WIB_WR_address[2] => Mux33.IN6
WIB_WR_address[2] => Mux34.IN6
WIB_WR_address[2] => Mux35.IN6
WIB_WR_address[2] => Mux36.IN6
WIB_WR_address[2] => Mux37.IN6
WIB_WR_address[2] => Mux38.IN6
WIB_WR_address[2] => Mux39.IN6
WIB_WR_address[2] => Mux40.IN6
WIB_WR_address[2] => Mux41.IN6
WIB_WR_address[2] => Mux42.IN6
WIB_WR_address[2] => Mux43.IN6
WIB_WR_address[2] => Mux44.IN6
WIB_WR_address[2] => Mux45.IN6
WIB_WR_address[2] => Mux46.IN6
WIB_WR_address[2] => Mux47.IN6
WIB_WR_address[2] => Mux48.IN6
WIB_WR_address[2] => Mux49.IN6
WIB_WR_address[2] => Mux50.IN6
WIB_WR_address[2] => Mux51.IN6
WIB_WR_address[2] => Mux52.IN6
WIB_WR_address[2] => Mux53.IN6
WIB_WR_address[2] => Mux54.IN6
WIB_WR_address[2] => Mux55.IN6
WIB_WR_address[2] => Mux56.IN6
WIB_WR_address[2] => Mux57.IN6
WIB_WR_address[2] => Mux58.IN6
WIB_WR_address[2] => Mux59.IN6
WIB_WR_address[2] => Mux60.IN6
WIB_WR_address[2] => Mux61.IN6
WIB_WR_address[2] => Mux62.IN6
WIB_WR_address[2] => Mux63.IN6
WIB_WR_address[2] => Mux64.IN6
WIB_WR_address[2] => Mux65.IN6
WIB_WR_address[2] => Mux66.IN6
WIB_WR_address[2] => Mux67.IN6
WIB_WR_address[2] => Mux68.IN6
WIB_WR_address[2] => Mux69.IN6
WIB_WR_address[2] => Mux70.IN6
WIB_WR_address[2] => Mux71.IN6
WIB_WR_address[2] => Mux72.IN6
WIB_WR_address[2] => Mux73.IN6
WIB_WR_address[2] => Mux74.IN6
WIB_WR_address[2] => Mux75.IN6
WIB_WR_address[2] => Mux76.IN6
WIB_WR_address[2] => Mux77.IN6
WIB_WR_address[2] => Mux78.IN6
WIB_WR_address[2] => Mux79.IN6
WIB_WR_address[2] => Mux80.IN6
WIB_WR_address[2] => Mux81.IN6
WIB_WR_address[2] => Mux82.IN6
WIB_WR_address[2] => Mux83.IN6
WIB_WR_address[2] => Mux84.IN6
WIB_WR_address[2] => Mux85.IN6
WIB_WR_address[2] => Mux86.IN6
WIB_WR_address[2] => Mux87.IN6
WIB_WR_address[2] => Mux88.IN6
WIB_WR_address[2] => Mux89.IN6
WIB_WR_address[2] => Mux90.IN6
WIB_WR_address[2] => Mux91.IN6
WIB_WR_address[2] => Mux92.IN6
WIB_WR_address[2] => Mux93.IN6
WIB_WR_address[2] => Mux94.IN6
WIB_WR_address[2] => Mux95.IN6
WIB_WR_address[2] => Mux96.IN6
WIB_WR_address[2] => Mux97.IN6
WIB_WR_address[2] => Mux98.IN6
WIB_WR_address[2] => Mux99.IN6
WIB_WR_address[2] => Mux100.IN6
WIB_WR_address[2] => Mux101.IN6
WIB_WR_address[2] => Mux102.IN6
WIB_WR_address[2] => Mux103.IN6
WIB_WR_address[2] => Mux104.IN6
WIB_WR_address[2] => Mux105.IN6
WIB_WR_address[2] => Mux106.IN6
WIB_WR_address[2] => Mux107.IN6
WIB_WR_address[2] => Mux108.IN6
WIB_WR_address[2] => Mux109.IN6
WIB_WR_address[2] => Mux110.IN6
WIB_WR_address[2] => Mux111.IN6
WIB_WR_address[2] => Mux112.IN6
WIB_WR_address[2] => Mux113.IN6
WIB_WR_address[2] => Mux114.IN6
WIB_WR_address[2] => Mux115.IN6
WIB_WR_address[2] => Mux116.IN6
WIB_WR_address[2] => Mux117.IN6
WIB_WR_address[2] => Mux118.IN6
WIB_WR_address[2] => Mux119.IN6
WIB_WR_address[2] => Mux120.IN6
WIB_WR_address[2] => Mux121.IN6
WIB_WR_address[2] => Mux122.IN6
WIB_WR_address[2] => Mux123.IN6
WIB_WR_address[2] => Mux124.IN6
WIB_WR_address[2] => Mux125.IN6
WIB_WR_address[2] => Mux126.IN6
WIB_WR_address[2] => Mux127.IN6
WIB_WR_address[2] => Mux128.IN6
WIB_WR_address[2] => Mux129.IN6
WIB_WR_address[2] => Mux130.IN6
WIB_WR_address[2] => Mux131.IN6
WIB_WR_address[2] => Mux132.IN6
WIB_WR_address[2] => Mux133.IN6
WIB_WR_address[2] => Mux134.IN6
WIB_WR_address[2] => Mux135.IN6
WIB_WR_address[2] => Mux136.IN6
WIB_WR_address[2] => Mux137.IN6
WIB_WR_address[2] => Mux138.IN6
WIB_WR_address[2] => Mux139.IN6
WIB_WR_address[2] => Mux140.IN6
WIB_WR_address[2] => Mux141.IN6
WIB_WR_address[2] => Mux142.IN6
WIB_WR_address[2] => Mux143.IN6
WIB_WR_address[2] => Mux144.IN6
WIB_WR_address[2] => Mux145.IN6
WIB_WR_address[2] => Mux146.IN6
WIB_WR_address[2] => Mux147.IN6
WIB_WR_address[2] => Mux148.IN6
WIB_WR_address[2] => Mux149.IN6
WIB_WR_address[2] => Mux150.IN6
WIB_WR_address[2] => Mux151.IN6
WIB_WR_address[2] => Mux152.IN6
WIB_WR_address[2] => Mux153.IN6
WIB_WR_address[2] => Mux154.IN6
WIB_WR_address[2] => Mux155.IN6
WIB_WR_address[2] => Mux156.IN6
WIB_WR_address[2] => Mux157.IN6
WIB_WR_address[2] => Mux158.IN6
WIB_WR_address[2] => Mux159.IN6
WIB_WR_address[2] => Mux160.IN6
WIB_WR_address[2] => Mux161.IN6
WIB_WR_address[2] => Mux162.IN6
WIB_WR_address[2] => Mux163.IN6
WIB_WR_address[2] => Mux164.IN6
WIB_WR_address[2] => Mux165.IN6
WIB_WR_address[2] => Mux166.IN6
WIB_WR_address[2] => Mux167.IN6
WIB_WR_address[2] => Mux168.IN6
WIB_WR_address[2] => Mux169.IN6
WIB_WR_address[2] => Mux170.IN6
WIB_WR_address[2] => Mux171.IN6
WIB_WR_address[2] => Mux172.IN6
WIB_WR_address[2] => Mux173.IN6
WIB_WR_address[2] => Mux174.IN6
WIB_WR_address[2] => Mux175.IN6
WIB_WR_address[2] => Mux176.IN6
WIB_WR_address[2] => Mux177.IN6
WIB_WR_address[2] => Mux178.IN6
WIB_WR_address[2] => Mux179.IN6
WIB_WR_address[2] => Mux180.IN6
WIB_WR_address[2] => Mux181.IN6
WIB_WR_address[2] => Mux182.IN6
WIB_WR_address[2] => Mux183.IN6
WIB_WR_address[2] => Mux184.IN6
WIB_WR_address[2] => Mux185.IN6
WIB_WR_address[2] => Mux186.IN6
WIB_WR_address[2] => Mux187.IN6
WIB_WR_address[2] => Mux188.IN6
WIB_WR_address[2] => Mux189.IN6
WIB_WR_address[2] => Mux190.IN6
WIB_WR_address[2] => Mux191.IN6
WIB_WR_address[2] => Mux192.IN6
WIB_WR_address[2] => Mux193.IN6
WIB_WR_address[2] => Mux194.IN6
WIB_WR_address[2] => Mux195.IN6
WIB_WR_address[2] => Mux196.IN6
WIB_WR_address[2] => Mux197.IN6
WIB_WR_address[2] => Mux198.IN6
WIB_WR_address[2] => Mux199.IN6
WIB_WR_address[2] => Mux200.IN6
WIB_WR_address[2] => Mux201.IN6
WIB_WR_address[2] => Mux202.IN6
WIB_WR_address[2] => Mux203.IN6
WIB_WR_address[2] => Mux204.IN6
WIB_WR_address[2] => Mux205.IN6
WIB_WR_address[2] => Mux206.IN6
WIB_WR_address[2] => Mux207.IN6
WIB_WR_address[2] => Mux208.IN6
WIB_WR_address[2] => Mux209.IN6
WIB_WR_address[2] => Mux210.IN6
WIB_WR_address[2] => Mux211.IN6
WIB_WR_address[2] => Mux212.IN6
WIB_WR_address[2] => Mux213.IN6
WIB_WR_address[2] => Mux214.IN6
WIB_WR_address[2] => Mux215.IN6
WIB_WR_address[2] => Mux216.IN6
WIB_WR_address[2] => Mux217.IN6
WIB_WR_address[2] => Mux218.IN6
WIB_WR_address[2] => Mux219.IN6
WIB_WR_address[2] => Mux220.IN6
WIB_WR_address[2] => Mux221.IN6
WIB_WR_address[2] => Mux222.IN6
WIB_WR_address[2] => Mux223.IN6
WIB_WR_address[2] => Mux224.IN6
WIB_WR_address[2] => Mux225.IN6
WIB_WR_address[2] => Mux226.IN6
WIB_WR_address[2] => Mux227.IN6
WIB_WR_address[2] => Mux228.IN6
WIB_WR_address[2] => Mux229.IN6
WIB_WR_address[2] => Mux230.IN6
WIB_WR_address[2] => Mux231.IN6
WIB_WR_address[2] => Mux232.IN6
WIB_WR_address[2] => Mux233.IN6
WIB_WR_address[2] => Mux234.IN6
WIB_WR_address[2] => Mux235.IN6
WIB_WR_address[2] => Mux236.IN6
WIB_WR_address[2] => Mux237.IN6
WIB_WR_address[2] => Mux238.IN6
WIB_WR_address[2] => Mux239.IN6
WIB_WR_address[2] => Mux240.IN6
WIB_WR_address[2] => Mux241.IN6
WIB_WR_address[2] => Mux242.IN6
WIB_WR_address[2] => Mux243.IN6
WIB_WR_address[2] => Mux244.IN6
WIB_WR_address[2] => Mux245.IN6
WIB_WR_address[2] => Mux246.IN6
WIB_WR_address[2] => Mux247.IN6
WIB_WR_address[2] => Mux248.IN6
WIB_WR_address[2] => Mux249.IN6
WIB_WR_address[2] => Mux250.IN6
WIB_WR_address[2] => Mux251.IN6
WIB_WR_address[2] => Mux252.IN6
WIB_WR_address[2] => Mux253.IN6
WIB_WR_address[2] => Mux254.IN6
WIB_WR_address[2] => Mux255.IN6
WIB_WR_address[2] => Mux256.IN6
WIB_WR_address[2] => Mux257.IN6
WIB_WR_address[2] => Mux258.IN6
WIB_WR_address[2] => Mux259.IN6
WIB_WR_address[2] => Mux260.IN6
WIB_WR_address[2] => Mux261.IN6
WIB_WR_address[2] => Mux262.IN6
WIB_WR_address[2] => Mux263.IN6
WIB_WR_address[2] => Mux264.IN6
WIB_WR_address[2] => Mux265.IN6
WIB_WR_address[2] => Mux266.IN6
WIB_WR_address[2] => Mux267.IN6
WIB_WR_address[2] => Mux268.IN6
WIB_WR_address[2] => Mux269.IN6
WIB_WR_address[2] => Mux270.IN6
WIB_WR_address[2] => Mux271.IN6
WIB_WR_address[2] => Mux272.IN6
WIB_WR_address[2] => Mux273.IN6
WIB_WR_address[2] => Mux274.IN6
WIB_WR_address[2] => Mux275.IN6
WIB_WR_address[2] => Mux276.IN6
WIB_WR_address[2] => Mux277.IN6
WIB_WR_address[2] => Mux278.IN6
WIB_WR_address[2] => Mux279.IN6
WIB_WR_address[2] => Mux280.IN6
WIB_WR_address[2] => Mux281.IN6
WIB_WR_address[2] => Mux282.IN6
WIB_WR_address[2] => Mux283.IN6
WIB_WR_address[2] => Mux284.IN6
WIB_WR_address[2] => Mux285.IN6
WIB_WR_address[2] => Mux286.IN6
WIB_WR_address[2] => Mux287.IN6
WIB_WR_address[2] => Mux288.IN6
WIB_WR_address[2] => Mux289.IN6
WIB_WR_address[2] => Mux290.IN6
WIB_WR_address[2] => Mux291.IN6
WIB_WR_address[2] => Mux292.IN6
WIB_WR_address[2] => Mux293.IN6
WIB_WR_address[2] => Mux294.IN6
WIB_WR_address[2] => Mux295.IN6
WIB_WR_address[2] => Mux296.IN6
WIB_WR_address[2] => Mux297.IN6
WIB_WR_address[2] => Mux298.IN6
WIB_WR_address[2] => Mux299.IN6
WIB_WR_address[2] => Mux300.IN6
WIB_WR_address[2] => Mux301.IN6
WIB_WR_address[2] => Mux302.IN6
WIB_WR_address[2] => Mux303.IN6
WIB_WR_address[2] => Mux304.IN6
WIB_WR_address[2] => Mux305.IN6
WIB_WR_address[2] => Mux306.IN6
WIB_WR_address[2] => Mux307.IN6
WIB_WR_address[2] => Mux308.IN6
WIB_WR_address[2] => Mux309.IN6
WIB_WR_address[2] => Mux310.IN6
WIB_WR_address[2] => Mux311.IN6
WIB_WR_address[2] => Mux312.IN6
WIB_WR_address[2] => Mux313.IN6
WIB_WR_address[2] => Mux314.IN6
WIB_WR_address[2] => Mux315.IN6
WIB_WR_address[2] => Mux316.IN6
WIB_WR_address[2] => Mux317.IN6
WIB_WR_address[2] => Mux318.IN6
WIB_WR_address[2] => Mux319.IN6
WIB_WR_address[2] => Mux320.IN6
WIB_WR_address[2] => Mux321.IN6
WIB_WR_address[2] => Mux322.IN6
WIB_WR_address[2] => Mux323.IN6
WIB_WR_address[2] => Mux324.IN6
WIB_WR_address[2] => Mux325.IN6
WIB_WR_address[2] => Mux326.IN6
WIB_WR_address[2] => Mux327.IN6
WIB_WR_address[2] => Mux328.IN6
WIB_WR_address[2] => Mux329.IN6
WIB_WR_address[2] => Mux330.IN6
WIB_WR_address[2] => Mux331.IN6
WIB_WR_address[2] => Mux332.IN6
WIB_WR_address[2] => Mux333.IN6
WIB_WR_address[2] => Mux334.IN6
WIB_WR_address[2] => Mux335.IN6
WIB_WR_address[2] => Mux336.IN6
WIB_WR_address[2] => Mux337.IN6
WIB_WR_address[2] => Mux338.IN6
WIB_WR_address[2] => Mux339.IN6
WIB_WR_address[2] => Mux340.IN6
WIB_WR_address[2] => Mux341.IN6
WIB_WR_address[2] => Mux342.IN6
WIB_WR_address[2] => Mux343.IN6
WIB_WR_address[2] => Mux344.IN6
WIB_WR_address[2] => Mux345.IN6
WIB_WR_address[2] => Mux346.IN6
WIB_WR_address[2] => Mux347.IN6
WIB_WR_address[2] => Mux348.IN6
WIB_WR_address[2] => Mux349.IN6
WIB_WR_address[2] => Mux350.IN6
WIB_WR_address[2] => Mux351.IN6
WIB_WR_address[2] => Mux352.IN6
WIB_WR_address[2] => Mux353.IN6
WIB_WR_address[2] => Mux354.IN6
WIB_WR_address[2] => Mux355.IN6
WIB_WR_address[2] => Mux356.IN6
WIB_WR_address[2] => Mux357.IN6
WIB_WR_address[2] => Mux358.IN6
WIB_WR_address[2] => Mux359.IN6
WIB_WR_address[2] => Mux360.IN6
WIB_WR_address[2] => Mux361.IN6
WIB_WR_address[2] => Mux362.IN6
WIB_WR_address[2] => Mux363.IN6
WIB_WR_address[2] => Mux364.IN6
WIB_WR_address[2] => Mux365.IN6
WIB_WR_address[2] => Mux366.IN6
WIB_WR_address[2] => Mux367.IN6
WIB_WR_address[2] => Mux368.IN6
WIB_WR_address[2] => Mux369.IN6
WIB_WR_address[2] => Mux370.IN6
WIB_WR_address[2] => Mux371.IN6
WIB_WR_address[2] => Mux372.IN6
WIB_WR_address[2] => Mux373.IN6
WIB_WR_address[2] => Mux374.IN6
WIB_WR_address[2] => Mux375.IN6
WIB_WR_address[2] => Mux376.IN6
WIB_WR_address[2] => Mux377.IN6
WIB_WR_address[2] => Mux378.IN6
WIB_WR_address[2] => Mux379.IN6
WIB_WR_address[2] => Mux380.IN6
WIB_WR_address[2] => Mux381.IN6
WIB_WR_address[2] => Mux382.IN6
WIB_WR_address[2] => Mux383.IN6
WIB_WR_address[2] => Mux384.IN6
WIB_WR_address[2] => Mux385.IN6
WIB_WR_address[2] => Mux386.IN6
WIB_WR_address[2] => Mux387.IN6
WIB_WR_address[2] => Mux388.IN6
WIB_WR_address[2] => Mux389.IN6
WIB_WR_address[2] => Mux390.IN6
WIB_WR_address[2] => Mux391.IN6
WIB_WR_address[2] => Mux392.IN6
WIB_WR_address[2] => Mux393.IN6
WIB_WR_address[2] => Mux394.IN6
WIB_WR_address[2] => Mux395.IN6
WIB_WR_address[2] => Mux396.IN6
WIB_WR_address[2] => Mux397.IN6
WIB_WR_address[2] => Mux398.IN6
WIB_WR_address[2] => Mux399.IN6
WIB_WR_address[2] => Mux400.IN6
WIB_WR_address[2] => Mux401.IN6
WIB_WR_address[2] => Mux402.IN6
WIB_WR_address[2] => Mux403.IN6
WIB_WR_address[2] => Mux404.IN6
WIB_WR_address[2] => Mux405.IN6
WIB_WR_address[2] => Mux406.IN6
WIB_WR_address[2] => Mux407.IN6
WIB_WR_address[2] => Mux408.IN6
WIB_WR_address[2] => Mux409.IN6
WIB_WR_address[2] => Mux410.IN6
WIB_WR_address[2] => Mux411.IN6
WIB_WR_address[2] => Mux412.IN6
WIB_WR_address[2] => Mux413.IN6
WIB_WR_address[2] => Mux414.IN6
WIB_WR_address[2] => Mux415.IN6
WIB_WR_address[2] => Mux416.IN6
WIB_WR_address[2] => Mux417.IN6
WIB_WR_address[2] => Mux418.IN6
WIB_WR_address[2] => Mux419.IN6
WIB_WR_address[2] => Mux420.IN6
WIB_WR_address[2] => Mux421.IN6
WIB_WR_address[2] => Mux422.IN6
WIB_WR_address[2] => Mux423.IN6
WIB_WR_address[2] => Mux424.IN6
WIB_WR_address[2] => Mux425.IN6
WIB_WR_address[2] => Mux426.IN6
WIB_WR_address[2] => Mux427.IN6
WIB_WR_address[2] => Mux428.IN6
WIB_WR_address[2] => Mux429.IN6
WIB_WR_address[2] => Mux430.IN6
WIB_WR_address[2] => Mux431.IN6
WIB_WR_address[2] => Mux432.IN6
WIB_WR_address[2] => Mux433.IN6
WIB_WR_address[2] => Mux434.IN6
WIB_WR_address[2] => Mux435.IN6
WIB_WR_address[2] => Mux436.IN6
WIB_WR_address[2] => Mux437.IN6
WIB_WR_address[2] => Mux438.IN6
WIB_WR_address[2] => Mux439.IN6
WIB_WR_address[2] => Mux440.IN6
WIB_WR_address[2] => Mux441.IN6
WIB_WR_address[2] => Mux442.IN6
WIB_WR_address[2] => Mux443.IN6
WIB_WR_address[2] => Mux444.IN6
WIB_WR_address[2] => Mux445.IN6
WIB_WR_address[2] => Mux446.IN6
WIB_WR_address[2] => Mux447.IN6
WIB_WR_address[2] => Mux448.IN6
WIB_WR_address[2] => Mux449.IN6
WIB_WR_address[2] => Mux450.IN6
WIB_WR_address[2] => Mux451.IN6
WIB_WR_address[2] => Mux452.IN6
WIB_WR_address[2] => Mux453.IN6
WIB_WR_address[2] => Mux454.IN6
WIB_WR_address[2] => Mux455.IN6
WIB_WR_address[2] => Mux456.IN6
WIB_WR_address[2] => Mux457.IN6
WIB_WR_address[2] => Mux458.IN6
WIB_WR_address[2] => Mux459.IN6
WIB_WR_address[2] => Mux460.IN6
WIB_WR_address[2] => Mux461.IN6
WIB_WR_address[2] => Mux462.IN6
WIB_WR_address[2] => Mux463.IN6
WIB_WR_address[2] => Mux464.IN6
WIB_WR_address[2] => Mux465.IN6
WIB_WR_address[2] => Mux466.IN6
WIB_WR_address[2] => Mux467.IN6
WIB_WR_address[2] => Mux468.IN6
WIB_WR_address[2] => Mux469.IN6
WIB_WR_address[2] => Mux470.IN6
WIB_WR_address[2] => Mux471.IN6
WIB_WR_address[2] => Mux472.IN6
WIB_WR_address[2] => Mux473.IN6
WIB_WR_address[2] => Mux474.IN6
WIB_WR_address[2] => Mux475.IN6
WIB_WR_address[2] => Mux476.IN6
WIB_WR_address[2] => Mux477.IN6
WIB_WR_address[2] => Mux478.IN6
WIB_WR_address[2] => Mux479.IN6
WIB_WR_address[2] => Mux480.IN6
WIB_WR_address[2] => Mux481.IN6
WIB_WR_address[2] => Mux482.IN6
WIB_WR_address[2] => Mux483.IN6
WIB_WR_address[2] => Mux484.IN6
WIB_WR_address[2] => Mux485.IN6
WIB_WR_address[2] => Mux486.IN6
WIB_WR_address[2] => Mux487.IN6
WIB_WR_address[2] => Mux488.IN6
WIB_WR_address[2] => Mux489.IN6
WIB_WR_address[2] => Mux490.IN6
WIB_WR_address[2] => Mux491.IN6
WIB_WR_address[2] => Mux492.IN6
WIB_WR_address[2] => Mux493.IN6
WIB_WR_address[2] => Mux494.IN6
WIB_WR_address[2] => Mux495.IN6
WIB_WR_address[3] => Mux0.IN260
WIB_WR_address[3] => Mux1.IN260
WIB_WR_address[3] => Mux2.IN260
WIB_WR_address[3] => Mux3.IN260
WIB_WR_address[3] => Mux4.IN260
WIB_WR_address[3] => Mux5.IN260
WIB_WR_address[3] => Mux6.IN260
WIB_WR_address[3] => Mux7.IN260
WIB_WR_address[3] => Mux8.IN5
WIB_WR_address[3] => Mux9.IN5
WIB_WR_address[3] => Mux10.IN5
WIB_WR_address[3] => Mux11.IN5
WIB_WR_address[3] => Mux12.IN5
WIB_WR_address[3] => Mux13.IN5
WIB_WR_address[3] => Mux14.IN5
WIB_WR_address[3] => Mux15.IN5
WIB_WR_address[3] => Mux16.IN5
WIB_WR_address[3] => Mux17.IN5
WIB_WR_address[3] => Mux18.IN5
WIB_WR_address[3] => Mux19.IN5
WIB_WR_address[3] => Mux20.IN5
WIB_WR_address[3] => Mux21.IN5
WIB_WR_address[3] => Mux22.IN5
WIB_WR_address[3] => Mux23.IN5
WIB_WR_address[3] => Mux24.IN5
WIB_WR_address[3] => Mux25.IN5
WIB_WR_address[3] => Mux26.IN5
WIB_WR_address[3] => Mux27.IN5
WIB_WR_address[3] => Mux28.IN5
WIB_WR_address[3] => Mux29.IN5
WIB_WR_address[3] => Mux30.IN5
WIB_WR_address[3] => Mux31.IN5
WIB_WR_address[3] => Mux32.IN5
WIB_WR_address[3] => Mux33.IN5
WIB_WR_address[3] => Mux34.IN5
WIB_WR_address[3] => Mux35.IN5
WIB_WR_address[3] => Mux36.IN5
WIB_WR_address[3] => Mux37.IN5
WIB_WR_address[3] => Mux38.IN5
WIB_WR_address[3] => Mux39.IN5
WIB_WR_address[3] => Mux40.IN5
WIB_WR_address[3] => Mux41.IN5
WIB_WR_address[3] => Mux42.IN5
WIB_WR_address[3] => Mux43.IN5
WIB_WR_address[3] => Mux44.IN5
WIB_WR_address[3] => Mux45.IN5
WIB_WR_address[3] => Mux46.IN5
WIB_WR_address[3] => Mux47.IN5
WIB_WR_address[3] => Mux48.IN5
WIB_WR_address[3] => Mux49.IN5
WIB_WR_address[3] => Mux50.IN5
WIB_WR_address[3] => Mux51.IN5
WIB_WR_address[3] => Mux52.IN5
WIB_WR_address[3] => Mux53.IN5
WIB_WR_address[3] => Mux54.IN5
WIB_WR_address[3] => Mux55.IN5
WIB_WR_address[3] => Mux56.IN5
WIB_WR_address[3] => Mux57.IN5
WIB_WR_address[3] => Mux58.IN5
WIB_WR_address[3] => Mux59.IN5
WIB_WR_address[3] => Mux60.IN5
WIB_WR_address[3] => Mux61.IN5
WIB_WR_address[3] => Mux62.IN5
WIB_WR_address[3] => Mux63.IN5
WIB_WR_address[3] => Mux64.IN5
WIB_WR_address[3] => Mux65.IN5
WIB_WR_address[3] => Mux66.IN5
WIB_WR_address[3] => Mux67.IN5
WIB_WR_address[3] => Mux68.IN5
WIB_WR_address[3] => Mux69.IN5
WIB_WR_address[3] => Mux70.IN5
WIB_WR_address[3] => Mux71.IN5
WIB_WR_address[3] => Mux72.IN5
WIB_WR_address[3] => Mux73.IN5
WIB_WR_address[3] => Mux74.IN5
WIB_WR_address[3] => Mux75.IN5
WIB_WR_address[3] => Mux76.IN5
WIB_WR_address[3] => Mux77.IN5
WIB_WR_address[3] => Mux78.IN5
WIB_WR_address[3] => Mux79.IN5
WIB_WR_address[3] => Mux80.IN5
WIB_WR_address[3] => Mux81.IN5
WIB_WR_address[3] => Mux82.IN5
WIB_WR_address[3] => Mux83.IN5
WIB_WR_address[3] => Mux84.IN5
WIB_WR_address[3] => Mux85.IN5
WIB_WR_address[3] => Mux86.IN5
WIB_WR_address[3] => Mux87.IN5
WIB_WR_address[3] => Mux88.IN5
WIB_WR_address[3] => Mux89.IN5
WIB_WR_address[3] => Mux90.IN5
WIB_WR_address[3] => Mux91.IN5
WIB_WR_address[3] => Mux92.IN5
WIB_WR_address[3] => Mux93.IN5
WIB_WR_address[3] => Mux94.IN5
WIB_WR_address[3] => Mux95.IN5
WIB_WR_address[3] => Mux96.IN5
WIB_WR_address[3] => Mux97.IN5
WIB_WR_address[3] => Mux98.IN5
WIB_WR_address[3] => Mux99.IN5
WIB_WR_address[3] => Mux100.IN5
WIB_WR_address[3] => Mux101.IN5
WIB_WR_address[3] => Mux102.IN5
WIB_WR_address[3] => Mux103.IN5
WIB_WR_address[3] => Mux104.IN5
WIB_WR_address[3] => Mux105.IN5
WIB_WR_address[3] => Mux106.IN5
WIB_WR_address[3] => Mux107.IN5
WIB_WR_address[3] => Mux108.IN5
WIB_WR_address[3] => Mux109.IN5
WIB_WR_address[3] => Mux110.IN5
WIB_WR_address[3] => Mux111.IN5
WIB_WR_address[3] => Mux112.IN5
WIB_WR_address[3] => Mux113.IN5
WIB_WR_address[3] => Mux114.IN5
WIB_WR_address[3] => Mux115.IN5
WIB_WR_address[3] => Mux116.IN5
WIB_WR_address[3] => Mux117.IN5
WIB_WR_address[3] => Mux118.IN5
WIB_WR_address[3] => Mux119.IN5
WIB_WR_address[3] => Mux120.IN5
WIB_WR_address[3] => Mux121.IN5
WIB_WR_address[3] => Mux122.IN5
WIB_WR_address[3] => Mux123.IN5
WIB_WR_address[3] => Mux124.IN5
WIB_WR_address[3] => Mux125.IN5
WIB_WR_address[3] => Mux126.IN5
WIB_WR_address[3] => Mux127.IN5
WIB_WR_address[3] => Mux128.IN5
WIB_WR_address[3] => Mux129.IN5
WIB_WR_address[3] => Mux130.IN5
WIB_WR_address[3] => Mux131.IN5
WIB_WR_address[3] => Mux132.IN5
WIB_WR_address[3] => Mux133.IN5
WIB_WR_address[3] => Mux134.IN5
WIB_WR_address[3] => Mux135.IN5
WIB_WR_address[3] => Mux136.IN5
WIB_WR_address[3] => Mux137.IN5
WIB_WR_address[3] => Mux138.IN5
WIB_WR_address[3] => Mux139.IN5
WIB_WR_address[3] => Mux140.IN5
WIB_WR_address[3] => Mux141.IN5
WIB_WR_address[3] => Mux142.IN5
WIB_WR_address[3] => Mux143.IN5
WIB_WR_address[3] => Mux144.IN5
WIB_WR_address[3] => Mux145.IN5
WIB_WR_address[3] => Mux146.IN5
WIB_WR_address[3] => Mux147.IN5
WIB_WR_address[3] => Mux148.IN5
WIB_WR_address[3] => Mux149.IN5
WIB_WR_address[3] => Mux150.IN5
WIB_WR_address[3] => Mux151.IN5
WIB_WR_address[3] => Mux152.IN5
WIB_WR_address[3] => Mux153.IN5
WIB_WR_address[3] => Mux154.IN5
WIB_WR_address[3] => Mux155.IN5
WIB_WR_address[3] => Mux156.IN5
WIB_WR_address[3] => Mux157.IN5
WIB_WR_address[3] => Mux158.IN5
WIB_WR_address[3] => Mux159.IN5
WIB_WR_address[3] => Mux160.IN5
WIB_WR_address[3] => Mux161.IN5
WIB_WR_address[3] => Mux162.IN5
WIB_WR_address[3] => Mux163.IN5
WIB_WR_address[3] => Mux164.IN5
WIB_WR_address[3] => Mux165.IN5
WIB_WR_address[3] => Mux166.IN5
WIB_WR_address[3] => Mux167.IN5
WIB_WR_address[3] => Mux168.IN5
WIB_WR_address[3] => Mux169.IN5
WIB_WR_address[3] => Mux170.IN5
WIB_WR_address[3] => Mux171.IN5
WIB_WR_address[3] => Mux172.IN5
WIB_WR_address[3] => Mux173.IN5
WIB_WR_address[3] => Mux174.IN5
WIB_WR_address[3] => Mux175.IN5
WIB_WR_address[3] => Mux176.IN5
WIB_WR_address[3] => Mux177.IN5
WIB_WR_address[3] => Mux178.IN5
WIB_WR_address[3] => Mux179.IN5
WIB_WR_address[3] => Mux180.IN5
WIB_WR_address[3] => Mux181.IN5
WIB_WR_address[3] => Mux182.IN5
WIB_WR_address[3] => Mux183.IN5
WIB_WR_address[3] => Mux184.IN5
WIB_WR_address[3] => Mux185.IN5
WIB_WR_address[3] => Mux186.IN5
WIB_WR_address[3] => Mux187.IN5
WIB_WR_address[3] => Mux188.IN5
WIB_WR_address[3] => Mux189.IN5
WIB_WR_address[3] => Mux190.IN5
WIB_WR_address[3] => Mux191.IN5
WIB_WR_address[3] => Mux192.IN5
WIB_WR_address[3] => Mux193.IN5
WIB_WR_address[3] => Mux194.IN5
WIB_WR_address[3] => Mux195.IN5
WIB_WR_address[3] => Mux196.IN5
WIB_WR_address[3] => Mux197.IN5
WIB_WR_address[3] => Mux198.IN5
WIB_WR_address[3] => Mux199.IN5
WIB_WR_address[3] => Mux200.IN5
WIB_WR_address[3] => Mux201.IN5
WIB_WR_address[3] => Mux202.IN5
WIB_WR_address[3] => Mux203.IN5
WIB_WR_address[3] => Mux204.IN5
WIB_WR_address[3] => Mux205.IN5
WIB_WR_address[3] => Mux206.IN5
WIB_WR_address[3] => Mux207.IN5
WIB_WR_address[3] => Mux208.IN5
WIB_WR_address[3] => Mux209.IN5
WIB_WR_address[3] => Mux210.IN5
WIB_WR_address[3] => Mux211.IN5
WIB_WR_address[3] => Mux212.IN5
WIB_WR_address[3] => Mux213.IN5
WIB_WR_address[3] => Mux214.IN5
WIB_WR_address[3] => Mux215.IN5
WIB_WR_address[3] => Mux216.IN5
WIB_WR_address[3] => Mux217.IN5
WIB_WR_address[3] => Mux218.IN5
WIB_WR_address[3] => Mux219.IN5
WIB_WR_address[3] => Mux220.IN5
WIB_WR_address[3] => Mux221.IN5
WIB_WR_address[3] => Mux222.IN5
WIB_WR_address[3] => Mux223.IN5
WIB_WR_address[3] => Mux224.IN5
WIB_WR_address[3] => Mux225.IN5
WIB_WR_address[3] => Mux226.IN5
WIB_WR_address[3] => Mux227.IN5
WIB_WR_address[3] => Mux228.IN5
WIB_WR_address[3] => Mux229.IN5
WIB_WR_address[3] => Mux230.IN5
WIB_WR_address[3] => Mux231.IN5
WIB_WR_address[3] => Mux232.IN5
WIB_WR_address[3] => Mux233.IN5
WIB_WR_address[3] => Mux234.IN5
WIB_WR_address[3] => Mux235.IN5
WIB_WR_address[3] => Mux236.IN5
WIB_WR_address[3] => Mux237.IN5
WIB_WR_address[3] => Mux238.IN5
WIB_WR_address[3] => Mux239.IN5
WIB_WR_address[3] => Mux240.IN5
WIB_WR_address[3] => Mux241.IN5
WIB_WR_address[3] => Mux242.IN5
WIB_WR_address[3] => Mux243.IN5
WIB_WR_address[3] => Mux244.IN5
WIB_WR_address[3] => Mux245.IN5
WIB_WR_address[3] => Mux246.IN5
WIB_WR_address[3] => Mux247.IN5
WIB_WR_address[3] => Mux248.IN5
WIB_WR_address[3] => Mux249.IN5
WIB_WR_address[3] => Mux250.IN5
WIB_WR_address[3] => Mux251.IN5
WIB_WR_address[3] => Mux252.IN5
WIB_WR_address[3] => Mux253.IN5
WIB_WR_address[3] => Mux254.IN5
WIB_WR_address[3] => Mux255.IN5
WIB_WR_address[3] => Mux256.IN5
WIB_WR_address[3] => Mux257.IN5
WIB_WR_address[3] => Mux258.IN5
WIB_WR_address[3] => Mux259.IN5
WIB_WR_address[3] => Mux260.IN5
WIB_WR_address[3] => Mux261.IN5
WIB_WR_address[3] => Mux262.IN5
WIB_WR_address[3] => Mux263.IN5
WIB_WR_address[3] => Mux264.IN5
WIB_WR_address[3] => Mux265.IN5
WIB_WR_address[3] => Mux266.IN5
WIB_WR_address[3] => Mux267.IN5
WIB_WR_address[3] => Mux268.IN5
WIB_WR_address[3] => Mux269.IN5
WIB_WR_address[3] => Mux270.IN5
WIB_WR_address[3] => Mux271.IN5
WIB_WR_address[3] => Mux272.IN5
WIB_WR_address[3] => Mux273.IN5
WIB_WR_address[3] => Mux274.IN5
WIB_WR_address[3] => Mux275.IN5
WIB_WR_address[3] => Mux276.IN5
WIB_WR_address[3] => Mux277.IN5
WIB_WR_address[3] => Mux278.IN5
WIB_WR_address[3] => Mux279.IN5
WIB_WR_address[3] => Mux280.IN5
WIB_WR_address[3] => Mux281.IN5
WIB_WR_address[3] => Mux282.IN5
WIB_WR_address[3] => Mux283.IN5
WIB_WR_address[3] => Mux284.IN5
WIB_WR_address[3] => Mux285.IN5
WIB_WR_address[3] => Mux286.IN5
WIB_WR_address[3] => Mux287.IN5
WIB_WR_address[3] => Mux288.IN5
WIB_WR_address[3] => Mux289.IN5
WIB_WR_address[3] => Mux290.IN5
WIB_WR_address[3] => Mux291.IN5
WIB_WR_address[3] => Mux292.IN5
WIB_WR_address[3] => Mux293.IN5
WIB_WR_address[3] => Mux294.IN5
WIB_WR_address[3] => Mux295.IN5
WIB_WR_address[3] => Mux296.IN5
WIB_WR_address[3] => Mux297.IN5
WIB_WR_address[3] => Mux298.IN5
WIB_WR_address[3] => Mux299.IN5
WIB_WR_address[3] => Mux300.IN5
WIB_WR_address[3] => Mux301.IN5
WIB_WR_address[3] => Mux302.IN5
WIB_WR_address[3] => Mux303.IN5
WIB_WR_address[3] => Mux304.IN5
WIB_WR_address[3] => Mux305.IN5
WIB_WR_address[3] => Mux306.IN5
WIB_WR_address[3] => Mux307.IN5
WIB_WR_address[3] => Mux308.IN5
WIB_WR_address[3] => Mux309.IN5
WIB_WR_address[3] => Mux310.IN5
WIB_WR_address[3] => Mux311.IN5
WIB_WR_address[3] => Mux312.IN5
WIB_WR_address[3] => Mux313.IN5
WIB_WR_address[3] => Mux314.IN5
WIB_WR_address[3] => Mux315.IN5
WIB_WR_address[3] => Mux316.IN5
WIB_WR_address[3] => Mux317.IN5
WIB_WR_address[3] => Mux318.IN5
WIB_WR_address[3] => Mux319.IN5
WIB_WR_address[3] => Mux320.IN5
WIB_WR_address[3] => Mux321.IN5
WIB_WR_address[3] => Mux322.IN5
WIB_WR_address[3] => Mux323.IN5
WIB_WR_address[3] => Mux324.IN5
WIB_WR_address[3] => Mux325.IN5
WIB_WR_address[3] => Mux326.IN5
WIB_WR_address[3] => Mux327.IN5
WIB_WR_address[3] => Mux328.IN5
WIB_WR_address[3] => Mux329.IN5
WIB_WR_address[3] => Mux330.IN5
WIB_WR_address[3] => Mux331.IN5
WIB_WR_address[3] => Mux332.IN5
WIB_WR_address[3] => Mux333.IN5
WIB_WR_address[3] => Mux334.IN5
WIB_WR_address[3] => Mux335.IN5
WIB_WR_address[3] => Mux336.IN5
WIB_WR_address[3] => Mux337.IN5
WIB_WR_address[3] => Mux338.IN5
WIB_WR_address[3] => Mux339.IN5
WIB_WR_address[3] => Mux340.IN5
WIB_WR_address[3] => Mux341.IN5
WIB_WR_address[3] => Mux342.IN5
WIB_WR_address[3] => Mux343.IN5
WIB_WR_address[3] => Mux344.IN5
WIB_WR_address[3] => Mux345.IN5
WIB_WR_address[3] => Mux346.IN5
WIB_WR_address[3] => Mux347.IN5
WIB_WR_address[3] => Mux348.IN5
WIB_WR_address[3] => Mux349.IN5
WIB_WR_address[3] => Mux350.IN5
WIB_WR_address[3] => Mux351.IN5
WIB_WR_address[3] => Mux352.IN5
WIB_WR_address[3] => Mux353.IN5
WIB_WR_address[3] => Mux354.IN5
WIB_WR_address[3] => Mux355.IN5
WIB_WR_address[3] => Mux356.IN5
WIB_WR_address[3] => Mux357.IN5
WIB_WR_address[3] => Mux358.IN5
WIB_WR_address[3] => Mux359.IN5
WIB_WR_address[3] => Mux360.IN5
WIB_WR_address[3] => Mux361.IN5
WIB_WR_address[3] => Mux362.IN5
WIB_WR_address[3] => Mux363.IN5
WIB_WR_address[3] => Mux364.IN5
WIB_WR_address[3] => Mux365.IN5
WIB_WR_address[3] => Mux366.IN5
WIB_WR_address[3] => Mux367.IN5
WIB_WR_address[3] => Mux368.IN5
WIB_WR_address[3] => Mux369.IN5
WIB_WR_address[3] => Mux370.IN5
WIB_WR_address[3] => Mux371.IN5
WIB_WR_address[3] => Mux372.IN5
WIB_WR_address[3] => Mux373.IN5
WIB_WR_address[3] => Mux374.IN5
WIB_WR_address[3] => Mux375.IN5
WIB_WR_address[3] => Mux376.IN5
WIB_WR_address[3] => Mux377.IN5
WIB_WR_address[3] => Mux378.IN5
WIB_WR_address[3] => Mux379.IN5
WIB_WR_address[3] => Mux380.IN5
WIB_WR_address[3] => Mux381.IN5
WIB_WR_address[3] => Mux382.IN5
WIB_WR_address[3] => Mux383.IN5
WIB_WR_address[3] => Mux384.IN5
WIB_WR_address[3] => Mux385.IN5
WIB_WR_address[3] => Mux386.IN5
WIB_WR_address[3] => Mux387.IN5
WIB_WR_address[3] => Mux388.IN5
WIB_WR_address[3] => Mux389.IN5
WIB_WR_address[3] => Mux390.IN5
WIB_WR_address[3] => Mux391.IN5
WIB_WR_address[3] => Mux392.IN5
WIB_WR_address[3] => Mux393.IN5
WIB_WR_address[3] => Mux394.IN5
WIB_WR_address[3] => Mux395.IN5
WIB_WR_address[3] => Mux396.IN5
WIB_WR_address[3] => Mux397.IN5
WIB_WR_address[3] => Mux398.IN5
WIB_WR_address[3] => Mux399.IN5
WIB_WR_address[3] => Mux400.IN5
WIB_WR_address[3] => Mux401.IN5
WIB_WR_address[3] => Mux402.IN5
WIB_WR_address[3] => Mux403.IN5
WIB_WR_address[3] => Mux404.IN5
WIB_WR_address[3] => Mux405.IN5
WIB_WR_address[3] => Mux406.IN5
WIB_WR_address[3] => Mux407.IN5
WIB_WR_address[3] => Mux408.IN5
WIB_WR_address[3] => Mux409.IN5
WIB_WR_address[3] => Mux410.IN5
WIB_WR_address[3] => Mux411.IN5
WIB_WR_address[3] => Mux412.IN5
WIB_WR_address[3] => Mux413.IN5
WIB_WR_address[3] => Mux414.IN5
WIB_WR_address[3] => Mux415.IN5
WIB_WR_address[3] => Mux416.IN5
WIB_WR_address[3] => Mux417.IN5
WIB_WR_address[3] => Mux418.IN5
WIB_WR_address[3] => Mux419.IN5
WIB_WR_address[3] => Mux420.IN5
WIB_WR_address[3] => Mux421.IN5
WIB_WR_address[3] => Mux422.IN5
WIB_WR_address[3] => Mux423.IN5
WIB_WR_address[3] => Mux424.IN5
WIB_WR_address[3] => Mux425.IN5
WIB_WR_address[3] => Mux426.IN5
WIB_WR_address[3] => Mux427.IN5
WIB_WR_address[3] => Mux428.IN5
WIB_WR_address[3] => Mux429.IN5
WIB_WR_address[3] => Mux430.IN5
WIB_WR_address[3] => Mux431.IN5
WIB_WR_address[3] => Mux432.IN5
WIB_WR_address[3] => Mux433.IN5
WIB_WR_address[3] => Mux434.IN5
WIB_WR_address[3] => Mux435.IN5
WIB_WR_address[3] => Mux436.IN5
WIB_WR_address[3] => Mux437.IN5
WIB_WR_address[3] => Mux438.IN5
WIB_WR_address[3] => Mux439.IN5
WIB_WR_address[3] => Mux440.IN5
WIB_WR_address[3] => Mux441.IN5
WIB_WR_address[3] => Mux442.IN5
WIB_WR_address[3] => Mux443.IN5
WIB_WR_address[3] => Mux444.IN5
WIB_WR_address[3] => Mux445.IN5
WIB_WR_address[3] => Mux446.IN5
WIB_WR_address[3] => Mux447.IN5
WIB_WR_address[3] => Mux448.IN5
WIB_WR_address[3] => Mux449.IN5
WIB_WR_address[3] => Mux450.IN5
WIB_WR_address[3] => Mux451.IN5
WIB_WR_address[3] => Mux452.IN5
WIB_WR_address[3] => Mux453.IN5
WIB_WR_address[3] => Mux454.IN5
WIB_WR_address[3] => Mux455.IN5
WIB_WR_address[3] => Mux456.IN5
WIB_WR_address[3] => Mux457.IN5
WIB_WR_address[3] => Mux458.IN5
WIB_WR_address[3] => Mux459.IN5
WIB_WR_address[3] => Mux460.IN5
WIB_WR_address[3] => Mux461.IN5
WIB_WR_address[3] => Mux462.IN5
WIB_WR_address[3] => Mux463.IN5
WIB_WR_address[3] => Mux464.IN5
WIB_WR_address[3] => Mux465.IN5
WIB_WR_address[3] => Mux466.IN5
WIB_WR_address[3] => Mux467.IN5
WIB_WR_address[3] => Mux468.IN5
WIB_WR_address[3] => Mux469.IN5
WIB_WR_address[3] => Mux470.IN5
WIB_WR_address[3] => Mux471.IN5
WIB_WR_address[3] => Mux472.IN5
WIB_WR_address[3] => Mux473.IN5
WIB_WR_address[3] => Mux474.IN5
WIB_WR_address[3] => Mux475.IN5
WIB_WR_address[3] => Mux476.IN5
WIB_WR_address[3] => Mux477.IN5
WIB_WR_address[3] => Mux478.IN5
WIB_WR_address[3] => Mux479.IN5
WIB_WR_address[3] => Mux480.IN5
WIB_WR_address[3] => Mux481.IN5
WIB_WR_address[3] => Mux482.IN5
WIB_WR_address[3] => Mux483.IN5
WIB_WR_address[3] => Mux484.IN5
WIB_WR_address[3] => Mux485.IN5
WIB_WR_address[3] => Mux486.IN5
WIB_WR_address[3] => Mux487.IN5
WIB_WR_address[3] => Mux488.IN5
WIB_WR_address[3] => Mux489.IN5
WIB_WR_address[3] => Mux490.IN5
WIB_WR_address[3] => Mux491.IN5
WIB_WR_address[3] => Mux492.IN5
WIB_WR_address[3] => Mux493.IN5
WIB_WR_address[3] => Mux494.IN5
WIB_WR_address[3] => Mux495.IN5
WIB_WR_address[4] => Mux0.IN259
WIB_WR_address[4] => Mux1.IN259
WIB_WR_address[4] => Mux2.IN259
WIB_WR_address[4] => Mux3.IN259
WIB_WR_address[4] => Mux4.IN259
WIB_WR_address[4] => Mux5.IN259
WIB_WR_address[4] => Mux6.IN259
WIB_WR_address[4] => Mux7.IN259
WIB_WR_address[4] => Mux8.IN4
WIB_WR_address[4] => Mux9.IN4
WIB_WR_address[4] => Mux10.IN4
WIB_WR_address[4] => Mux11.IN4
WIB_WR_address[4] => Mux12.IN4
WIB_WR_address[4] => Mux13.IN4
WIB_WR_address[4] => Mux14.IN4
WIB_WR_address[4] => Mux15.IN4
WIB_WR_address[4] => Mux16.IN4
WIB_WR_address[4] => Mux17.IN4
WIB_WR_address[4] => Mux18.IN4
WIB_WR_address[4] => Mux19.IN4
WIB_WR_address[4] => Mux20.IN4
WIB_WR_address[4] => Mux21.IN4
WIB_WR_address[4] => Mux22.IN4
WIB_WR_address[4] => Mux23.IN4
WIB_WR_address[4] => Mux24.IN4
WIB_WR_address[4] => Mux25.IN4
WIB_WR_address[4] => Mux26.IN4
WIB_WR_address[4] => Mux27.IN4
WIB_WR_address[4] => Mux28.IN4
WIB_WR_address[4] => Mux29.IN4
WIB_WR_address[4] => Mux30.IN4
WIB_WR_address[4] => Mux31.IN4
WIB_WR_address[4] => Mux32.IN4
WIB_WR_address[4] => Mux33.IN4
WIB_WR_address[4] => Mux34.IN4
WIB_WR_address[4] => Mux35.IN4
WIB_WR_address[4] => Mux36.IN4
WIB_WR_address[4] => Mux37.IN4
WIB_WR_address[4] => Mux38.IN4
WIB_WR_address[4] => Mux39.IN4
WIB_WR_address[4] => Mux40.IN4
WIB_WR_address[4] => Mux41.IN4
WIB_WR_address[4] => Mux42.IN4
WIB_WR_address[4] => Mux43.IN4
WIB_WR_address[4] => Mux44.IN4
WIB_WR_address[4] => Mux45.IN4
WIB_WR_address[4] => Mux46.IN4
WIB_WR_address[4] => Mux47.IN4
WIB_WR_address[4] => Mux48.IN4
WIB_WR_address[4] => Mux49.IN4
WIB_WR_address[4] => Mux50.IN4
WIB_WR_address[4] => Mux51.IN4
WIB_WR_address[4] => Mux52.IN4
WIB_WR_address[4] => Mux53.IN4
WIB_WR_address[4] => Mux54.IN4
WIB_WR_address[4] => Mux55.IN4
WIB_WR_address[4] => Mux56.IN4
WIB_WR_address[4] => Mux57.IN4
WIB_WR_address[4] => Mux58.IN4
WIB_WR_address[4] => Mux59.IN4
WIB_WR_address[4] => Mux60.IN4
WIB_WR_address[4] => Mux61.IN4
WIB_WR_address[4] => Mux62.IN4
WIB_WR_address[4] => Mux63.IN4
WIB_WR_address[4] => Mux64.IN4
WIB_WR_address[4] => Mux65.IN4
WIB_WR_address[4] => Mux66.IN4
WIB_WR_address[4] => Mux67.IN4
WIB_WR_address[4] => Mux68.IN4
WIB_WR_address[4] => Mux69.IN4
WIB_WR_address[4] => Mux70.IN4
WIB_WR_address[4] => Mux71.IN4
WIB_WR_address[4] => Mux72.IN4
WIB_WR_address[4] => Mux73.IN4
WIB_WR_address[4] => Mux74.IN4
WIB_WR_address[4] => Mux75.IN4
WIB_WR_address[4] => Mux76.IN4
WIB_WR_address[4] => Mux77.IN4
WIB_WR_address[4] => Mux78.IN4
WIB_WR_address[4] => Mux79.IN4
WIB_WR_address[4] => Mux80.IN4
WIB_WR_address[4] => Mux81.IN4
WIB_WR_address[4] => Mux82.IN4
WIB_WR_address[4] => Mux83.IN4
WIB_WR_address[4] => Mux84.IN4
WIB_WR_address[4] => Mux85.IN4
WIB_WR_address[4] => Mux86.IN4
WIB_WR_address[4] => Mux87.IN4
WIB_WR_address[4] => Mux88.IN4
WIB_WR_address[4] => Mux89.IN4
WIB_WR_address[4] => Mux90.IN4
WIB_WR_address[4] => Mux91.IN4
WIB_WR_address[4] => Mux92.IN4
WIB_WR_address[4] => Mux93.IN4
WIB_WR_address[4] => Mux94.IN4
WIB_WR_address[4] => Mux95.IN4
WIB_WR_address[4] => Mux96.IN4
WIB_WR_address[4] => Mux97.IN4
WIB_WR_address[4] => Mux98.IN4
WIB_WR_address[4] => Mux99.IN4
WIB_WR_address[4] => Mux100.IN4
WIB_WR_address[4] => Mux101.IN4
WIB_WR_address[4] => Mux102.IN4
WIB_WR_address[4] => Mux103.IN4
WIB_WR_address[4] => Mux104.IN4
WIB_WR_address[4] => Mux105.IN4
WIB_WR_address[4] => Mux106.IN4
WIB_WR_address[4] => Mux107.IN4
WIB_WR_address[4] => Mux108.IN4
WIB_WR_address[4] => Mux109.IN4
WIB_WR_address[4] => Mux110.IN4
WIB_WR_address[4] => Mux111.IN4
WIB_WR_address[4] => Mux112.IN4
WIB_WR_address[4] => Mux113.IN4
WIB_WR_address[4] => Mux114.IN4
WIB_WR_address[4] => Mux115.IN4
WIB_WR_address[4] => Mux116.IN4
WIB_WR_address[4] => Mux117.IN4
WIB_WR_address[4] => Mux118.IN4
WIB_WR_address[4] => Mux119.IN4
WIB_WR_address[4] => Mux120.IN4
WIB_WR_address[4] => Mux121.IN4
WIB_WR_address[4] => Mux122.IN4
WIB_WR_address[4] => Mux123.IN4
WIB_WR_address[4] => Mux124.IN4
WIB_WR_address[4] => Mux125.IN4
WIB_WR_address[4] => Mux126.IN4
WIB_WR_address[4] => Mux127.IN4
WIB_WR_address[4] => Mux128.IN4
WIB_WR_address[4] => Mux129.IN4
WIB_WR_address[4] => Mux130.IN4
WIB_WR_address[4] => Mux131.IN4
WIB_WR_address[4] => Mux132.IN4
WIB_WR_address[4] => Mux133.IN4
WIB_WR_address[4] => Mux134.IN4
WIB_WR_address[4] => Mux135.IN4
WIB_WR_address[4] => Mux136.IN4
WIB_WR_address[4] => Mux137.IN4
WIB_WR_address[4] => Mux138.IN4
WIB_WR_address[4] => Mux139.IN4
WIB_WR_address[4] => Mux140.IN4
WIB_WR_address[4] => Mux141.IN4
WIB_WR_address[4] => Mux142.IN4
WIB_WR_address[4] => Mux143.IN4
WIB_WR_address[4] => Mux144.IN4
WIB_WR_address[4] => Mux145.IN4
WIB_WR_address[4] => Mux146.IN4
WIB_WR_address[4] => Mux147.IN4
WIB_WR_address[4] => Mux148.IN4
WIB_WR_address[4] => Mux149.IN4
WIB_WR_address[4] => Mux150.IN4
WIB_WR_address[4] => Mux151.IN4
WIB_WR_address[4] => Mux152.IN4
WIB_WR_address[4] => Mux153.IN4
WIB_WR_address[4] => Mux154.IN4
WIB_WR_address[4] => Mux155.IN4
WIB_WR_address[4] => Mux156.IN4
WIB_WR_address[4] => Mux157.IN4
WIB_WR_address[4] => Mux158.IN4
WIB_WR_address[4] => Mux159.IN4
WIB_WR_address[4] => Mux160.IN4
WIB_WR_address[4] => Mux161.IN4
WIB_WR_address[4] => Mux162.IN4
WIB_WR_address[4] => Mux163.IN4
WIB_WR_address[4] => Mux164.IN4
WIB_WR_address[4] => Mux165.IN4
WIB_WR_address[4] => Mux166.IN4
WIB_WR_address[4] => Mux167.IN4
WIB_WR_address[4] => Mux168.IN4
WIB_WR_address[4] => Mux169.IN4
WIB_WR_address[4] => Mux170.IN4
WIB_WR_address[4] => Mux171.IN4
WIB_WR_address[4] => Mux172.IN4
WIB_WR_address[4] => Mux173.IN4
WIB_WR_address[4] => Mux174.IN4
WIB_WR_address[4] => Mux175.IN4
WIB_WR_address[4] => Mux176.IN4
WIB_WR_address[4] => Mux177.IN4
WIB_WR_address[4] => Mux178.IN4
WIB_WR_address[4] => Mux179.IN4
WIB_WR_address[4] => Mux180.IN4
WIB_WR_address[4] => Mux181.IN4
WIB_WR_address[4] => Mux182.IN4
WIB_WR_address[4] => Mux183.IN4
WIB_WR_address[4] => Mux184.IN4
WIB_WR_address[4] => Mux185.IN4
WIB_WR_address[4] => Mux186.IN4
WIB_WR_address[4] => Mux187.IN4
WIB_WR_address[4] => Mux188.IN4
WIB_WR_address[4] => Mux189.IN4
WIB_WR_address[4] => Mux190.IN4
WIB_WR_address[4] => Mux191.IN4
WIB_WR_address[4] => Mux192.IN4
WIB_WR_address[4] => Mux193.IN4
WIB_WR_address[4] => Mux194.IN4
WIB_WR_address[4] => Mux195.IN4
WIB_WR_address[4] => Mux196.IN4
WIB_WR_address[4] => Mux197.IN4
WIB_WR_address[4] => Mux198.IN4
WIB_WR_address[4] => Mux199.IN4
WIB_WR_address[4] => Mux200.IN4
WIB_WR_address[4] => Mux201.IN4
WIB_WR_address[4] => Mux202.IN4
WIB_WR_address[4] => Mux203.IN4
WIB_WR_address[4] => Mux204.IN4
WIB_WR_address[4] => Mux205.IN4
WIB_WR_address[4] => Mux206.IN4
WIB_WR_address[4] => Mux207.IN4
WIB_WR_address[4] => Mux208.IN4
WIB_WR_address[4] => Mux209.IN4
WIB_WR_address[4] => Mux210.IN4
WIB_WR_address[4] => Mux211.IN4
WIB_WR_address[4] => Mux212.IN4
WIB_WR_address[4] => Mux213.IN4
WIB_WR_address[4] => Mux214.IN4
WIB_WR_address[4] => Mux215.IN4
WIB_WR_address[4] => Mux216.IN4
WIB_WR_address[4] => Mux217.IN4
WIB_WR_address[4] => Mux218.IN4
WIB_WR_address[4] => Mux219.IN4
WIB_WR_address[4] => Mux220.IN4
WIB_WR_address[4] => Mux221.IN4
WIB_WR_address[4] => Mux222.IN4
WIB_WR_address[4] => Mux223.IN4
WIB_WR_address[4] => Mux224.IN4
WIB_WR_address[4] => Mux225.IN4
WIB_WR_address[4] => Mux226.IN4
WIB_WR_address[4] => Mux227.IN4
WIB_WR_address[4] => Mux228.IN4
WIB_WR_address[4] => Mux229.IN4
WIB_WR_address[4] => Mux230.IN4
WIB_WR_address[4] => Mux231.IN4
WIB_WR_address[4] => Mux232.IN4
WIB_WR_address[4] => Mux233.IN4
WIB_WR_address[4] => Mux234.IN4
WIB_WR_address[4] => Mux235.IN4
WIB_WR_address[4] => Mux236.IN4
WIB_WR_address[4] => Mux237.IN4
WIB_WR_address[4] => Mux238.IN4
WIB_WR_address[4] => Mux239.IN4
WIB_WR_address[4] => Mux240.IN4
WIB_WR_address[4] => Mux241.IN4
WIB_WR_address[4] => Mux242.IN4
WIB_WR_address[4] => Mux243.IN4
WIB_WR_address[4] => Mux244.IN4
WIB_WR_address[4] => Mux245.IN4
WIB_WR_address[4] => Mux246.IN4
WIB_WR_address[4] => Mux247.IN4
WIB_WR_address[4] => Mux248.IN4
WIB_WR_address[4] => Mux249.IN4
WIB_WR_address[4] => Mux250.IN4
WIB_WR_address[4] => Mux251.IN4
WIB_WR_address[4] => Mux252.IN4
WIB_WR_address[4] => Mux253.IN4
WIB_WR_address[4] => Mux254.IN4
WIB_WR_address[4] => Mux255.IN4
WIB_WR_address[4] => Mux256.IN4
WIB_WR_address[4] => Mux257.IN4
WIB_WR_address[4] => Mux258.IN4
WIB_WR_address[4] => Mux259.IN4
WIB_WR_address[4] => Mux260.IN4
WIB_WR_address[4] => Mux261.IN4
WIB_WR_address[4] => Mux262.IN4
WIB_WR_address[4] => Mux263.IN4
WIB_WR_address[4] => Mux264.IN4
WIB_WR_address[4] => Mux265.IN4
WIB_WR_address[4] => Mux266.IN4
WIB_WR_address[4] => Mux267.IN4
WIB_WR_address[4] => Mux268.IN4
WIB_WR_address[4] => Mux269.IN4
WIB_WR_address[4] => Mux270.IN4
WIB_WR_address[4] => Mux271.IN4
WIB_WR_address[4] => Mux272.IN4
WIB_WR_address[4] => Mux273.IN4
WIB_WR_address[4] => Mux274.IN4
WIB_WR_address[4] => Mux275.IN4
WIB_WR_address[4] => Mux276.IN4
WIB_WR_address[4] => Mux277.IN4
WIB_WR_address[4] => Mux278.IN4
WIB_WR_address[4] => Mux279.IN4
WIB_WR_address[4] => Mux280.IN4
WIB_WR_address[4] => Mux281.IN4
WIB_WR_address[4] => Mux282.IN4
WIB_WR_address[4] => Mux283.IN4
WIB_WR_address[4] => Mux284.IN4
WIB_WR_address[4] => Mux285.IN4
WIB_WR_address[4] => Mux286.IN4
WIB_WR_address[4] => Mux287.IN4
WIB_WR_address[4] => Mux288.IN4
WIB_WR_address[4] => Mux289.IN4
WIB_WR_address[4] => Mux290.IN4
WIB_WR_address[4] => Mux291.IN4
WIB_WR_address[4] => Mux292.IN4
WIB_WR_address[4] => Mux293.IN4
WIB_WR_address[4] => Mux294.IN4
WIB_WR_address[4] => Mux295.IN4
WIB_WR_address[4] => Mux296.IN4
WIB_WR_address[4] => Mux297.IN4
WIB_WR_address[4] => Mux298.IN4
WIB_WR_address[4] => Mux299.IN4
WIB_WR_address[4] => Mux300.IN4
WIB_WR_address[4] => Mux301.IN4
WIB_WR_address[4] => Mux302.IN4
WIB_WR_address[4] => Mux303.IN4
WIB_WR_address[4] => Mux304.IN4
WIB_WR_address[4] => Mux305.IN4
WIB_WR_address[4] => Mux306.IN4
WIB_WR_address[4] => Mux307.IN4
WIB_WR_address[4] => Mux308.IN4
WIB_WR_address[4] => Mux309.IN4
WIB_WR_address[4] => Mux310.IN4
WIB_WR_address[4] => Mux311.IN4
WIB_WR_address[4] => Mux312.IN4
WIB_WR_address[4] => Mux313.IN4
WIB_WR_address[4] => Mux314.IN4
WIB_WR_address[4] => Mux315.IN4
WIB_WR_address[4] => Mux316.IN4
WIB_WR_address[4] => Mux317.IN4
WIB_WR_address[4] => Mux318.IN4
WIB_WR_address[4] => Mux319.IN4
WIB_WR_address[4] => Mux320.IN4
WIB_WR_address[4] => Mux321.IN4
WIB_WR_address[4] => Mux322.IN4
WIB_WR_address[4] => Mux323.IN4
WIB_WR_address[4] => Mux324.IN4
WIB_WR_address[4] => Mux325.IN4
WIB_WR_address[4] => Mux326.IN4
WIB_WR_address[4] => Mux327.IN4
WIB_WR_address[4] => Mux328.IN4
WIB_WR_address[4] => Mux329.IN4
WIB_WR_address[4] => Mux330.IN4
WIB_WR_address[4] => Mux331.IN4
WIB_WR_address[4] => Mux332.IN4
WIB_WR_address[4] => Mux333.IN4
WIB_WR_address[4] => Mux334.IN4
WIB_WR_address[4] => Mux335.IN4
WIB_WR_address[4] => Mux336.IN4
WIB_WR_address[4] => Mux337.IN4
WIB_WR_address[4] => Mux338.IN4
WIB_WR_address[4] => Mux339.IN4
WIB_WR_address[4] => Mux340.IN4
WIB_WR_address[4] => Mux341.IN4
WIB_WR_address[4] => Mux342.IN4
WIB_WR_address[4] => Mux343.IN4
WIB_WR_address[4] => Mux344.IN4
WIB_WR_address[4] => Mux345.IN4
WIB_WR_address[4] => Mux346.IN4
WIB_WR_address[4] => Mux347.IN4
WIB_WR_address[4] => Mux348.IN4
WIB_WR_address[4] => Mux349.IN4
WIB_WR_address[4] => Mux350.IN4
WIB_WR_address[4] => Mux351.IN4
WIB_WR_address[4] => Mux352.IN4
WIB_WR_address[4] => Mux353.IN4
WIB_WR_address[4] => Mux354.IN4
WIB_WR_address[4] => Mux355.IN4
WIB_WR_address[4] => Mux356.IN4
WIB_WR_address[4] => Mux357.IN4
WIB_WR_address[4] => Mux358.IN4
WIB_WR_address[4] => Mux359.IN4
WIB_WR_address[4] => Mux360.IN4
WIB_WR_address[4] => Mux361.IN4
WIB_WR_address[4] => Mux362.IN4
WIB_WR_address[4] => Mux363.IN4
WIB_WR_address[4] => Mux364.IN4
WIB_WR_address[4] => Mux365.IN4
WIB_WR_address[4] => Mux366.IN4
WIB_WR_address[4] => Mux367.IN4
WIB_WR_address[4] => Mux368.IN4
WIB_WR_address[4] => Mux369.IN4
WIB_WR_address[4] => Mux370.IN4
WIB_WR_address[4] => Mux371.IN4
WIB_WR_address[4] => Mux372.IN4
WIB_WR_address[4] => Mux373.IN4
WIB_WR_address[4] => Mux374.IN4
WIB_WR_address[4] => Mux375.IN4
WIB_WR_address[4] => Mux376.IN4
WIB_WR_address[4] => Mux377.IN4
WIB_WR_address[4] => Mux378.IN4
WIB_WR_address[4] => Mux379.IN4
WIB_WR_address[4] => Mux380.IN4
WIB_WR_address[4] => Mux381.IN4
WIB_WR_address[4] => Mux382.IN4
WIB_WR_address[4] => Mux383.IN4
WIB_WR_address[4] => Mux384.IN4
WIB_WR_address[4] => Mux385.IN4
WIB_WR_address[4] => Mux386.IN4
WIB_WR_address[4] => Mux387.IN4
WIB_WR_address[4] => Mux388.IN4
WIB_WR_address[4] => Mux389.IN4
WIB_WR_address[4] => Mux390.IN4
WIB_WR_address[4] => Mux391.IN4
WIB_WR_address[4] => Mux392.IN4
WIB_WR_address[4] => Mux393.IN4
WIB_WR_address[4] => Mux394.IN4
WIB_WR_address[4] => Mux395.IN4
WIB_WR_address[4] => Mux396.IN4
WIB_WR_address[4] => Mux397.IN4
WIB_WR_address[4] => Mux398.IN4
WIB_WR_address[4] => Mux399.IN4
WIB_WR_address[4] => Mux400.IN4
WIB_WR_address[4] => Mux401.IN4
WIB_WR_address[4] => Mux402.IN4
WIB_WR_address[4] => Mux403.IN4
WIB_WR_address[4] => Mux404.IN4
WIB_WR_address[4] => Mux405.IN4
WIB_WR_address[4] => Mux406.IN4
WIB_WR_address[4] => Mux407.IN4
WIB_WR_address[4] => Mux408.IN4
WIB_WR_address[4] => Mux409.IN4
WIB_WR_address[4] => Mux410.IN4
WIB_WR_address[4] => Mux411.IN4
WIB_WR_address[4] => Mux412.IN4
WIB_WR_address[4] => Mux413.IN4
WIB_WR_address[4] => Mux414.IN4
WIB_WR_address[4] => Mux415.IN4
WIB_WR_address[4] => Mux416.IN4
WIB_WR_address[4] => Mux417.IN4
WIB_WR_address[4] => Mux418.IN4
WIB_WR_address[4] => Mux419.IN4
WIB_WR_address[4] => Mux420.IN4
WIB_WR_address[4] => Mux421.IN4
WIB_WR_address[4] => Mux422.IN4
WIB_WR_address[4] => Mux423.IN4
WIB_WR_address[4] => Mux424.IN4
WIB_WR_address[4] => Mux425.IN4
WIB_WR_address[4] => Mux426.IN4
WIB_WR_address[4] => Mux427.IN4
WIB_WR_address[4] => Mux428.IN4
WIB_WR_address[4] => Mux429.IN4
WIB_WR_address[4] => Mux430.IN4
WIB_WR_address[4] => Mux431.IN4
WIB_WR_address[4] => Mux432.IN4
WIB_WR_address[4] => Mux433.IN4
WIB_WR_address[4] => Mux434.IN4
WIB_WR_address[4] => Mux435.IN4
WIB_WR_address[4] => Mux436.IN4
WIB_WR_address[4] => Mux437.IN4
WIB_WR_address[4] => Mux438.IN4
WIB_WR_address[4] => Mux439.IN4
WIB_WR_address[4] => Mux440.IN4
WIB_WR_address[4] => Mux441.IN4
WIB_WR_address[4] => Mux442.IN4
WIB_WR_address[4] => Mux443.IN4
WIB_WR_address[4] => Mux444.IN4
WIB_WR_address[4] => Mux445.IN4
WIB_WR_address[4] => Mux446.IN4
WIB_WR_address[4] => Mux447.IN4
WIB_WR_address[4] => Mux448.IN4
WIB_WR_address[4] => Mux449.IN4
WIB_WR_address[4] => Mux450.IN4
WIB_WR_address[4] => Mux451.IN4
WIB_WR_address[4] => Mux452.IN4
WIB_WR_address[4] => Mux453.IN4
WIB_WR_address[4] => Mux454.IN4
WIB_WR_address[4] => Mux455.IN4
WIB_WR_address[4] => Mux456.IN4
WIB_WR_address[4] => Mux457.IN4
WIB_WR_address[4] => Mux458.IN4
WIB_WR_address[4] => Mux459.IN4
WIB_WR_address[4] => Mux460.IN4
WIB_WR_address[4] => Mux461.IN4
WIB_WR_address[4] => Mux462.IN4
WIB_WR_address[4] => Mux463.IN4
WIB_WR_address[4] => Mux464.IN4
WIB_WR_address[4] => Mux465.IN4
WIB_WR_address[4] => Mux466.IN4
WIB_WR_address[4] => Mux467.IN4
WIB_WR_address[4] => Mux468.IN4
WIB_WR_address[4] => Mux469.IN4
WIB_WR_address[4] => Mux470.IN4
WIB_WR_address[4] => Mux471.IN4
WIB_WR_address[4] => Mux472.IN4
WIB_WR_address[4] => Mux473.IN4
WIB_WR_address[4] => Mux474.IN4
WIB_WR_address[4] => Mux475.IN4
WIB_WR_address[4] => Mux476.IN4
WIB_WR_address[4] => Mux477.IN4
WIB_WR_address[4] => Mux478.IN4
WIB_WR_address[4] => Mux479.IN4
WIB_WR_address[4] => Mux480.IN4
WIB_WR_address[4] => Mux481.IN4
WIB_WR_address[4] => Mux482.IN4
WIB_WR_address[4] => Mux483.IN4
WIB_WR_address[4] => Mux484.IN4
WIB_WR_address[4] => Mux485.IN4
WIB_WR_address[4] => Mux486.IN4
WIB_WR_address[4] => Mux487.IN4
WIB_WR_address[4] => Mux488.IN4
WIB_WR_address[4] => Mux489.IN4
WIB_WR_address[4] => Mux490.IN4
WIB_WR_address[4] => Mux491.IN4
WIB_WR_address[4] => Mux492.IN4
WIB_WR_address[4] => Mux493.IN4
WIB_WR_address[4] => Mux494.IN4
WIB_WR_address[4] => Mux495.IN4
WIB_WR_address[5] => Mux0.IN258
WIB_WR_address[5] => Mux1.IN258
WIB_WR_address[5] => Mux2.IN258
WIB_WR_address[5] => Mux3.IN258
WIB_WR_address[5] => Mux4.IN258
WIB_WR_address[5] => Mux5.IN258
WIB_WR_address[5] => Mux6.IN258
WIB_WR_address[5] => Mux7.IN258
WIB_WR_address[5] => Mux8.IN3
WIB_WR_address[5] => Mux9.IN3
WIB_WR_address[5] => Mux10.IN3
WIB_WR_address[5] => Mux11.IN3
WIB_WR_address[5] => Mux12.IN3
WIB_WR_address[5] => Mux13.IN3
WIB_WR_address[5] => Mux14.IN3
WIB_WR_address[5] => Mux15.IN3
WIB_WR_address[5] => Mux16.IN3
WIB_WR_address[5] => Mux17.IN3
WIB_WR_address[5] => Mux18.IN3
WIB_WR_address[5] => Mux19.IN3
WIB_WR_address[5] => Mux20.IN3
WIB_WR_address[5] => Mux21.IN3
WIB_WR_address[5] => Mux22.IN3
WIB_WR_address[5] => Mux23.IN3
WIB_WR_address[5] => Mux24.IN3
WIB_WR_address[5] => Mux25.IN3
WIB_WR_address[5] => Mux26.IN3
WIB_WR_address[5] => Mux27.IN3
WIB_WR_address[5] => Mux28.IN3
WIB_WR_address[5] => Mux29.IN3
WIB_WR_address[5] => Mux30.IN3
WIB_WR_address[5] => Mux31.IN3
WIB_WR_address[5] => Mux32.IN3
WIB_WR_address[5] => Mux33.IN3
WIB_WR_address[5] => Mux34.IN3
WIB_WR_address[5] => Mux35.IN3
WIB_WR_address[5] => Mux36.IN3
WIB_WR_address[5] => Mux37.IN3
WIB_WR_address[5] => Mux38.IN3
WIB_WR_address[5] => Mux39.IN3
WIB_WR_address[5] => Mux40.IN3
WIB_WR_address[5] => Mux41.IN3
WIB_WR_address[5] => Mux42.IN3
WIB_WR_address[5] => Mux43.IN3
WIB_WR_address[5] => Mux44.IN3
WIB_WR_address[5] => Mux45.IN3
WIB_WR_address[5] => Mux46.IN3
WIB_WR_address[5] => Mux47.IN3
WIB_WR_address[5] => Mux48.IN3
WIB_WR_address[5] => Mux49.IN3
WIB_WR_address[5] => Mux50.IN3
WIB_WR_address[5] => Mux51.IN3
WIB_WR_address[5] => Mux52.IN3
WIB_WR_address[5] => Mux53.IN3
WIB_WR_address[5] => Mux54.IN3
WIB_WR_address[5] => Mux55.IN3
WIB_WR_address[5] => Mux56.IN3
WIB_WR_address[5] => Mux57.IN3
WIB_WR_address[5] => Mux58.IN3
WIB_WR_address[5] => Mux59.IN3
WIB_WR_address[5] => Mux60.IN3
WIB_WR_address[5] => Mux61.IN3
WIB_WR_address[5] => Mux62.IN3
WIB_WR_address[5] => Mux63.IN3
WIB_WR_address[5] => Mux64.IN3
WIB_WR_address[5] => Mux65.IN3
WIB_WR_address[5] => Mux66.IN3
WIB_WR_address[5] => Mux67.IN3
WIB_WR_address[5] => Mux68.IN3
WIB_WR_address[5] => Mux69.IN3
WIB_WR_address[5] => Mux70.IN3
WIB_WR_address[5] => Mux71.IN3
WIB_WR_address[5] => Mux72.IN3
WIB_WR_address[5] => Mux73.IN3
WIB_WR_address[5] => Mux74.IN3
WIB_WR_address[5] => Mux75.IN3
WIB_WR_address[5] => Mux76.IN3
WIB_WR_address[5] => Mux77.IN3
WIB_WR_address[5] => Mux78.IN3
WIB_WR_address[5] => Mux79.IN3
WIB_WR_address[5] => Mux80.IN3
WIB_WR_address[5] => Mux81.IN3
WIB_WR_address[5] => Mux82.IN3
WIB_WR_address[5] => Mux83.IN3
WIB_WR_address[5] => Mux84.IN3
WIB_WR_address[5] => Mux85.IN3
WIB_WR_address[5] => Mux86.IN3
WIB_WR_address[5] => Mux87.IN3
WIB_WR_address[5] => Mux88.IN3
WIB_WR_address[5] => Mux89.IN3
WIB_WR_address[5] => Mux90.IN3
WIB_WR_address[5] => Mux91.IN3
WIB_WR_address[5] => Mux92.IN3
WIB_WR_address[5] => Mux93.IN3
WIB_WR_address[5] => Mux94.IN3
WIB_WR_address[5] => Mux95.IN3
WIB_WR_address[5] => Mux96.IN3
WIB_WR_address[5] => Mux97.IN3
WIB_WR_address[5] => Mux98.IN3
WIB_WR_address[5] => Mux99.IN3
WIB_WR_address[5] => Mux100.IN3
WIB_WR_address[5] => Mux101.IN3
WIB_WR_address[5] => Mux102.IN3
WIB_WR_address[5] => Mux103.IN3
WIB_WR_address[5] => Mux104.IN3
WIB_WR_address[5] => Mux105.IN3
WIB_WR_address[5] => Mux106.IN3
WIB_WR_address[5] => Mux107.IN3
WIB_WR_address[5] => Mux108.IN3
WIB_WR_address[5] => Mux109.IN3
WIB_WR_address[5] => Mux110.IN3
WIB_WR_address[5] => Mux111.IN3
WIB_WR_address[5] => Mux112.IN3
WIB_WR_address[5] => Mux113.IN3
WIB_WR_address[5] => Mux114.IN3
WIB_WR_address[5] => Mux115.IN3
WIB_WR_address[5] => Mux116.IN3
WIB_WR_address[5] => Mux117.IN3
WIB_WR_address[5] => Mux118.IN3
WIB_WR_address[5] => Mux119.IN3
WIB_WR_address[5] => Mux120.IN3
WIB_WR_address[5] => Mux121.IN3
WIB_WR_address[5] => Mux122.IN3
WIB_WR_address[5] => Mux123.IN3
WIB_WR_address[5] => Mux124.IN3
WIB_WR_address[5] => Mux125.IN3
WIB_WR_address[5] => Mux126.IN3
WIB_WR_address[5] => Mux127.IN3
WIB_WR_address[5] => Mux128.IN3
WIB_WR_address[5] => Mux129.IN3
WIB_WR_address[5] => Mux130.IN3
WIB_WR_address[5] => Mux131.IN3
WIB_WR_address[5] => Mux132.IN3
WIB_WR_address[5] => Mux133.IN3
WIB_WR_address[5] => Mux134.IN3
WIB_WR_address[5] => Mux135.IN3
WIB_WR_address[5] => Mux136.IN3
WIB_WR_address[5] => Mux137.IN3
WIB_WR_address[5] => Mux138.IN3
WIB_WR_address[5] => Mux139.IN3
WIB_WR_address[5] => Mux140.IN3
WIB_WR_address[5] => Mux141.IN3
WIB_WR_address[5] => Mux142.IN3
WIB_WR_address[5] => Mux143.IN3
WIB_WR_address[5] => Mux144.IN3
WIB_WR_address[5] => Mux145.IN3
WIB_WR_address[5] => Mux146.IN3
WIB_WR_address[5] => Mux147.IN3
WIB_WR_address[5] => Mux148.IN3
WIB_WR_address[5] => Mux149.IN3
WIB_WR_address[5] => Mux150.IN3
WIB_WR_address[5] => Mux151.IN3
WIB_WR_address[5] => Mux152.IN3
WIB_WR_address[5] => Mux153.IN3
WIB_WR_address[5] => Mux154.IN3
WIB_WR_address[5] => Mux155.IN3
WIB_WR_address[5] => Mux156.IN3
WIB_WR_address[5] => Mux157.IN3
WIB_WR_address[5] => Mux158.IN3
WIB_WR_address[5] => Mux159.IN3
WIB_WR_address[5] => Mux160.IN3
WIB_WR_address[5] => Mux161.IN3
WIB_WR_address[5] => Mux162.IN3
WIB_WR_address[5] => Mux163.IN3
WIB_WR_address[5] => Mux164.IN3
WIB_WR_address[5] => Mux165.IN3
WIB_WR_address[5] => Mux166.IN3
WIB_WR_address[5] => Mux167.IN3
WIB_WR_address[5] => Mux168.IN3
WIB_WR_address[5] => Mux169.IN3
WIB_WR_address[5] => Mux170.IN3
WIB_WR_address[5] => Mux171.IN3
WIB_WR_address[5] => Mux172.IN3
WIB_WR_address[5] => Mux173.IN3
WIB_WR_address[5] => Mux174.IN3
WIB_WR_address[5] => Mux175.IN3
WIB_WR_address[5] => Mux176.IN3
WIB_WR_address[5] => Mux177.IN3
WIB_WR_address[5] => Mux178.IN3
WIB_WR_address[5] => Mux179.IN3
WIB_WR_address[5] => Mux180.IN3
WIB_WR_address[5] => Mux181.IN3
WIB_WR_address[5] => Mux182.IN3
WIB_WR_address[5] => Mux183.IN3
WIB_WR_address[5] => Mux184.IN3
WIB_WR_address[5] => Mux185.IN3
WIB_WR_address[5] => Mux186.IN3
WIB_WR_address[5] => Mux187.IN3
WIB_WR_address[5] => Mux188.IN3
WIB_WR_address[5] => Mux189.IN3
WIB_WR_address[5] => Mux190.IN3
WIB_WR_address[5] => Mux191.IN3
WIB_WR_address[5] => Mux192.IN3
WIB_WR_address[5] => Mux193.IN3
WIB_WR_address[5] => Mux194.IN3
WIB_WR_address[5] => Mux195.IN3
WIB_WR_address[5] => Mux196.IN3
WIB_WR_address[5] => Mux197.IN3
WIB_WR_address[5] => Mux198.IN3
WIB_WR_address[5] => Mux199.IN3
WIB_WR_address[5] => Mux200.IN3
WIB_WR_address[5] => Mux201.IN3
WIB_WR_address[5] => Mux202.IN3
WIB_WR_address[5] => Mux203.IN3
WIB_WR_address[5] => Mux204.IN3
WIB_WR_address[5] => Mux205.IN3
WIB_WR_address[5] => Mux206.IN3
WIB_WR_address[5] => Mux207.IN3
WIB_WR_address[5] => Mux208.IN3
WIB_WR_address[5] => Mux209.IN3
WIB_WR_address[5] => Mux210.IN3
WIB_WR_address[5] => Mux211.IN3
WIB_WR_address[5] => Mux212.IN3
WIB_WR_address[5] => Mux213.IN3
WIB_WR_address[5] => Mux214.IN3
WIB_WR_address[5] => Mux215.IN3
WIB_WR_address[5] => Mux216.IN3
WIB_WR_address[5] => Mux217.IN3
WIB_WR_address[5] => Mux218.IN3
WIB_WR_address[5] => Mux219.IN3
WIB_WR_address[5] => Mux220.IN3
WIB_WR_address[5] => Mux221.IN3
WIB_WR_address[5] => Mux222.IN3
WIB_WR_address[5] => Mux223.IN3
WIB_WR_address[5] => Mux224.IN3
WIB_WR_address[5] => Mux225.IN3
WIB_WR_address[5] => Mux226.IN3
WIB_WR_address[5] => Mux227.IN3
WIB_WR_address[5] => Mux228.IN3
WIB_WR_address[5] => Mux229.IN3
WIB_WR_address[5] => Mux230.IN3
WIB_WR_address[5] => Mux231.IN3
WIB_WR_address[5] => Mux232.IN3
WIB_WR_address[5] => Mux233.IN3
WIB_WR_address[5] => Mux234.IN3
WIB_WR_address[5] => Mux235.IN3
WIB_WR_address[5] => Mux236.IN3
WIB_WR_address[5] => Mux237.IN3
WIB_WR_address[5] => Mux238.IN3
WIB_WR_address[5] => Mux239.IN3
WIB_WR_address[5] => Mux240.IN3
WIB_WR_address[5] => Mux241.IN3
WIB_WR_address[5] => Mux242.IN3
WIB_WR_address[5] => Mux243.IN3
WIB_WR_address[5] => Mux244.IN3
WIB_WR_address[5] => Mux245.IN3
WIB_WR_address[5] => Mux246.IN3
WIB_WR_address[5] => Mux247.IN3
WIB_WR_address[5] => Mux248.IN3
WIB_WR_address[5] => Mux249.IN3
WIB_WR_address[5] => Mux250.IN3
WIB_WR_address[5] => Mux251.IN3
WIB_WR_address[5] => Mux252.IN3
WIB_WR_address[5] => Mux253.IN3
WIB_WR_address[5] => Mux254.IN3
WIB_WR_address[5] => Mux255.IN3
WIB_WR_address[5] => Mux256.IN3
WIB_WR_address[5] => Mux257.IN3
WIB_WR_address[5] => Mux258.IN3
WIB_WR_address[5] => Mux259.IN3
WIB_WR_address[5] => Mux260.IN3
WIB_WR_address[5] => Mux261.IN3
WIB_WR_address[5] => Mux262.IN3
WIB_WR_address[5] => Mux263.IN3
WIB_WR_address[5] => Mux264.IN3
WIB_WR_address[5] => Mux265.IN3
WIB_WR_address[5] => Mux266.IN3
WIB_WR_address[5] => Mux267.IN3
WIB_WR_address[5] => Mux268.IN3
WIB_WR_address[5] => Mux269.IN3
WIB_WR_address[5] => Mux270.IN3
WIB_WR_address[5] => Mux271.IN3
WIB_WR_address[5] => Mux272.IN3
WIB_WR_address[5] => Mux273.IN3
WIB_WR_address[5] => Mux274.IN3
WIB_WR_address[5] => Mux275.IN3
WIB_WR_address[5] => Mux276.IN3
WIB_WR_address[5] => Mux277.IN3
WIB_WR_address[5] => Mux278.IN3
WIB_WR_address[5] => Mux279.IN3
WIB_WR_address[5] => Mux280.IN3
WIB_WR_address[5] => Mux281.IN3
WIB_WR_address[5] => Mux282.IN3
WIB_WR_address[5] => Mux283.IN3
WIB_WR_address[5] => Mux284.IN3
WIB_WR_address[5] => Mux285.IN3
WIB_WR_address[5] => Mux286.IN3
WIB_WR_address[5] => Mux287.IN3
WIB_WR_address[5] => Mux288.IN3
WIB_WR_address[5] => Mux289.IN3
WIB_WR_address[5] => Mux290.IN3
WIB_WR_address[5] => Mux291.IN3
WIB_WR_address[5] => Mux292.IN3
WIB_WR_address[5] => Mux293.IN3
WIB_WR_address[5] => Mux294.IN3
WIB_WR_address[5] => Mux295.IN3
WIB_WR_address[5] => Mux296.IN3
WIB_WR_address[5] => Mux297.IN3
WIB_WR_address[5] => Mux298.IN3
WIB_WR_address[5] => Mux299.IN3
WIB_WR_address[5] => Mux300.IN3
WIB_WR_address[5] => Mux301.IN3
WIB_WR_address[5] => Mux302.IN3
WIB_WR_address[5] => Mux303.IN3
WIB_WR_address[5] => Mux304.IN3
WIB_WR_address[5] => Mux305.IN3
WIB_WR_address[5] => Mux306.IN3
WIB_WR_address[5] => Mux307.IN3
WIB_WR_address[5] => Mux308.IN3
WIB_WR_address[5] => Mux309.IN3
WIB_WR_address[5] => Mux310.IN3
WIB_WR_address[5] => Mux311.IN3
WIB_WR_address[5] => Mux312.IN3
WIB_WR_address[5] => Mux313.IN3
WIB_WR_address[5] => Mux314.IN3
WIB_WR_address[5] => Mux315.IN3
WIB_WR_address[5] => Mux316.IN3
WIB_WR_address[5] => Mux317.IN3
WIB_WR_address[5] => Mux318.IN3
WIB_WR_address[5] => Mux319.IN3
WIB_WR_address[5] => Mux320.IN3
WIB_WR_address[5] => Mux321.IN3
WIB_WR_address[5] => Mux322.IN3
WIB_WR_address[5] => Mux323.IN3
WIB_WR_address[5] => Mux324.IN3
WIB_WR_address[5] => Mux325.IN3
WIB_WR_address[5] => Mux326.IN3
WIB_WR_address[5] => Mux327.IN3
WIB_WR_address[5] => Mux328.IN3
WIB_WR_address[5] => Mux329.IN3
WIB_WR_address[5] => Mux330.IN3
WIB_WR_address[5] => Mux331.IN3
WIB_WR_address[5] => Mux332.IN3
WIB_WR_address[5] => Mux333.IN3
WIB_WR_address[5] => Mux334.IN3
WIB_WR_address[5] => Mux335.IN3
WIB_WR_address[5] => Mux336.IN3
WIB_WR_address[5] => Mux337.IN3
WIB_WR_address[5] => Mux338.IN3
WIB_WR_address[5] => Mux339.IN3
WIB_WR_address[5] => Mux340.IN3
WIB_WR_address[5] => Mux341.IN3
WIB_WR_address[5] => Mux342.IN3
WIB_WR_address[5] => Mux343.IN3
WIB_WR_address[5] => Mux344.IN3
WIB_WR_address[5] => Mux345.IN3
WIB_WR_address[5] => Mux346.IN3
WIB_WR_address[5] => Mux347.IN3
WIB_WR_address[5] => Mux348.IN3
WIB_WR_address[5] => Mux349.IN3
WIB_WR_address[5] => Mux350.IN3
WIB_WR_address[5] => Mux351.IN3
WIB_WR_address[5] => Mux352.IN3
WIB_WR_address[5] => Mux353.IN3
WIB_WR_address[5] => Mux354.IN3
WIB_WR_address[5] => Mux355.IN3
WIB_WR_address[5] => Mux356.IN3
WIB_WR_address[5] => Mux357.IN3
WIB_WR_address[5] => Mux358.IN3
WIB_WR_address[5] => Mux359.IN3
WIB_WR_address[5] => Mux360.IN3
WIB_WR_address[5] => Mux361.IN3
WIB_WR_address[5] => Mux362.IN3
WIB_WR_address[5] => Mux363.IN3
WIB_WR_address[5] => Mux364.IN3
WIB_WR_address[5] => Mux365.IN3
WIB_WR_address[5] => Mux366.IN3
WIB_WR_address[5] => Mux367.IN3
WIB_WR_address[5] => Mux368.IN3
WIB_WR_address[5] => Mux369.IN3
WIB_WR_address[5] => Mux370.IN3
WIB_WR_address[5] => Mux371.IN3
WIB_WR_address[5] => Mux372.IN3
WIB_WR_address[5] => Mux373.IN3
WIB_WR_address[5] => Mux374.IN3
WIB_WR_address[5] => Mux375.IN3
WIB_WR_address[5] => Mux376.IN3
WIB_WR_address[5] => Mux377.IN3
WIB_WR_address[5] => Mux378.IN3
WIB_WR_address[5] => Mux379.IN3
WIB_WR_address[5] => Mux380.IN3
WIB_WR_address[5] => Mux381.IN3
WIB_WR_address[5] => Mux382.IN3
WIB_WR_address[5] => Mux383.IN3
WIB_WR_address[5] => Mux384.IN3
WIB_WR_address[5] => Mux385.IN3
WIB_WR_address[5] => Mux386.IN3
WIB_WR_address[5] => Mux387.IN3
WIB_WR_address[5] => Mux388.IN3
WIB_WR_address[5] => Mux389.IN3
WIB_WR_address[5] => Mux390.IN3
WIB_WR_address[5] => Mux391.IN3
WIB_WR_address[5] => Mux392.IN3
WIB_WR_address[5] => Mux393.IN3
WIB_WR_address[5] => Mux394.IN3
WIB_WR_address[5] => Mux395.IN3
WIB_WR_address[5] => Mux396.IN3
WIB_WR_address[5] => Mux397.IN3
WIB_WR_address[5] => Mux398.IN3
WIB_WR_address[5] => Mux399.IN3
WIB_WR_address[5] => Mux400.IN3
WIB_WR_address[5] => Mux401.IN3
WIB_WR_address[5] => Mux402.IN3
WIB_WR_address[5] => Mux403.IN3
WIB_WR_address[5] => Mux404.IN3
WIB_WR_address[5] => Mux405.IN3
WIB_WR_address[5] => Mux406.IN3
WIB_WR_address[5] => Mux407.IN3
WIB_WR_address[5] => Mux408.IN3
WIB_WR_address[5] => Mux409.IN3
WIB_WR_address[5] => Mux410.IN3
WIB_WR_address[5] => Mux411.IN3
WIB_WR_address[5] => Mux412.IN3
WIB_WR_address[5] => Mux413.IN3
WIB_WR_address[5] => Mux414.IN3
WIB_WR_address[5] => Mux415.IN3
WIB_WR_address[5] => Mux416.IN3
WIB_WR_address[5] => Mux417.IN3
WIB_WR_address[5] => Mux418.IN3
WIB_WR_address[5] => Mux419.IN3
WIB_WR_address[5] => Mux420.IN3
WIB_WR_address[5] => Mux421.IN3
WIB_WR_address[5] => Mux422.IN3
WIB_WR_address[5] => Mux423.IN3
WIB_WR_address[5] => Mux424.IN3
WIB_WR_address[5] => Mux425.IN3
WIB_WR_address[5] => Mux426.IN3
WIB_WR_address[5] => Mux427.IN3
WIB_WR_address[5] => Mux428.IN3
WIB_WR_address[5] => Mux429.IN3
WIB_WR_address[5] => Mux430.IN3
WIB_WR_address[5] => Mux431.IN3
WIB_WR_address[5] => Mux432.IN3
WIB_WR_address[5] => Mux433.IN3
WIB_WR_address[5] => Mux434.IN3
WIB_WR_address[5] => Mux435.IN3
WIB_WR_address[5] => Mux436.IN3
WIB_WR_address[5] => Mux437.IN3
WIB_WR_address[5] => Mux438.IN3
WIB_WR_address[5] => Mux439.IN3
WIB_WR_address[5] => Mux440.IN3
WIB_WR_address[5] => Mux441.IN3
WIB_WR_address[5] => Mux442.IN3
WIB_WR_address[5] => Mux443.IN3
WIB_WR_address[5] => Mux444.IN3
WIB_WR_address[5] => Mux445.IN3
WIB_WR_address[5] => Mux446.IN3
WIB_WR_address[5] => Mux447.IN3
WIB_WR_address[5] => Mux448.IN3
WIB_WR_address[5] => Mux449.IN3
WIB_WR_address[5] => Mux450.IN3
WIB_WR_address[5] => Mux451.IN3
WIB_WR_address[5] => Mux452.IN3
WIB_WR_address[5] => Mux453.IN3
WIB_WR_address[5] => Mux454.IN3
WIB_WR_address[5] => Mux455.IN3
WIB_WR_address[5] => Mux456.IN3
WIB_WR_address[5] => Mux457.IN3
WIB_WR_address[5] => Mux458.IN3
WIB_WR_address[5] => Mux459.IN3
WIB_WR_address[5] => Mux460.IN3
WIB_WR_address[5] => Mux461.IN3
WIB_WR_address[5] => Mux462.IN3
WIB_WR_address[5] => Mux463.IN3
WIB_WR_address[5] => Mux464.IN3
WIB_WR_address[5] => Mux465.IN3
WIB_WR_address[5] => Mux466.IN3
WIB_WR_address[5] => Mux467.IN3
WIB_WR_address[5] => Mux468.IN3
WIB_WR_address[5] => Mux469.IN3
WIB_WR_address[5] => Mux470.IN3
WIB_WR_address[5] => Mux471.IN3
WIB_WR_address[5] => Mux472.IN3
WIB_WR_address[5] => Mux473.IN3
WIB_WR_address[5] => Mux474.IN3
WIB_WR_address[5] => Mux475.IN3
WIB_WR_address[5] => Mux476.IN3
WIB_WR_address[5] => Mux477.IN3
WIB_WR_address[5] => Mux478.IN3
WIB_WR_address[5] => Mux479.IN3
WIB_WR_address[5] => Mux480.IN3
WIB_WR_address[5] => Mux481.IN3
WIB_WR_address[5] => Mux482.IN3
WIB_WR_address[5] => Mux483.IN3
WIB_WR_address[5] => Mux484.IN3
WIB_WR_address[5] => Mux485.IN3
WIB_WR_address[5] => Mux486.IN3
WIB_WR_address[5] => Mux487.IN3
WIB_WR_address[5] => Mux488.IN3
WIB_WR_address[5] => Mux489.IN3
WIB_WR_address[5] => Mux490.IN3
WIB_WR_address[5] => Mux491.IN3
WIB_WR_address[5] => Mux492.IN3
WIB_WR_address[5] => Mux493.IN3
WIB_WR_address[5] => Mux494.IN3
WIB_WR_address[5] => Mux495.IN3
WIB_WR_address[6] => Mux0.IN257
WIB_WR_address[6] => Mux1.IN257
WIB_WR_address[6] => Mux2.IN257
WIB_WR_address[6] => Mux3.IN257
WIB_WR_address[6] => Mux4.IN257
WIB_WR_address[6] => Mux5.IN257
WIB_WR_address[6] => Mux6.IN257
WIB_WR_address[6] => Mux7.IN257
WIB_WR_address[6] => Mux8.IN2
WIB_WR_address[6] => Mux9.IN2
WIB_WR_address[6] => Mux10.IN2
WIB_WR_address[6] => Mux11.IN2
WIB_WR_address[6] => Mux12.IN2
WIB_WR_address[6] => Mux13.IN2
WIB_WR_address[6] => Mux14.IN2
WIB_WR_address[6] => Mux15.IN2
WIB_WR_address[6] => Mux16.IN2
WIB_WR_address[6] => Mux17.IN2
WIB_WR_address[6] => Mux18.IN2
WIB_WR_address[6] => Mux19.IN2
WIB_WR_address[6] => Mux20.IN2
WIB_WR_address[6] => Mux21.IN2
WIB_WR_address[6] => Mux22.IN2
WIB_WR_address[6] => Mux23.IN2
WIB_WR_address[6] => Mux24.IN2
WIB_WR_address[6] => Mux25.IN2
WIB_WR_address[6] => Mux26.IN2
WIB_WR_address[6] => Mux27.IN2
WIB_WR_address[6] => Mux28.IN2
WIB_WR_address[6] => Mux29.IN2
WIB_WR_address[6] => Mux30.IN2
WIB_WR_address[6] => Mux31.IN2
WIB_WR_address[6] => Mux32.IN2
WIB_WR_address[6] => Mux33.IN2
WIB_WR_address[6] => Mux34.IN2
WIB_WR_address[6] => Mux35.IN2
WIB_WR_address[6] => Mux36.IN2
WIB_WR_address[6] => Mux37.IN2
WIB_WR_address[6] => Mux38.IN2
WIB_WR_address[6] => Mux39.IN2
WIB_WR_address[6] => Mux40.IN2
WIB_WR_address[6] => Mux41.IN2
WIB_WR_address[6] => Mux42.IN2
WIB_WR_address[6] => Mux43.IN2
WIB_WR_address[6] => Mux44.IN2
WIB_WR_address[6] => Mux45.IN2
WIB_WR_address[6] => Mux46.IN2
WIB_WR_address[6] => Mux47.IN2
WIB_WR_address[6] => Mux48.IN2
WIB_WR_address[6] => Mux49.IN2
WIB_WR_address[6] => Mux50.IN2
WIB_WR_address[6] => Mux51.IN2
WIB_WR_address[6] => Mux52.IN2
WIB_WR_address[6] => Mux53.IN2
WIB_WR_address[6] => Mux54.IN2
WIB_WR_address[6] => Mux55.IN2
WIB_WR_address[6] => Mux56.IN2
WIB_WR_address[6] => Mux57.IN2
WIB_WR_address[6] => Mux58.IN2
WIB_WR_address[6] => Mux59.IN2
WIB_WR_address[6] => Mux60.IN2
WIB_WR_address[6] => Mux61.IN2
WIB_WR_address[6] => Mux62.IN2
WIB_WR_address[6] => Mux63.IN2
WIB_WR_address[6] => Mux64.IN2
WIB_WR_address[6] => Mux65.IN2
WIB_WR_address[6] => Mux66.IN2
WIB_WR_address[6] => Mux67.IN2
WIB_WR_address[6] => Mux68.IN2
WIB_WR_address[6] => Mux69.IN2
WIB_WR_address[6] => Mux70.IN2
WIB_WR_address[6] => Mux71.IN2
WIB_WR_address[6] => Mux72.IN2
WIB_WR_address[6] => Mux73.IN2
WIB_WR_address[6] => Mux74.IN2
WIB_WR_address[6] => Mux75.IN2
WIB_WR_address[6] => Mux76.IN2
WIB_WR_address[6] => Mux77.IN2
WIB_WR_address[6] => Mux78.IN2
WIB_WR_address[6] => Mux79.IN2
WIB_WR_address[6] => Mux80.IN2
WIB_WR_address[6] => Mux81.IN2
WIB_WR_address[6] => Mux82.IN2
WIB_WR_address[6] => Mux83.IN2
WIB_WR_address[6] => Mux84.IN2
WIB_WR_address[6] => Mux85.IN2
WIB_WR_address[6] => Mux86.IN2
WIB_WR_address[6] => Mux87.IN2
WIB_WR_address[6] => Mux88.IN2
WIB_WR_address[6] => Mux89.IN2
WIB_WR_address[6] => Mux90.IN2
WIB_WR_address[6] => Mux91.IN2
WIB_WR_address[6] => Mux92.IN2
WIB_WR_address[6] => Mux93.IN2
WIB_WR_address[6] => Mux94.IN2
WIB_WR_address[6] => Mux95.IN2
WIB_WR_address[6] => Mux96.IN2
WIB_WR_address[6] => Mux97.IN2
WIB_WR_address[6] => Mux98.IN2
WIB_WR_address[6] => Mux99.IN2
WIB_WR_address[6] => Mux100.IN2
WIB_WR_address[6] => Mux101.IN2
WIB_WR_address[6] => Mux102.IN2
WIB_WR_address[6] => Mux103.IN2
WIB_WR_address[6] => Mux104.IN2
WIB_WR_address[6] => Mux105.IN2
WIB_WR_address[6] => Mux106.IN2
WIB_WR_address[6] => Mux107.IN2
WIB_WR_address[6] => Mux108.IN2
WIB_WR_address[6] => Mux109.IN2
WIB_WR_address[6] => Mux110.IN2
WIB_WR_address[6] => Mux111.IN2
WIB_WR_address[6] => Mux112.IN2
WIB_WR_address[6] => Mux113.IN2
WIB_WR_address[6] => Mux114.IN2
WIB_WR_address[6] => Mux115.IN2
WIB_WR_address[6] => Mux116.IN2
WIB_WR_address[6] => Mux117.IN2
WIB_WR_address[6] => Mux118.IN2
WIB_WR_address[6] => Mux119.IN2
WIB_WR_address[6] => Mux120.IN2
WIB_WR_address[6] => Mux121.IN2
WIB_WR_address[6] => Mux122.IN2
WIB_WR_address[6] => Mux123.IN2
WIB_WR_address[6] => Mux124.IN2
WIB_WR_address[6] => Mux125.IN2
WIB_WR_address[6] => Mux126.IN2
WIB_WR_address[6] => Mux127.IN2
WIB_WR_address[6] => Mux128.IN2
WIB_WR_address[6] => Mux129.IN2
WIB_WR_address[6] => Mux130.IN2
WIB_WR_address[6] => Mux131.IN2
WIB_WR_address[6] => Mux132.IN2
WIB_WR_address[6] => Mux133.IN2
WIB_WR_address[6] => Mux134.IN2
WIB_WR_address[6] => Mux135.IN2
WIB_WR_address[6] => Mux136.IN2
WIB_WR_address[6] => Mux137.IN2
WIB_WR_address[6] => Mux138.IN2
WIB_WR_address[6] => Mux139.IN2
WIB_WR_address[6] => Mux140.IN2
WIB_WR_address[6] => Mux141.IN2
WIB_WR_address[6] => Mux142.IN2
WIB_WR_address[6] => Mux143.IN2
WIB_WR_address[6] => Mux144.IN2
WIB_WR_address[6] => Mux145.IN2
WIB_WR_address[6] => Mux146.IN2
WIB_WR_address[6] => Mux147.IN2
WIB_WR_address[6] => Mux148.IN2
WIB_WR_address[6] => Mux149.IN2
WIB_WR_address[6] => Mux150.IN2
WIB_WR_address[6] => Mux151.IN2
WIB_WR_address[6] => Mux152.IN2
WIB_WR_address[6] => Mux153.IN2
WIB_WR_address[6] => Mux154.IN2
WIB_WR_address[6] => Mux155.IN2
WIB_WR_address[6] => Mux156.IN2
WIB_WR_address[6] => Mux157.IN2
WIB_WR_address[6] => Mux158.IN2
WIB_WR_address[6] => Mux159.IN2
WIB_WR_address[6] => Mux160.IN2
WIB_WR_address[6] => Mux161.IN2
WIB_WR_address[6] => Mux162.IN2
WIB_WR_address[6] => Mux163.IN2
WIB_WR_address[6] => Mux164.IN2
WIB_WR_address[6] => Mux165.IN2
WIB_WR_address[6] => Mux166.IN2
WIB_WR_address[6] => Mux167.IN2
WIB_WR_address[6] => Mux168.IN2
WIB_WR_address[6] => Mux169.IN2
WIB_WR_address[6] => Mux170.IN2
WIB_WR_address[6] => Mux171.IN2
WIB_WR_address[6] => Mux172.IN2
WIB_WR_address[6] => Mux173.IN2
WIB_WR_address[6] => Mux174.IN2
WIB_WR_address[6] => Mux175.IN2
WIB_WR_address[6] => Mux176.IN2
WIB_WR_address[6] => Mux177.IN2
WIB_WR_address[6] => Mux178.IN2
WIB_WR_address[6] => Mux179.IN2
WIB_WR_address[6] => Mux180.IN2
WIB_WR_address[6] => Mux181.IN2
WIB_WR_address[6] => Mux182.IN2
WIB_WR_address[6] => Mux183.IN2
WIB_WR_address[6] => Mux184.IN2
WIB_WR_address[6] => Mux185.IN2
WIB_WR_address[6] => Mux186.IN2
WIB_WR_address[6] => Mux187.IN2
WIB_WR_address[6] => Mux188.IN2
WIB_WR_address[6] => Mux189.IN2
WIB_WR_address[6] => Mux190.IN2
WIB_WR_address[6] => Mux191.IN2
WIB_WR_address[6] => Mux192.IN2
WIB_WR_address[6] => Mux193.IN2
WIB_WR_address[6] => Mux194.IN2
WIB_WR_address[6] => Mux195.IN2
WIB_WR_address[6] => Mux196.IN2
WIB_WR_address[6] => Mux197.IN2
WIB_WR_address[6] => Mux198.IN2
WIB_WR_address[6] => Mux199.IN2
WIB_WR_address[6] => Mux200.IN2
WIB_WR_address[6] => Mux201.IN2
WIB_WR_address[6] => Mux202.IN2
WIB_WR_address[6] => Mux203.IN2
WIB_WR_address[6] => Mux204.IN2
WIB_WR_address[6] => Mux205.IN2
WIB_WR_address[6] => Mux206.IN2
WIB_WR_address[6] => Mux207.IN2
WIB_WR_address[6] => Mux208.IN2
WIB_WR_address[6] => Mux209.IN2
WIB_WR_address[6] => Mux210.IN2
WIB_WR_address[6] => Mux211.IN2
WIB_WR_address[6] => Mux212.IN2
WIB_WR_address[6] => Mux213.IN2
WIB_WR_address[6] => Mux214.IN2
WIB_WR_address[6] => Mux215.IN2
WIB_WR_address[6] => Mux216.IN2
WIB_WR_address[6] => Mux217.IN2
WIB_WR_address[6] => Mux218.IN2
WIB_WR_address[6] => Mux219.IN2
WIB_WR_address[6] => Mux220.IN2
WIB_WR_address[6] => Mux221.IN2
WIB_WR_address[6] => Mux222.IN2
WIB_WR_address[6] => Mux223.IN2
WIB_WR_address[6] => Mux224.IN2
WIB_WR_address[6] => Mux225.IN2
WIB_WR_address[6] => Mux226.IN2
WIB_WR_address[6] => Mux227.IN2
WIB_WR_address[6] => Mux228.IN2
WIB_WR_address[6] => Mux229.IN2
WIB_WR_address[6] => Mux230.IN2
WIB_WR_address[6] => Mux231.IN2
WIB_WR_address[6] => Mux232.IN2
WIB_WR_address[6] => Mux233.IN2
WIB_WR_address[6] => Mux234.IN2
WIB_WR_address[6] => Mux235.IN2
WIB_WR_address[6] => Mux236.IN2
WIB_WR_address[6] => Mux237.IN2
WIB_WR_address[6] => Mux238.IN2
WIB_WR_address[6] => Mux239.IN2
WIB_WR_address[6] => Mux240.IN2
WIB_WR_address[6] => Mux241.IN2
WIB_WR_address[6] => Mux242.IN2
WIB_WR_address[6] => Mux243.IN2
WIB_WR_address[6] => Mux244.IN2
WIB_WR_address[6] => Mux245.IN2
WIB_WR_address[6] => Mux246.IN2
WIB_WR_address[6] => Mux247.IN2
WIB_WR_address[6] => Mux248.IN2
WIB_WR_address[6] => Mux249.IN2
WIB_WR_address[6] => Mux250.IN2
WIB_WR_address[6] => Mux251.IN2
WIB_WR_address[6] => Mux252.IN2
WIB_WR_address[6] => Mux253.IN2
WIB_WR_address[6] => Mux254.IN2
WIB_WR_address[6] => Mux255.IN2
WIB_WR_address[6] => Mux256.IN2
WIB_WR_address[6] => Mux257.IN2
WIB_WR_address[6] => Mux258.IN2
WIB_WR_address[6] => Mux259.IN2
WIB_WR_address[6] => Mux260.IN2
WIB_WR_address[6] => Mux261.IN2
WIB_WR_address[6] => Mux262.IN2
WIB_WR_address[6] => Mux263.IN2
WIB_WR_address[6] => Mux264.IN2
WIB_WR_address[6] => Mux265.IN2
WIB_WR_address[6] => Mux266.IN2
WIB_WR_address[6] => Mux267.IN2
WIB_WR_address[6] => Mux268.IN2
WIB_WR_address[6] => Mux269.IN2
WIB_WR_address[6] => Mux270.IN2
WIB_WR_address[6] => Mux271.IN2
WIB_WR_address[6] => Mux272.IN2
WIB_WR_address[6] => Mux273.IN2
WIB_WR_address[6] => Mux274.IN2
WIB_WR_address[6] => Mux275.IN2
WIB_WR_address[6] => Mux276.IN2
WIB_WR_address[6] => Mux277.IN2
WIB_WR_address[6] => Mux278.IN2
WIB_WR_address[6] => Mux279.IN2
WIB_WR_address[6] => Mux280.IN2
WIB_WR_address[6] => Mux281.IN2
WIB_WR_address[6] => Mux282.IN2
WIB_WR_address[6] => Mux283.IN2
WIB_WR_address[6] => Mux284.IN2
WIB_WR_address[6] => Mux285.IN2
WIB_WR_address[6] => Mux286.IN2
WIB_WR_address[6] => Mux287.IN2
WIB_WR_address[6] => Mux288.IN2
WIB_WR_address[6] => Mux289.IN2
WIB_WR_address[6] => Mux290.IN2
WIB_WR_address[6] => Mux291.IN2
WIB_WR_address[6] => Mux292.IN2
WIB_WR_address[6] => Mux293.IN2
WIB_WR_address[6] => Mux294.IN2
WIB_WR_address[6] => Mux295.IN2
WIB_WR_address[6] => Mux296.IN2
WIB_WR_address[6] => Mux297.IN2
WIB_WR_address[6] => Mux298.IN2
WIB_WR_address[6] => Mux299.IN2
WIB_WR_address[6] => Mux300.IN2
WIB_WR_address[6] => Mux301.IN2
WIB_WR_address[6] => Mux302.IN2
WIB_WR_address[6] => Mux303.IN2
WIB_WR_address[6] => Mux304.IN2
WIB_WR_address[6] => Mux305.IN2
WIB_WR_address[6] => Mux306.IN2
WIB_WR_address[6] => Mux307.IN2
WIB_WR_address[6] => Mux308.IN2
WIB_WR_address[6] => Mux309.IN2
WIB_WR_address[6] => Mux310.IN2
WIB_WR_address[6] => Mux311.IN2
WIB_WR_address[6] => Mux312.IN2
WIB_WR_address[6] => Mux313.IN2
WIB_WR_address[6] => Mux314.IN2
WIB_WR_address[6] => Mux315.IN2
WIB_WR_address[6] => Mux316.IN2
WIB_WR_address[6] => Mux317.IN2
WIB_WR_address[6] => Mux318.IN2
WIB_WR_address[6] => Mux319.IN2
WIB_WR_address[6] => Mux320.IN2
WIB_WR_address[6] => Mux321.IN2
WIB_WR_address[6] => Mux322.IN2
WIB_WR_address[6] => Mux323.IN2
WIB_WR_address[6] => Mux324.IN2
WIB_WR_address[6] => Mux325.IN2
WIB_WR_address[6] => Mux326.IN2
WIB_WR_address[6] => Mux327.IN2
WIB_WR_address[6] => Mux328.IN2
WIB_WR_address[6] => Mux329.IN2
WIB_WR_address[6] => Mux330.IN2
WIB_WR_address[6] => Mux331.IN2
WIB_WR_address[6] => Mux332.IN2
WIB_WR_address[6] => Mux333.IN2
WIB_WR_address[6] => Mux334.IN2
WIB_WR_address[6] => Mux335.IN2
WIB_WR_address[6] => Mux336.IN2
WIB_WR_address[6] => Mux337.IN2
WIB_WR_address[6] => Mux338.IN2
WIB_WR_address[6] => Mux339.IN2
WIB_WR_address[6] => Mux340.IN2
WIB_WR_address[6] => Mux341.IN2
WIB_WR_address[6] => Mux342.IN2
WIB_WR_address[6] => Mux343.IN2
WIB_WR_address[6] => Mux344.IN2
WIB_WR_address[6] => Mux345.IN2
WIB_WR_address[6] => Mux346.IN2
WIB_WR_address[6] => Mux347.IN2
WIB_WR_address[6] => Mux348.IN2
WIB_WR_address[6] => Mux349.IN2
WIB_WR_address[6] => Mux350.IN2
WIB_WR_address[6] => Mux351.IN2
WIB_WR_address[6] => Mux352.IN2
WIB_WR_address[6] => Mux353.IN2
WIB_WR_address[6] => Mux354.IN2
WIB_WR_address[6] => Mux355.IN2
WIB_WR_address[6] => Mux356.IN2
WIB_WR_address[6] => Mux357.IN2
WIB_WR_address[6] => Mux358.IN2
WIB_WR_address[6] => Mux359.IN2
WIB_WR_address[6] => Mux360.IN2
WIB_WR_address[6] => Mux361.IN2
WIB_WR_address[6] => Mux362.IN2
WIB_WR_address[6] => Mux363.IN2
WIB_WR_address[6] => Mux364.IN2
WIB_WR_address[6] => Mux365.IN2
WIB_WR_address[6] => Mux366.IN2
WIB_WR_address[6] => Mux367.IN2
WIB_WR_address[6] => Mux368.IN2
WIB_WR_address[6] => Mux369.IN2
WIB_WR_address[6] => Mux370.IN2
WIB_WR_address[6] => Mux371.IN2
WIB_WR_address[6] => Mux372.IN2
WIB_WR_address[6] => Mux373.IN2
WIB_WR_address[6] => Mux374.IN2
WIB_WR_address[6] => Mux375.IN2
WIB_WR_address[6] => Mux376.IN2
WIB_WR_address[6] => Mux377.IN2
WIB_WR_address[6] => Mux378.IN2
WIB_WR_address[6] => Mux379.IN2
WIB_WR_address[6] => Mux380.IN2
WIB_WR_address[6] => Mux381.IN2
WIB_WR_address[6] => Mux382.IN2
WIB_WR_address[6] => Mux383.IN2
WIB_WR_address[6] => Mux384.IN2
WIB_WR_address[6] => Mux385.IN2
WIB_WR_address[6] => Mux386.IN2
WIB_WR_address[6] => Mux387.IN2
WIB_WR_address[6] => Mux388.IN2
WIB_WR_address[6] => Mux389.IN2
WIB_WR_address[6] => Mux390.IN2
WIB_WR_address[6] => Mux391.IN2
WIB_WR_address[6] => Mux392.IN2
WIB_WR_address[6] => Mux393.IN2
WIB_WR_address[6] => Mux394.IN2
WIB_WR_address[6] => Mux395.IN2
WIB_WR_address[6] => Mux396.IN2
WIB_WR_address[6] => Mux397.IN2
WIB_WR_address[6] => Mux398.IN2
WIB_WR_address[6] => Mux399.IN2
WIB_WR_address[6] => Mux400.IN2
WIB_WR_address[6] => Mux401.IN2
WIB_WR_address[6] => Mux402.IN2
WIB_WR_address[6] => Mux403.IN2
WIB_WR_address[6] => Mux404.IN2
WIB_WR_address[6] => Mux405.IN2
WIB_WR_address[6] => Mux406.IN2
WIB_WR_address[6] => Mux407.IN2
WIB_WR_address[6] => Mux408.IN2
WIB_WR_address[6] => Mux409.IN2
WIB_WR_address[6] => Mux410.IN2
WIB_WR_address[6] => Mux411.IN2
WIB_WR_address[6] => Mux412.IN2
WIB_WR_address[6] => Mux413.IN2
WIB_WR_address[6] => Mux414.IN2
WIB_WR_address[6] => Mux415.IN2
WIB_WR_address[6] => Mux416.IN2
WIB_WR_address[6] => Mux417.IN2
WIB_WR_address[6] => Mux418.IN2
WIB_WR_address[6] => Mux419.IN2
WIB_WR_address[6] => Mux420.IN2
WIB_WR_address[6] => Mux421.IN2
WIB_WR_address[6] => Mux422.IN2
WIB_WR_address[6] => Mux423.IN2
WIB_WR_address[6] => Mux424.IN2
WIB_WR_address[6] => Mux425.IN2
WIB_WR_address[6] => Mux426.IN2
WIB_WR_address[6] => Mux427.IN2
WIB_WR_address[6] => Mux428.IN2
WIB_WR_address[6] => Mux429.IN2
WIB_WR_address[6] => Mux430.IN2
WIB_WR_address[6] => Mux431.IN2
WIB_WR_address[6] => Mux432.IN2
WIB_WR_address[6] => Mux433.IN2
WIB_WR_address[6] => Mux434.IN2
WIB_WR_address[6] => Mux435.IN2
WIB_WR_address[6] => Mux436.IN2
WIB_WR_address[6] => Mux437.IN2
WIB_WR_address[6] => Mux438.IN2
WIB_WR_address[6] => Mux439.IN2
WIB_WR_address[6] => Mux440.IN2
WIB_WR_address[6] => Mux441.IN2
WIB_WR_address[6] => Mux442.IN2
WIB_WR_address[6] => Mux443.IN2
WIB_WR_address[6] => Mux444.IN2
WIB_WR_address[6] => Mux445.IN2
WIB_WR_address[6] => Mux446.IN2
WIB_WR_address[6] => Mux447.IN2
WIB_WR_address[6] => Mux448.IN2
WIB_WR_address[6] => Mux449.IN2
WIB_WR_address[6] => Mux450.IN2
WIB_WR_address[6] => Mux451.IN2
WIB_WR_address[6] => Mux452.IN2
WIB_WR_address[6] => Mux453.IN2
WIB_WR_address[6] => Mux454.IN2
WIB_WR_address[6] => Mux455.IN2
WIB_WR_address[6] => Mux456.IN2
WIB_WR_address[6] => Mux457.IN2
WIB_WR_address[6] => Mux458.IN2
WIB_WR_address[6] => Mux459.IN2
WIB_WR_address[6] => Mux460.IN2
WIB_WR_address[6] => Mux461.IN2
WIB_WR_address[6] => Mux462.IN2
WIB_WR_address[6] => Mux463.IN2
WIB_WR_address[6] => Mux464.IN2
WIB_WR_address[6] => Mux465.IN2
WIB_WR_address[6] => Mux466.IN2
WIB_WR_address[6] => Mux467.IN2
WIB_WR_address[6] => Mux468.IN2
WIB_WR_address[6] => Mux469.IN2
WIB_WR_address[6] => Mux470.IN2
WIB_WR_address[6] => Mux471.IN2
WIB_WR_address[6] => Mux472.IN2
WIB_WR_address[6] => Mux473.IN2
WIB_WR_address[6] => Mux474.IN2
WIB_WR_address[6] => Mux475.IN2
WIB_WR_address[6] => Mux476.IN2
WIB_WR_address[6] => Mux477.IN2
WIB_WR_address[6] => Mux478.IN2
WIB_WR_address[6] => Mux479.IN2
WIB_WR_address[6] => Mux480.IN2
WIB_WR_address[6] => Mux481.IN2
WIB_WR_address[6] => Mux482.IN2
WIB_WR_address[6] => Mux483.IN2
WIB_WR_address[6] => Mux484.IN2
WIB_WR_address[6] => Mux485.IN2
WIB_WR_address[6] => Mux486.IN2
WIB_WR_address[6] => Mux487.IN2
WIB_WR_address[6] => Mux488.IN2
WIB_WR_address[6] => Mux489.IN2
WIB_WR_address[6] => Mux490.IN2
WIB_WR_address[6] => Mux491.IN2
WIB_WR_address[6] => Mux492.IN2
WIB_WR_address[6] => Mux493.IN2
WIB_WR_address[6] => Mux494.IN2
WIB_WR_address[6] => Mux495.IN2
WIB_WR_address[7] => Mux0.IN256
WIB_WR_address[7] => Mux1.IN256
WIB_WR_address[7] => Mux2.IN256
WIB_WR_address[7] => Mux3.IN256
WIB_WR_address[7] => Mux4.IN256
WIB_WR_address[7] => Mux5.IN256
WIB_WR_address[7] => Mux6.IN256
WIB_WR_address[7] => Mux7.IN256
WIB_WR_address[7] => Mux8.IN1
WIB_WR_address[7] => Mux9.IN1
WIB_WR_address[7] => Mux10.IN1
WIB_WR_address[7] => Mux11.IN1
WIB_WR_address[7] => Mux12.IN1
WIB_WR_address[7] => Mux13.IN1
WIB_WR_address[7] => Mux14.IN1
WIB_WR_address[7] => Mux15.IN1
WIB_WR_address[7] => Mux16.IN1
WIB_WR_address[7] => Mux17.IN1
WIB_WR_address[7] => Mux18.IN1
WIB_WR_address[7] => Mux19.IN1
WIB_WR_address[7] => Mux20.IN1
WIB_WR_address[7] => Mux21.IN1
WIB_WR_address[7] => Mux22.IN1
WIB_WR_address[7] => Mux23.IN1
WIB_WR_address[7] => Mux24.IN1
WIB_WR_address[7] => Mux25.IN1
WIB_WR_address[7] => Mux26.IN1
WIB_WR_address[7] => Mux27.IN1
WIB_WR_address[7] => Mux28.IN1
WIB_WR_address[7] => Mux29.IN1
WIB_WR_address[7] => Mux30.IN1
WIB_WR_address[7] => Mux31.IN1
WIB_WR_address[7] => Mux32.IN1
WIB_WR_address[7] => Mux33.IN1
WIB_WR_address[7] => Mux34.IN1
WIB_WR_address[7] => Mux35.IN1
WIB_WR_address[7] => Mux36.IN1
WIB_WR_address[7] => Mux37.IN1
WIB_WR_address[7] => Mux38.IN1
WIB_WR_address[7] => Mux39.IN1
WIB_WR_address[7] => Mux40.IN1
WIB_WR_address[7] => Mux41.IN1
WIB_WR_address[7] => Mux42.IN1
WIB_WR_address[7] => Mux43.IN1
WIB_WR_address[7] => Mux44.IN1
WIB_WR_address[7] => Mux45.IN1
WIB_WR_address[7] => Mux46.IN1
WIB_WR_address[7] => Mux47.IN1
WIB_WR_address[7] => Mux48.IN1
WIB_WR_address[7] => Mux49.IN1
WIB_WR_address[7] => Mux50.IN1
WIB_WR_address[7] => Mux51.IN1
WIB_WR_address[7] => Mux52.IN1
WIB_WR_address[7] => Mux53.IN1
WIB_WR_address[7] => Mux54.IN1
WIB_WR_address[7] => Mux55.IN1
WIB_WR_address[7] => Mux56.IN1
WIB_WR_address[7] => Mux57.IN1
WIB_WR_address[7] => Mux58.IN1
WIB_WR_address[7] => Mux59.IN1
WIB_WR_address[7] => Mux60.IN1
WIB_WR_address[7] => Mux61.IN1
WIB_WR_address[7] => Mux62.IN1
WIB_WR_address[7] => Mux63.IN1
WIB_WR_address[7] => Mux64.IN1
WIB_WR_address[7] => Mux65.IN1
WIB_WR_address[7] => Mux66.IN1
WIB_WR_address[7] => Mux67.IN1
WIB_WR_address[7] => Mux68.IN1
WIB_WR_address[7] => Mux69.IN1
WIB_WR_address[7] => Mux70.IN1
WIB_WR_address[7] => Mux71.IN1
WIB_WR_address[7] => Mux72.IN1
WIB_WR_address[7] => Mux73.IN1
WIB_WR_address[7] => Mux74.IN1
WIB_WR_address[7] => Mux75.IN1
WIB_WR_address[7] => Mux76.IN1
WIB_WR_address[7] => Mux77.IN1
WIB_WR_address[7] => Mux78.IN1
WIB_WR_address[7] => Mux79.IN1
WIB_WR_address[7] => Mux80.IN1
WIB_WR_address[7] => Mux81.IN1
WIB_WR_address[7] => Mux82.IN1
WIB_WR_address[7] => Mux83.IN1
WIB_WR_address[7] => Mux84.IN1
WIB_WR_address[7] => Mux85.IN1
WIB_WR_address[7] => Mux86.IN1
WIB_WR_address[7] => Mux87.IN1
WIB_WR_address[7] => Mux88.IN1
WIB_WR_address[7] => Mux89.IN1
WIB_WR_address[7] => Mux90.IN1
WIB_WR_address[7] => Mux91.IN1
WIB_WR_address[7] => Mux92.IN1
WIB_WR_address[7] => Mux93.IN1
WIB_WR_address[7] => Mux94.IN1
WIB_WR_address[7] => Mux95.IN1
WIB_WR_address[7] => Mux96.IN1
WIB_WR_address[7] => Mux97.IN1
WIB_WR_address[7] => Mux98.IN1
WIB_WR_address[7] => Mux99.IN1
WIB_WR_address[7] => Mux100.IN1
WIB_WR_address[7] => Mux101.IN1
WIB_WR_address[7] => Mux102.IN1
WIB_WR_address[7] => Mux103.IN1
WIB_WR_address[7] => Mux104.IN1
WIB_WR_address[7] => Mux105.IN1
WIB_WR_address[7] => Mux106.IN1
WIB_WR_address[7] => Mux107.IN1
WIB_WR_address[7] => Mux108.IN1
WIB_WR_address[7] => Mux109.IN1
WIB_WR_address[7] => Mux110.IN1
WIB_WR_address[7] => Mux111.IN1
WIB_WR_address[7] => Mux112.IN1
WIB_WR_address[7] => Mux113.IN1
WIB_WR_address[7] => Mux114.IN1
WIB_WR_address[7] => Mux115.IN1
WIB_WR_address[7] => Mux116.IN1
WIB_WR_address[7] => Mux117.IN1
WIB_WR_address[7] => Mux118.IN1
WIB_WR_address[7] => Mux119.IN1
WIB_WR_address[7] => Mux120.IN1
WIB_WR_address[7] => Mux121.IN1
WIB_WR_address[7] => Mux122.IN1
WIB_WR_address[7] => Mux123.IN1
WIB_WR_address[7] => Mux124.IN1
WIB_WR_address[7] => Mux125.IN1
WIB_WR_address[7] => Mux126.IN1
WIB_WR_address[7] => Mux127.IN1
WIB_WR_address[7] => Mux128.IN1
WIB_WR_address[7] => Mux129.IN1
WIB_WR_address[7] => Mux130.IN1
WIB_WR_address[7] => Mux131.IN1
WIB_WR_address[7] => Mux132.IN1
WIB_WR_address[7] => Mux133.IN1
WIB_WR_address[7] => Mux134.IN1
WIB_WR_address[7] => Mux135.IN1
WIB_WR_address[7] => Mux136.IN1
WIB_WR_address[7] => Mux137.IN1
WIB_WR_address[7] => Mux138.IN1
WIB_WR_address[7] => Mux139.IN1
WIB_WR_address[7] => Mux140.IN1
WIB_WR_address[7] => Mux141.IN1
WIB_WR_address[7] => Mux142.IN1
WIB_WR_address[7] => Mux143.IN1
WIB_WR_address[7] => Mux144.IN1
WIB_WR_address[7] => Mux145.IN1
WIB_WR_address[7] => Mux146.IN1
WIB_WR_address[7] => Mux147.IN1
WIB_WR_address[7] => Mux148.IN1
WIB_WR_address[7] => Mux149.IN1
WIB_WR_address[7] => Mux150.IN1
WIB_WR_address[7] => Mux151.IN1
WIB_WR_address[7] => Mux152.IN1
WIB_WR_address[7] => Mux153.IN1
WIB_WR_address[7] => Mux154.IN1
WIB_WR_address[7] => Mux155.IN1
WIB_WR_address[7] => Mux156.IN1
WIB_WR_address[7] => Mux157.IN1
WIB_WR_address[7] => Mux158.IN1
WIB_WR_address[7] => Mux159.IN1
WIB_WR_address[7] => Mux160.IN1
WIB_WR_address[7] => Mux161.IN1
WIB_WR_address[7] => Mux162.IN1
WIB_WR_address[7] => Mux163.IN1
WIB_WR_address[7] => Mux164.IN1
WIB_WR_address[7] => Mux165.IN1
WIB_WR_address[7] => Mux166.IN1
WIB_WR_address[7] => Mux167.IN1
WIB_WR_address[7] => Mux168.IN1
WIB_WR_address[7] => Mux169.IN1
WIB_WR_address[7] => Mux170.IN1
WIB_WR_address[7] => Mux171.IN1
WIB_WR_address[7] => Mux172.IN1
WIB_WR_address[7] => Mux173.IN1
WIB_WR_address[7] => Mux174.IN1
WIB_WR_address[7] => Mux175.IN1
WIB_WR_address[7] => Mux176.IN1
WIB_WR_address[7] => Mux177.IN1
WIB_WR_address[7] => Mux178.IN1
WIB_WR_address[7] => Mux179.IN1
WIB_WR_address[7] => Mux180.IN1
WIB_WR_address[7] => Mux181.IN1
WIB_WR_address[7] => Mux182.IN1
WIB_WR_address[7] => Mux183.IN1
WIB_WR_address[7] => Mux184.IN1
WIB_WR_address[7] => Mux185.IN1
WIB_WR_address[7] => Mux186.IN1
WIB_WR_address[7] => Mux187.IN1
WIB_WR_address[7] => Mux188.IN1
WIB_WR_address[7] => Mux189.IN1
WIB_WR_address[7] => Mux190.IN1
WIB_WR_address[7] => Mux191.IN1
WIB_WR_address[7] => Mux192.IN1
WIB_WR_address[7] => Mux193.IN1
WIB_WR_address[7] => Mux194.IN1
WIB_WR_address[7] => Mux195.IN1
WIB_WR_address[7] => Mux196.IN1
WIB_WR_address[7] => Mux197.IN1
WIB_WR_address[7] => Mux198.IN1
WIB_WR_address[7] => Mux199.IN1
WIB_WR_address[7] => Mux200.IN1
WIB_WR_address[7] => Mux201.IN1
WIB_WR_address[7] => Mux202.IN1
WIB_WR_address[7] => Mux203.IN1
WIB_WR_address[7] => Mux204.IN1
WIB_WR_address[7] => Mux205.IN1
WIB_WR_address[7] => Mux206.IN1
WIB_WR_address[7] => Mux207.IN1
WIB_WR_address[7] => Mux208.IN1
WIB_WR_address[7] => Mux209.IN1
WIB_WR_address[7] => Mux210.IN1
WIB_WR_address[7] => Mux211.IN1
WIB_WR_address[7] => Mux212.IN1
WIB_WR_address[7] => Mux213.IN1
WIB_WR_address[7] => Mux214.IN1
WIB_WR_address[7] => Mux215.IN1
WIB_WR_address[7] => Mux216.IN1
WIB_WR_address[7] => Mux217.IN1
WIB_WR_address[7] => Mux218.IN1
WIB_WR_address[7] => Mux219.IN1
WIB_WR_address[7] => Mux220.IN1
WIB_WR_address[7] => Mux221.IN1
WIB_WR_address[7] => Mux222.IN1
WIB_WR_address[7] => Mux223.IN1
WIB_WR_address[7] => Mux224.IN1
WIB_WR_address[7] => Mux225.IN1
WIB_WR_address[7] => Mux226.IN1
WIB_WR_address[7] => Mux227.IN1
WIB_WR_address[7] => Mux228.IN1
WIB_WR_address[7] => Mux229.IN1
WIB_WR_address[7] => Mux230.IN1
WIB_WR_address[7] => Mux231.IN1
WIB_WR_address[7] => Mux232.IN1
WIB_WR_address[7] => Mux233.IN1
WIB_WR_address[7] => Mux234.IN1
WIB_WR_address[7] => Mux235.IN1
WIB_WR_address[7] => Mux236.IN1
WIB_WR_address[7] => Mux237.IN1
WIB_WR_address[7] => Mux238.IN1
WIB_WR_address[7] => Mux239.IN1
WIB_WR_address[7] => Mux240.IN1
WIB_WR_address[7] => Mux241.IN1
WIB_WR_address[7] => Mux242.IN1
WIB_WR_address[7] => Mux243.IN1
WIB_WR_address[7] => Mux244.IN1
WIB_WR_address[7] => Mux245.IN1
WIB_WR_address[7] => Mux246.IN1
WIB_WR_address[7] => Mux247.IN1
WIB_WR_address[7] => Mux248.IN1
WIB_WR_address[7] => Mux249.IN1
WIB_WR_address[7] => Mux250.IN1
WIB_WR_address[7] => Mux251.IN1
WIB_WR_address[7] => Mux252.IN1
WIB_WR_address[7] => Mux253.IN1
WIB_WR_address[7] => Mux254.IN1
WIB_WR_address[7] => Mux255.IN1
WIB_WR_address[7] => Mux256.IN1
WIB_WR_address[7] => Mux257.IN1
WIB_WR_address[7] => Mux258.IN1
WIB_WR_address[7] => Mux259.IN1
WIB_WR_address[7] => Mux260.IN1
WIB_WR_address[7] => Mux261.IN1
WIB_WR_address[7] => Mux262.IN1
WIB_WR_address[7] => Mux263.IN1
WIB_WR_address[7] => Mux264.IN1
WIB_WR_address[7] => Mux265.IN1
WIB_WR_address[7] => Mux266.IN1
WIB_WR_address[7] => Mux267.IN1
WIB_WR_address[7] => Mux268.IN1
WIB_WR_address[7] => Mux269.IN1
WIB_WR_address[7] => Mux270.IN1
WIB_WR_address[7] => Mux271.IN1
WIB_WR_address[7] => Mux272.IN1
WIB_WR_address[7] => Mux273.IN1
WIB_WR_address[7] => Mux274.IN1
WIB_WR_address[7] => Mux275.IN1
WIB_WR_address[7] => Mux276.IN1
WIB_WR_address[7] => Mux277.IN1
WIB_WR_address[7] => Mux278.IN1
WIB_WR_address[7] => Mux279.IN1
WIB_WR_address[7] => Mux280.IN1
WIB_WR_address[7] => Mux281.IN1
WIB_WR_address[7] => Mux282.IN1
WIB_WR_address[7] => Mux283.IN1
WIB_WR_address[7] => Mux284.IN1
WIB_WR_address[7] => Mux285.IN1
WIB_WR_address[7] => Mux286.IN1
WIB_WR_address[7] => Mux287.IN1
WIB_WR_address[7] => Mux288.IN1
WIB_WR_address[7] => Mux289.IN1
WIB_WR_address[7] => Mux290.IN1
WIB_WR_address[7] => Mux291.IN1
WIB_WR_address[7] => Mux292.IN1
WIB_WR_address[7] => Mux293.IN1
WIB_WR_address[7] => Mux294.IN1
WIB_WR_address[7] => Mux295.IN1
WIB_WR_address[7] => Mux296.IN1
WIB_WR_address[7] => Mux297.IN1
WIB_WR_address[7] => Mux298.IN1
WIB_WR_address[7] => Mux299.IN1
WIB_WR_address[7] => Mux300.IN1
WIB_WR_address[7] => Mux301.IN1
WIB_WR_address[7] => Mux302.IN1
WIB_WR_address[7] => Mux303.IN1
WIB_WR_address[7] => Mux304.IN1
WIB_WR_address[7] => Mux305.IN1
WIB_WR_address[7] => Mux306.IN1
WIB_WR_address[7] => Mux307.IN1
WIB_WR_address[7] => Mux308.IN1
WIB_WR_address[7] => Mux309.IN1
WIB_WR_address[7] => Mux310.IN1
WIB_WR_address[7] => Mux311.IN1
WIB_WR_address[7] => Mux312.IN1
WIB_WR_address[7] => Mux313.IN1
WIB_WR_address[7] => Mux314.IN1
WIB_WR_address[7] => Mux315.IN1
WIB_WR_address[7] => Mux316.IN1
WIB_WR_address[7] => Mux317.IN1
WIB_WR_address[7] => Mux318.IN1
WIB_WR_address[7] => Mux319.IN1
WIB_WR_address[7] => Mux320.IN1
WIB_WR_address[7] => Mux321.IN1
WIB_WR_address[7] => Mux322.IN1
WIB_WR_address[7] => Mux323.IN1
WIB_WR_address[7] => Mux324.IN1
WIB_WR_address[7] => Mux325.IN1
WIB_WR_address[7] => Mux326.IN1
WIB_WR_address[7] => Mux327.IN1
WIB_WR_address[7] => Mux328.IN1
WIB_WR_address[7] => Mux329.IN1
WIB_WR_address[7] => Mux330.IN1
WIB_WR_address[7] => Mux331.IN1
WIB_WR_address[7] => Mux332.IN1
WIB_WR_address[7] => Mux333.IN1
WIB_WR_address[7] => Mux334.IN1
WIB_WR_address[7] => Mux335.IN1
WIB_WR_address[7] => Mux336.IN1
WIB_WR_address[7] => Mux337.IN1
WIB_WR_address[7] => Mux338.IN1
WIB_WR_address[7] => Mux339.IN1
WIB_WR_address[7] => Mux340.IN1
WIB_WR_address[7] => Mux341.IN1
WIB_WR_address[7] => Mux342.IN1
WIB_WR_address[7] => Mux343.IN1
WIB_WR_address[7] => Mux344.IN1
WIB_WR_address[7] => Mux345.IN1
WIB_WR_address[7] => Mux346.IN1
WIB_WR_address[7] => Mux347.IN1
WIB_WR_address[7] => Mux348.IN1
WIB_WR_address[7] => Mux349.IN1
WIB_WR_address[7] => Mux350.IN1
WIB_WR_address[7] => Mux351.IN1
WIB_WR_address[7] => Mux352.IN1
WIB_WR_address[7] => Mux353.IN1
WIB_WR_address[7] => Mux354.IN1
WIB_WR_address[7] => Mux355.IN1
WIB_WR_address[7] => Mux356.IN1
WIB_WR_address[7] => Mux357.IN1
WIB_WR_address[7] => Mux358.IN1
WIB_WR_address[7] => Mux359.IN1
WIB_WR_address[7] => Mux360.IN1
WIB_WR_address[7] => Mux361.IN1
WIB_WR_address[7] => Mux362.IN1
WIB_WR_address[7] => Mux363.IN1
WIB_WR_address[7] => Mux364.IN1
WIB_WR_address[7] => Mux365.IN1
WIB_WR_address[7] => Mux366.IN1
WIB_WR_address[7] => Mux367.IN1
WIB_WR_address[7] => Mux368.IN1
WIB_WR_address[7] => Mux369.IN1
WIB_WR_address[7] => Mux370.IN1
WIB_WR_address[7] => Mux371.IN1
WIB_WR_address[7] => Mux372.IN1
WIB_WR_address[7] => Mux373.IN1
WIB_WR_address[7] => Mux374.IN1
WIB_WR_address[7] => Mux375.IN1
WIB_WR_address[7] => Mux376.IN1
WIB_WR_address[7] => Mux377.IN1
WIB_WR_address[7] => Mux378.IN1
WIB_WR_address[7] => Mux379.IN1
WIB_WR_address[7] => Mux380.IN1
WIB_WR_address[7] => Mux381.IN1
WIB_WR_address[7] => Mux382.IN1
WIB_WR_address[7] => Mux383.IN1
WIB_WR_address[7] => Mux384.IN1
WIB_WR_address[7] => Mux385.IN1
WIB_WR_address[7] => Mux386.IN1
WIB_WR_address[7] => Mux387.IN1
WIB_WR_address[7] => Mux388.IN1
WIB_WR_address[7] => Mux389.IN1
WIB_WR_address[7] => Mux390.IN1
WIB_WR_address[7] => Mux391.IN1
WIB_WR_address[7] => Mux392.IN1
WIB_WR_address[7] => Mux393.IN1
WIB_WR_address[7] => Mux394.IN1
WIB_WR_address[7] => Mux395.IN1
WIB_WR_address[7] => Mux396.IN1
WIB_WR_address[7] => Mux397.IN1
WIB_WR_address[7] => Mux398.IN1
WIB_WR_address[7] => Mux399.IN1
WIB_WR_address[7] => Mux400.IN1
WIB_WR_address[7] => Mux401.IN1
WIB_WR_address[7] => Mux402.IN1
WIB_WR_address[7] => Mux403.IN1
WIB_WR_address[7] => Mux404.IN1
WIB_WR_address[7] => Mux405.IN1
WIB_WR_address[7] => Mux406.IN1
WIB_WR_address[7] => Mux407.IN1
WIB_WR_address[7] => Mux408.IN1
WIB_WR_address[7] => Mux409.IN1
WIB_WR_address[7] => Mux410.IN1
WIB_WR_address[7] => Mux411.IN1
WIB_WR_address[7] => Mux412.IN1
WIB_WR_address[7] => Mux413.IN1
WIB_WR_address[7] => Mux414.IN1
WIB_WR_address[7] => Mux415.IN1
WIB_WR_address[7] => Mux416.IN1
WIB_WR_address[7] => Mux417.IN1
WIB_WR_address[7] => Mux418.IN1
WIB_WR_address[7] => Mux419.IN1
WIB_WR_address[7] => Mux420.IN1
WIB_WR_address[7] => Mux421.IN1
WIB_WR_address[7] => Mux422.IN1
WIB_WR_address[7] => Mux423.IN1
WIB_WR_address[7] => Mux424.IN1
WIB_WR_address[7] => Mux425.IN1
WIB_WR_address[7] => Mux426.IN1
WIB_WR_address[7] => Mux427.IN1
WIB_WR_address[7] => Mux428.IN1
WIB_WR_address[7] => Mux429.IN1
WIB_WR_address[7] => Mux430.IN1
WIB_WR_address[7] => Mux431.IN1
WIB_WR_address[7] => Mux432.IN1
WIB_WR_address[7] => Mux433.IN1
WIB_WR_address[7] => Mux434.IN1
WIB_WR_address[7] => Mux435.IN1
WIB_WR_address[7] => Mux436.IN1
WIB_WR_address[7] => Mux437.IN1
WIB_WR_address[7] => Mux438.IN1
WIB_WR_address[7] => Mux439.IN1
WIB_WR_address[7] => Mux440.IN1
WIB_WR_address[7] => Mux441.IN1
WIB_WR_address[7] => Mux442.IN1
WIB_WR_address[7] => Mux443.IN1
WIB_WR_address[7] => Mux444.IN1
WIB_WR_address[7] => Mux445.IN1
WIB_WR_address[7] => Mux446.IN1
WIB_WR_address[7] => Mux447.IN1
WIB_WR_address[7] => Mux448.IN1
WIB_WR_address[7] => Mux449.IN1
WIB_WR_address[7] => Mux450.IN1
WIB_WR_address[7] => Mux451.IN1
WIB_WR_address[7] => Mux452.IN1
WIB_WR_address[7] => Mux453.IN1
WIB_WR_address[7] => Mux454.IN1
WIB_WR_address[7] => Mux455.IN1
WIB_WR_address[7] => Mux456.IN1
WIB_WR_address[7] => Mux457.IN1
WIB_WR_address[7] => Mux458.IN1
WIB_WR_address[7] => Mux459.IN1
WIB_WR_address[7] => Mux460.IN1
WIB_WR_address[7] => Mux461.IN1
WIB_WR_address[7] => Mux462.IN1
WIB_WR_address[7] => Mux463.IN1
WIB_WR_address[7] => Mux464.IN1
WIB_WR_address[7] => Mux465.IN1
WIB_WR_address[7] => Mux466.IN1
WIB_WR_address[7] => Mux467.IN1
WIB_WR_address[7] => Mux468.IN1
WIB_WR_address[7] => Mux469.IN1
WIB_WR_address[7] => Mux470.IN1
WIB_WR_address[7] => Mux471.IN1
WIB_WR_address[7] => Mux472.IN1
WIB_WR_address[7] => Mux473.IN1
WIB_WR_address[7] => Mux474.IN1
WIB_WR_address[7] => Mux475.IN1
WIB_WR_address[7] => Mux476.IN1
WIB_WR_address[7] => Mux477.IN1
WIB_WR_address[7] => Mux478.IN1
WIB_WR_address[7] => Mux479.IN1
WIB_WR_address[7] => Mux480.IN1
WIB_WR_address[7] => Mux481.IN1
WIB_WR_address[7] => Mux482.IN1
WIB_WR_address[7] => Mux483.IN1
WIB_WR_address[7] => Mux484.IN1
WIB_WR_address[7] => Mux485.IN1
WIB_WR_address[7] => Mux486.IN1
WIB_WR_address[7] => Mux487.IN1
WIB_WR_address[7] => Mux488.IN1
WIB_WR_address[7] => Mux489.IN1
WIB_WR_address[7] => Mux490.IN1
WIB_WR_address[7] => Mux491.IN1
WIB_WR_address[7] => Mux492.IN1
WIB_WR_address[7] => Mux493.IN1
WIB_WR_address[7] => Mux494.IN1
WIB_WR_address[7] => Mux495.IN1
WIB_RD_address[0] => Equal0.IN15
WIB_RD_address[0] => Equal1.IN15
WIB_RD_address[0] => Equal2.IN15
WIB_RD_address[0] => Equal3.IN15
WIB_RD_address[0] => Equal4.IN15
WIB_RD_address[0] => Equal5.IN15
WIB_RD_address[0] => Equal6.IN15
WIB_RD_address[0] => Equal7.IN15
WIB_RD_address[0] => Equal8.IN15
WIB_RD_address[0] => Equal9.IN15
WIB_RD_address[0] => Equal10.IN15
WIB_RD_address[0] => Equal11.IN15
WIB_RD_address[0] => Equal12.IN15
WIB_RD_address[0] => Equal13.IN15
WIB_RD_address[0] => Equal14.IN15
WIB_RD_address[0] => Equal15.IN15
WIB_RD_address[0] => Equal16.IN15
WIB_RD_address[0] => Equal17.IN15
WIB_RD_address[0] => Equal18.IN15
WIB_RD_address[0] => Equal19.IN15
WIB_RD_address[0] => Equal20.IN15
WIB_RD_address[0] => Equal21.IN15
WIB_RD_address[0] => Equal22.IN15
WIB_RD_address[0] => Equal23.IN15
WIB_RD_address[0] => Equal24.IN15
WIB_RD_address[0] => Equal25.IN15
WIB_RD_address[0] => Equal26.IN15
WIB_RD_address[0] => Equal27.IN15
WIB_RD_address[0] => Equal28.IN15
WIB_RD_address[0] => Equal29.IN15
WIB_RD_address[0] => Equal30.IN15
WIB_RD_address[0] => Equal31.IN15
WIB_RD_address[0] => Equal32.IN15
WIB_RD_address[0] => Equal33.IN15
WIB_RD_address[0] => Equal34.IN15
WIB_RD_address[0] => Equal35.IN15
WIB_RD_address[0] => Equal36.IN15
WIB_RD_address[0] => Equal37.IN15
WIB_RD_address[0] => Equal38.IN15
WIB_RD_address[0] => Equal39.IN15
WIB_RD_address[0] => Equal40.IN15
WIB_RD_address[0] => Equal41.IN15
WIB_RD_address[0] => Equal42.IN15
WIB_RD_address[0] => Equal43.IN15
WIB_RD_address[0] => Equal44.IN15
WIB_RD_address[0] => Equal45.IN15
WIB_RD_address[0] => Equal46.IN15
WIB_RD_address[0] => Equal47.IN15
WIB_RD_address[0] => Equal48.IN15
WIB_RD_address[0] => Equal49.IN15
WIB_RD_address[0] => Equal50.IN15
WIB_RD_address[0] => Equal51.IN15
WIB_RD_address[0] => Equal52.IN15
WIB_RD_address[0] => Equal53.IN15
WIB_RD_address[0] => Equal54.IN15
WIB_RD_address[0] => Equal55.IN15
WIB_RD_address[0] => Equal56.IN15
WIB_RD_address[0] => Equal57.IN15
WIB_RD_address[0] => Equal58.IN15
WIB_RD_address[0] => Equal59.IN15
WIB_RD_address[0] => Equal60.IN15
WIB_RD_address[0] => Equal61.IN15
WIB_RD_address[0] => Equal62.IN15
WIB_RD_address[0] => Equal63.IN15
WIB_RD_address[0] => Equal64.IN15
WIB_RD_address[0] => Equal65.IN15
WIB_RD_address[0] => Equal66.IN15
WIB_RD_address[0] => Equal67.IN15
WIB_RD_address[0] => Equal68.IN15
WIB_RD_address[0] => Equal69.IN15
WIB_RD_address[0] => Equal70.IN15
WIB_RD_address[0] => Equal71.IN15
WIB_RD_address[0] => Equal72.IN15
WIB_RD_address[1] => Equal0.IN14
WIB_RD_address[1] => Equal1.IN14
WIB_RD_address[1] => Equal2.IN14
WIB_RD_address[1] => Equal3.IN14
WIB_RD_address[1] => Equal4.IN14
WIB_RD_address[1] => Equal5.IN14
WIB_RD_address[1] => Equal6.IN14
WIB_RD_address[1] => Equal7.IN14
WIB_RD_address[1] => Equal8.IN14
WIB_RD_address[1] => Equal9.IN14
WIB_RD_address[1] => Equal10.IN14
WIB_RD_address[1] => Equal11.IN14
WIB_RD_address[1] => Equal12.IN14
WIB_RD_address[1] => Equal13.IN14
WIB_RD_address[1] => Equal14.IN14
WIB_RD_address[1] => Equal15.IN14
WIB_RD_address[1] => Equal16.IN14
WIB_RD_address[1] => Equal17.IN14
WIB_RD_address[1] => Equal18.IN14
WIB_RD_address[1] => Equal19.IN14
WIB_RD_address[1] => Equal20.IN14
WIB_RD_address[1] => Equal21.IN14
WIB_RD_address[1] => Equal22.IN14
WIB_RD_address[1] => Equal23.IN14
WIB_RD_address[1] => Equal24.IN14
WIB_RD_address[1] => Equal25.IN14
WIB_RD_address[1] => Equal26.IN14
WIB_RD_address[1] => Equal27.IN14
WIB_RD_address[1] => Equal28.IN14
WIB_RD_address[1] => Equal29.IN14
WIB_RD_address[1] => Equal30.IN14
WIB_RD_address[1] => Equal31.IN14
WIB_RD_address[1] => Equal32.IN14
WIB_RD_address[1] => Equal33.IN14
WIB_RD_address[1] => Equal34.IN14
WIB_RD_address[1] => Equal35.IN14
WIB_RD_address[1] => Equal36.IN14
WIB_RD_address[1] => Equal37.IN14
WIB_RD_address[1] => Equal38.IN14
WIB_RD_address[1] => Equal39.IN14
WIB_RD_address[1] => Equal40.IN14
WIB_RD_address[1] => Equal41.IN14
WIB_RD_address[1] => Equal42.IN14
WIB_RD_address[1] => Equal43.IN14
WIB_RD_address[1] => Equal44.IN14
WIB_RD_address[1] => Equal45.IN14
WIB_RD_address[1] => Equal46.IN14
WIB_RD_address[1] => Equal47.IN14
WIB_RD_address[1] => Equal48.IN14
WIB_RD_address[1] => Equal49.IN14
WIB_RD_address[1] => Equal50.IN14
WIB_RD_address[1] => Equal51.IN14
WIB_RD_address[1] => Equal52.IN14
WIB_RD_address[1] => Equal53.IN14
WIB_RD_address[1] => Equal54.IN14
WIB_RD_address[1] => Equal55.IN14
WIB_RD_address[1] => Equal56.IN14
WIB_RD_address[1] => Equal57.IN14
WIB_RD_address[1] => Equal58.IN14
WIB_RD_address[1] => Equal59.IN14
WIB_RD_address[1] => Equal60.IN14
WIB_RD_address[1] => Equal61.IN14
WIB_RD_address[1] => Equal62.IN14
WIB_RD_address[1] => Equal63.IN14
WIB_RD_address[1] => Equal64.IN14
WIB_RD_address[1] => Equal65.IN14
WIB_RD_address[1] => Equal66.IN14
WIB_RD_address[1] => Equal67.IN14
WIB_RD_address[1] => Equal68.IN14
WIB_RD_address[1] => Equal69.IN14
WIB_RD_address[1] => Equal70.IN14
WIB_RD_address[1] => Equal71.IN14
WIB_RD_address[1] => Equal72.IN14
WIB_RD_address[2] => Equal0.IN13
WIB_RD_address[2] => Equal1.IN13
WIB_RD_address[2] => Equal2.IN13
WIB_RD_address[2] => Equal3.IN13
WIB_RD_address[2] => Equal4.IN13
WIB_RD_address[2] => Equal5.IN13
WIB_RD_address[2] => Equal6.IN13
WIB_RD_address[2] => Equal7.IN13
WIB_RD_address[2] => Equal8.IN13
WIB_RD_address[2] => Equal9.IN13
WIB_RD_address[2] => Equal10.IN13
WIB_RD_address[2] => Equal11.IN13
WIB_RD_address[2] => Equal12.IN13
WIB_RD_address[2] => Equal13.IN13
WIB_RD_address[2] => Equal14.IN13
WIB_RD_address[2] => Equal15.IN13
WIB_RD_address[2] => Equal16.IN13
WIB_RD_address[2] => Equal17.IN13
WIB_RD_address[2] => Equal18.IN13
WIB_RD_address[2] => Equal19.IN13
WIB_RD_address[2] => Equal20.IN13
WIB_RD_address[2] => Equal21.IN13
WIB_RD_address[2] => Equal22.IN13
WIB_RD_address[2] => Equal23.IN13
WIB_RD_address[2] => Equal24.IN13
WIB_RD_address[2] => Equal25.IN13
WIB_RD_address[2] => Equal26.IN13
WIB_RD_address[2] => Equal27.IN13
WIB_RD_address[2] => Equal28.IN13
WIB_RD_address[2] => Equal29.IN13
WIB_RD_address[2] => Equal30.IN13
WIB_RD_address[2] => Equal31.IN13
WIB_RD_address[2] => Equal32.IN13
WIB_RD_address[2] => Equal33.IN13
WIB_RD_address[2] => Equal34.IN13
WIB_RD_address[2] => Equal35.IN13
WIB_RD_address[2] => Equal36.IN13
WIB_RD_address[2] => Equal37.IN13
WIB_RD_address[2] => Equal38.IN13
WIB_RD_address[2] => Equal39.IN13
WIB_RD_address[2] => Equal40.IN13
WIB_RD_address[2] => Equal41.IN13
WIB_RD_address[2] => Equal42.IN13
WIB_RD_address[2] => Equal43.IN13
WIB_RD_address[2] => Equal44.IN13
WIB_RD_address[2] => Equal45.IN13
WIB_RD_address[2] => Equal46.IN13
WIB_RD_address[2] => Equal47.IN13
WIB_RD_address[2] => Equal48.IN13
WIB_RD_address[2] => Equal49.IN13
WIB_RD_address[2] => Equal50.IN13
WIB_RD_address[2] => Equal51.IN13
WIB_RD_address[2] => Equal52.IN13
WIB_RD_address[2] => Equal53.IN13
WIB_RD_address[2] => Equal54.IN13
WIB_RD_address[2] => Equal55.IN13
WIB_RD_address[2] => Equal56.IN13
WIB_RD_address[2] => Equal57.IN13
WIB_RD_address[2] => Equal58.IN13
WIB_RD_address[2] => Equal59.IN13
WIB_RD_address[2] => Equal60.IN13
WIB_RD_address[2] => Equal61.IN13
WIB_RD_address[2] => Equal62.IN13
WIB_RD_address[2] => Equal63.IN13
WIB_RD_address[2] => Equal64.IN13
WIB_RD_address[2] => Equal65.IN13
WIB_RD_address[2] => Equal66.IN13
WIB_RD_address[2] => Equal67.IN13
WIB_RD_address[2] => Equal68.IN13
WIB_RD_address[2] => Equal69.IN13
WIB_RD_address[2] => Equal70.IN13
WIB_RD_address[2] => Equal71.IN13
WIB_RD_address[2] => Equal72.IN13
WIB_RD_address[3] => Equal0.IN12
WIB_RD_address[3] => Equal1.IN12
WIB_RD_address[3] => Equal2.IN12
WIB_RD_address[3] => Equal3.IN12
WIB_RD_address[3] => Equal4.IN12
WIB_RD_address[3] => Equal5.IN12
WIB_RD_address[3] => Equal6.IN12
WIB_RD_address[3] => Equal7.IN12
WIB_RD_address[3] => Equal8.IN12
WIB_RD_address[3] => Equal9.IN12
WIB_RD_address[3] => Equal10.IN12
WIB_RD_address[3] => Equal11.IN12
WIB_RD_address[3] => Equal12.IN12
WIB_RD_address[3] => Equal13.IN12
WIB_RD_address[3] => Equal14.IN12
WIB_RD_address[3] => Equal15.IN12
WIB_RD_address[3] => Equal16.IN12
WIB_RD_address[3] => Equal17.IN12
WIB_RD_address[3] => Equal18.IN12
WIB_RD_address[3] => Equal19.IN12
WIB_RD_address[3] => Equal20.IN12
WIB_RD_address[3] => Equal21.IN12
WIB_RD_address[3] => Equal22.IN12
WIB_RD_address[3] => Equal23.IN12
WIB_RD_address[3] => Equal24.IN12
WIB_RD_address[3] => Equal25.IN12
WIB_RD_address[3] => Equal26.IN12
WIB_RD_address[3] => Equal27.IN12
WIB_RD_address[3] => Equal28.IN12
WIB_RD_address[3] => Equal29.IN12
WIB_RD_address[3] => Equal30.IN12
WIB_RD_address[3] => Equal31.IN12
WIB_RD_address[3] => Equal32.IN12
WIB_RD_address[3] => Equal33.IN12
WIB_RD_address[3] => Equal34.IN12
WIB_RD_address[3] => Equal35.IN12
WIB_RD_address[3] => Equal36.IN12
WIB_RD_address[3] => Equal37.IN12
WIB_RD_address[3] => Equal38.IN12
WIB_RD_address[3] => Equal39.IN12
WIB_RD_address[3] => Equal40.IN12
WIB_RD_address[3] => Equal41.IN12
WIB_RD_address[3] => Equal42.IN12
WIB_RD_address[3] => Equal43.IN12
WIB_RD_address[3] => Equal44.IN12
WIB_RD_address[3] => Equal45.IN12
WIB_RD_address[3] => Equal46.IN12
WIB_RD_address[3] => Equal47.IN12
WIB_RD_address[3] => Equal48.IN12
WIB_RD_address[3] => Equal49.IN12
WIB_RD_address[3] => Equal50.IN12
WIB_RD_address[3] => Equal51.IN12
WIB_RD_address[3] => Equal52.IN12
WIB_RD_address[3] => Equal53.IN12
WIB_RD_address[3] => Equal54.IN12
WIB_RD_address[3] => Equal55.IN12
WIB_RD_address[3] => Equal56.IN12
WIB_RD_address[3] => Equal57.IN12
WIB_RD_address[3] => Equal58.IN12
WIB_RD_address[3] => Equal59.IN12
WIB_RD_address[3] => Equal60.IN12
WIB_RD_address[3] => Equal61.IN12
WIB_RD_address[3] => Equal62.IN12
WIB_RD_address[3] => Equal63.IN12
WIB_RD_address[3] => Equal64.IN12
WIB_RD_address[3] => Equal65.IN12
WIB_RD_address[3] => Equal66.IN12
WIB_RD_address[3] => Equal67.IN12
WIB_RD_address[3] => Equal68.IN12
WIB_RD_address[3] => Equal69.IN12
WIB_RD_address[3] => Equal70.IN12
WIB_RD_address[3] => Equal71.IN12
WIB_RD_address[3] => Equal72.IN12
WIB_RD_address[4] => Equal0.IN11
WIB_RD_address[4] => Equal1.IN11
WIB_RD_address[4] => Equal2.IN11
WIB_RD_address[4] => Equal3.IN11
WIB_RD_address[4] => Equal4.IN11
WIB_RD_address[4] => Equal5.IN11
WIB_RD_address[4] => Equal6.IN11
WIB_RD_address[4] => Equal7.IN11
WIB_RD_address[4] => Equal8.IN11
WIB_RD_address[4] => Equal9.IN11
WIB_RD_address[4] => Equal10.IN11
WIB_RD_address[4] => Equal11.IN11
WIB_RD_address[4] => Equal12.IN11
WIB_RD_address[4] => Equal13.IN11
WIB_RD_address[4] => Equal14.IN11
WIB_RD_address[4] => Equal15.IN11
WIB_RD_address[4] => Equal16.IN11
WIB_RD_address[4] => Equal17.IN11
WIB_RD_address[4] => Equal18.IN11
WIB_RD_address[4] => Equal19.IN11
WIB_RD_address[4] => Equal20.IN11
WIB_RD_address[4] => Equal21.IN11
WIB_RD_address[4] => Equal22.IN11
WIB_RD_address[4] => Equal23.IN11
WIB_RD_address[4] => Equal24.IN11
WIB_RD_address[4] => Equal25.IN11
WIB_RD_address[4] => Equal26.IN11
WIB_RD_address[4] => Equal27.IN11
WIB_RD_address[4] => Equal28.IN11
WIB_RD_address[4] => Equal29.IN11
WIB_RD_address[4] => Equal30.IN11
WIB_RD_address[4] => Equal31.IN11
WIB_RD_address[4] => Equal32.IN11
WIB_RD_address[4] => Equal33.IN11
WIB_RD_address[4] => Equal34.IN11
WIB_RD_address[4] => Equal35.IN11
WIB_RD_address[4] => Equal36.IN11
WIB_RD_address[4] => Equal37.IN11
WIB_RD_address[4] => Equal38.IN11
WIB_RD_address[4] => Equal39.IN11
WIB_RD_address[4] => Equal40.IN11
WIB_RD_address[4] => Equal41.IN11
WIB_RD_address[4] => Equal42.IN11
WIB_RD_address[4] => Equal43.IN11
WIB_RD_address[4] => Equal44.IN11
WIB_RD_address[4] => Equal45.IN11
WIB_RD_address[4] => Equal46.IN11
WIB_RD_address[4] => Equal47.IN11
WIB_RD_address[4] => Equal48.IN11
WIB_RD_address[4] => Equal49.IN11
WIB_RD_address[4] => Equal50.IN11
WIB_RD_address[4] => Equal51.IN11
WIB_RD_address[4] => Equal52.IN11
WIB_RD_address[4] => Equal53.IN11
WIB_RD_address[4] => Equal54.IN11
WIB_RD_address[4] => Equal55.IN11
WIB_RD_address[4] => Equal56.IN11
WIB_RD_address[4] => Equal57.IN11
WIB_RD_address[4] => Equal58.IN11
WIB_RD_address[4] => Equal59.IN11
WIB_RD_address[4] => Equal60.IN11
WIB_RD_address[4] => Equal61.IN11
WIB_RD_address[4] => Equal62.IN11
WIB_RD_address[4] => Equal63.IN11
WIB_RD_address[4] => Equal64.IN11
WIB_RD_address[4] => Equal65.IN11
WIB_RD_address[4] => Equal66.IN11
WIB_RD_address[4] => Equal67.IN11
WIB_RD_address[4] => Equal68.IN11
WIB_RD_address[4] => Equal69.IN11
WIB_RD_address[4] => Equal70.IN11
WIB_RD_address[4] => Equal71.IN11
WIB_RD_address[4] => Equal72.IN11
WIB_RD_address[5] => Equal0.IN10
WIB_RD_address[5] => Equal1.IN10
WIB_RD_address[5] => Equal2.IN10
WIB_RD_address[5] => Equal3.IN10
WIB_RD_address[5] => Equal4.IN10
WIB_RD_address[5] => Equal5.IN10
WIB_RD_address[5] => Equal6.IN10
WIB_RD_address[5] => Equal7.IN10
WIB_RD_address[5] => Equal8.IN10
WIB_RD_address[5] => Equal9.IN10
WIB_RD_address[5] => Equal10.IN10
WIB_RD_address[5] => Equal11.IN10
WIB_RD_address[5] => Equal12.IN10
WIB_RD_address[5] => Equal13.IN10
WIB_RD_address[5] => Equal14.IN10
WIB_RD_address[5] => Equal15.IN10
WIB_RD_address[5] => Equal16.IN10
WIB_RD_address[5] => Equal17.IN10
WIB_RD_address[5] => Equal18.IN10
WIB_RD_address[5] => Equal19.IN10
WIB_RD_address[5] => Equal20.IN10
WIB_RD_address[5] => Equal21.IN10
WIB_RD_address[5] => Equal22.IN10
WIB_RD_address[5] => Equal23.IN10
WIB_RD_address[5] => Equal24.IN10
WIB_RD_address[5] => Equal25.IN10
WIB_RD_address[5] => Equal26.IN10
WIB_RD_address[5] => Equal27.IN10
WIB_RD_address[5] => Equal28.IN10
WIB_RD_address[5] => Equal29.IN10
WIB_RD_address[5] => Equal30.IN10
WIB_RD_address[5] => Equal31.IN10
WIB_RD_address[5] => Equal32.IN10
WIB_RD_address[5] => Equal33.IN10
WIB_RD_address[5] => Equal34.IN10
WIB_RD_address[5] => Equal35.IN10
WIB_RD_address[5] => Equal36.IN10
WIB_RD_address[5] => Equal37.IN10
WIB_RD_address[5] => Equal38.IN10
WIB_RD_address[5] => Equal39.IN10
WIB_RD_address[5] => Equal40.IN10
WIB_RD_address[5] => Equal41.IN10
WIB_RD_address[5] => Equal42.IN10
WIB_RD_address[5] => Equal43.IN10
WIB_RD_address[5] => Equal44.IN10
WIB_RD_address[5] => Equal45.IN10
WIB_RD_address[5] => Equal46.IN10
WIB_RD_address[5] => Equal47.IN10
WIB_RD_address[5] => Equal48.IN10
WIB_RD_address[5] => Equal49.IN10
WIB_RD_address[5] => Equal50.IN10
WIB_RD_address[5] => Equal51.IN10
WIB_RD_address[5] => Equal52.IN10
WIB_RD_address[5] => Equal53.IN10
WIB_RD_address[5] => Equal54.IN10
WIB_RD_address[5] => Equal55.IN10
WIB_RD_address[5] => Equal56.IN10
WIB_RD_address[5] => Equal57.IN10
WIB_RD_address[5] => Equal58.IN10
WIB_RD_address[5] => Equal59.IN10
WIB_RD_address[5] => Equal60.IN10
WIB_RD_address[5] => Equal61.IN10
WIB_RD_address[5] => Equal62.IN10
WIB_RD_address[5] => Equal63.IN10
WIB_RD_address[5] => Equal64.IN10
WIB_RD_address[5] => Equal65.IN10
WIB_RD_address[5] => Equal66.IN10
WIB_RD_address[5] => Equal67.IN10
WIB_RD_address[5] => Equal68.IN10
WIB_RD_address[5] => Equal69.IN10
WIB_RD_address[5] => Equal70.IN10
WIB_RD_address[5] => Equal71.IN10
WIB_RD_address[5] => Equal72.IN10
WIB_RD_address[6] => Equal0.IN9
WIB_RD_address[6] => Equal1.IN9
WIB_RD_address[6] => Equal2.IN9
WIB_RD_address[6] => Equal3.IN9
WIB_RD_address[6] => Equal4.IN9
WIB_RD_address[6] => Equal5.IN9
WIB_RD_address[6] => Equal6.IN9
WIB_RD_address[6] => Equal7.IN9
WIB_RD_address[6] => Equal8.IN9
WIB_RD_address[6] => Equal9.IN9
WIB_RD_address[6] => Equal10.IN9
WIB_RD_address[6] => Equal11.IN9
WIB_RD_address[6] => Equal12.IN9
WIB_RD_address[6] => Equal13.IN9
WIB_RD_address[6] => Equal14.IN9
WIB_RD_address[6] => Equal15.IN9
WIB_RD_address[6] => Equal16.IN9
WIB_RD_address[6] => Equal17.IN9
WIB_RD_address[6] => Equal18.IN9
WIB_RD_address[6] => Equal19.IN9
WIB_RD_address[6] => Equal20.IN9
WIB_RD_address[6] => Equal21.IN9
WIB_RD_address[6] => Equal22.IN9
WIB_RD_address[6] => Equal23.IN9
WIB_RD_address[6] => Equal24.IN9
WIB_RD_address[6] => Equal25.IN9
WIB_RD_address[6] => Equal26.IN9
WIB_RD_address[6] => Equal27.IN9
WIB_RD_address[6] => Equal28.IN9
WIB_RD_address[6] => Equal29.IN9
WIB_RD_address[6] => Equal30.IN9
WIB_RD_address[6] => Equal31.IN9
WIB_RD_address[6] => Equal32.IN9
WIB_RD_address[6] => Equal33.IN9
WIB_RD_address[6] => Equal34.IN9
WIB_RD_address[6] => Equal35.IN9
WIB_RD_address[6] => Equal36.IN9
WIB_RD_address[6] => Equal37.IN9
WIB_RD_address[6] => Equal38.IN9
WIB_RD_address[6] => Equal39.IN9
WIB_RD_address[6] => Equal40.IN9
WIB_RD_address[6] => Equal41.IN9
WIB_RD_address[6] => Equal42.IN9
WIB_RD_address[6] => Equal43.IN9
WIB_RD_address[6] => Equal44.IN9
WIB_RD_address[6] => Equal45.IN9
WIB_RD_address[6] => Equal46.IN9
WIB_RD_address[6] => Equal47.IN9
WIB_RD_address[6] => Equal48.IN9
WIB_RD_address[6] => Equal49.IN9
WIB_RD_address[6] => Equal50.IN9
WIB_RD_address[6] => Equal51.IN9
WIB_RD_address[6] => Equal52.IN9
WIB_RD_address[6] => Equal53.IN9
WIB_RD_address[6] => Equal54.IN9
WIB_RD_address[6] => Equal55.IN9
WIB_RD_address[6] => Equal56.IN9
WIB_RD_address[6] => Equal57.IN9
WIB_RD_address[6] => Equal58.IN9
WIB_RD_address[6] => Equal59.IN9
WIB_RD_address[6] => Equal60.IN9
WIB_RD_address[6] => Equal61.IN9
WIB_RD_address[6] => Equal62.IN9
WIB_RD_address[6] => Equal63.IN9
WIB_RD_address[6] => Equal64.IN9
WIB_RD_address[6] => Equal65.IN9
WIB_RD_address[6] => Equal66.IN9
WIB_RD_address[6] => Equal67.IN9
WIB_RD_address[6] => Equal68.IN9
WIB_RD_address[6] => Equal69.IN9
WIB_RD_address[6] => Equal70.IN9
WIB_RD_address[6] => Equal71.IN9
WIB_RD_address[6] => Equal72.IN9
WIB_RD_address[7] => Equal0.IN8
WIB_RD_address[7] => Equal1.IN8
WIB_RD_address[7] => Equal2.IN8
WIB_RD_address[7] => Equal3.IN8
WIB_RD_address[7] => Equal4.IN8
WIB_RD_address[7] => Equal5.IN8
WIB_RD_address[7] => Equal6.IN8
WIB_RD_address[7] => Equal7.IN8
WIB_RD_address[7] => Equal8.IN8
WIB_RD_address[7] => Equal9.IN8
WIB_RD_address[7] => Equal10.IN8
WIB_RD_address[7] => Equal11.IN8
WIB_RD_address[7] => Equal12.IN8
WIB_RD_address[7] => Equal13.IN8
WIB_RD_address[7] => Equal14.IN8
WIB_RD_address[7] => Equal15.IN8
WIB_RD_address[7] => Equal16.IN8
WIB_RD_address[7] => Equal17.IN8
WIB_RD_address[7] => Equal18.IN8
WIB_RD_address[7] => Equal19.IN8
WIB_RD_address[7] => Equal20.IN8
WIB_RD_address[7] => Equal21.IN8
WIB_RD_address[7] => Equal22.IN8
WIB_RD_address[7] => Equal23.IN8
WIB_RD_address[7] => Equal24.IN8
WIB_RD_address[7] => Equal25.IN8
WIB_RD_address[7] => Equal26.IN8
WIB_RD_address[7] => Equal27.IN8
WIB_RD_address[7] => Equal28.IN8
WIB_RD_address[7] => Equal29.IN8
WIB_RD_address[7] => Equal30.IN8
WIB_RD_address[7] => Equal31.IN8
WIB_RD_address[7] => Equal32.IN8
WIB_RD_address[7] => Equal33.IN8
WIB_RD_address[7] => Equal34.IN8
WIB_RD_address[7] => Equal35.IN8
WIB_RD_address[7] => Equal36.IN8
WIB_RD_address[7] => Equal37.IN8
WIB_RD_address[7] => Equal38.IN8
WIB_RD_address[7] => Equal39.IN8
WIB_RD_address[7] => Equal40.IN8
WIB_RD_address[7] => Equal41.IN8
WIB_RD_address[7] => Equal42.IN8
WIB_RD_address[7] => Equal43.IN8
WIB_RD_address[7] => Equal44.IN8
WIB_RD_address[7] => Equal45.IN8
WIB_RD_address[7] => Equal46.IN8
WIB_RD_address[7] => Equal47.IN8
WIB_RD_address[7] => Equal48.IN8
WIB_RD_address[7] => Equal49.IN8
WIB_RD_address[7] => Equal50.IN8
WIB_RD_address[7] => Equal51.IN8
WIB_RD_address[7] => Equal52.IN8
WIB_RD_address[7] => Equal53.IN8
WIB_RD_address[7] => Equal54.IN8
WIB_RD_address[7] => Equal55.IN8
WIB_RD_address[7] => Equal56.IN8
WIB_RD_address[7] => Equal57.IN8
WIB_RD_address[7] => Equal58.IN8
WIB_RD_address[7] => Equal59.IN8
WIB_RD_address[7] => Equal60.IN8
WIB_RD_address[7] => Equal61.IN8
WIB_RD_address[7] => Equal62.IN8
WIB_RD_address[7] => Equal63.IN8
WIB_RD_address[7] => Equal64.IN8
WIB_RD_address[7] => Equal65.IN8
WIB_RD_address[7] => Equal66.IN8
WIB_RD_address[7] => Equal67.IN8
WIB_RD_address[7] => Equal68.IN8
WIB_RD_address[7] => Equal69.IN8
WIB_RD_address[7] => Equal70.IN8
WIB_RD_address[7] => Equal71.IN8
WIB_RD_address[7] => Equal72.IN8
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg0_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => reg50_o.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => SCRATCH_PAD.OUTPUTSELECT
WIB_WR => reg1_o[7]~reg0.ENA
WIB_WR => reg1_o[6]~reg0.ENA
WIB_WR => reg1_o[5]~reg0.ENA
WIB_WR => reg1_o[4]~reg0.ENA
WIB_WR => reg1_o[3]~reg0.ENA
WIB_WR => reg1_o[2]~reg0.ENA
WIB_WR => reg1_o[1]~reg0.ENA
WIB_WR => reg1_o[0]~reg0.ENA
WIB_WR => reg2_o[7]~reg0.ENA
WIB_WR => reg2_o[6]~reg0.ENA
WIB_WR => reg2_o[5]~reg0.ENA
WIB_WR => reg2_o[4]~reg0.ENA
WIB_WR => reg2_o[3]~reg0.ENA
WIB_WR => reg2_o[2]~reg0.ENA
WIB_WR => reg2_o[1]~reg0.ENA
WIB_WR => reg2_o[0]~reg0.ENA
WIB_WR => reg3_o[7]~reg0.ENA
WIB_WR => reg3_o[6]~reg0.ENA
WIB_WR => reg3_o[5]~reg0.ENA
WIB_WR => reg3_o[4]~reg0.ENA
WIB_WR => reg3_o[3]~reg0.ENA
WIB_WR => reg3_o[2]~reg0.ENA
WIB_WR => reg3_o[1]~reg0.ENA
WIB_WR => reg3_o[0]~reg0.ENA
WIB_WR => reg4_o[7]~reg0.ENA
WIB_WR => reg4_o[6]~reg0.ENA
WIB_WR => reg4_o[5]~reg0.ENA
WIB_WR => reg4_o[4]~reg0.ENA
WIB_WR => reg4_o[3]~reg0.ENA
WIB_WR => reg4_o[2]~reg0.ENA
WIB_WR => reg4_o[1]~reg0.ENA
WIB_WR => reg4_o[0]~reg0.ENA
WIB_WR => reg5_o[7]~reg0.ENA
WIB_WR => reg5_o[6]~reg0.ENA
WIB_WR => reg5_o[5]~reg0.ENA
WIB_WR => reg5_o[4]~reg0.ENA
WIB_WR => reg5_o[3]~reg0.ENA
WIB_WR => reg5_o[2]~reg0.ENA
WIB_WR => reg5_o[1]~reg0.ENA
WIB_WR => reg5_o[0]~reg0.ENA
WIB_WR => reg6_o[7]~reg0.ENA
WIB_WR => reg6_o[6]~reg0.ENA
WIB_WR => reg6_o[5]~reg0.ENA
WIB_WR => reg6_o[4]~reg0.ENA
WIB_WR => reg6_o[3]~reg0.ENA
WIB_WR => reg6_o[2]~reg0.ENA
WIB_WR => reg6_o[1]~reg0.ENA
WIB_WR => reg6_o[0]~reg0.ENA
WIB_WR => reg7_o[7]~reg0.ENA
WIB_WR => reg7_o[6]~reg0.ENA
WIB_WR => reg7_o[5]~reg0.ENA
WIB_WR => reg7_o[4]~reg0.ENA
WIB_WR => reg7_o[3]~reg0.ENA
WIB_WR => reg7_o[2]~reg0.ENA
WIB_WR => reg7_o[1]~reg0.ENA
WIB_WR => reg7_o[0]~reg0.ENA
WIB_WR => reg8_o[7]~reg0.ENA
WIB_WR => reg8_o[6]~reg0.ENA
WIB_WR => reg8_o[5]~reg0.ENA
WIB_WR => reg8_o[4]~reg0.ENA
WIB_WR => reg8_o[3]~reg0.ENA
WIB_WR => reg8_o[2]~reg0.ENA
WIB_WR => reg8_o[1]~reg0.ENA
WIB_WR => reg8_o[0]~reg0.ENA
WIB_WR => reg9_o[7]~reg0.ENA
WIB_WR => reg9_o[6]~reg0.ENA
WIB_WR => reg9_o[5]~reg0.ENA
WIB_WR => reg9_o[4]~reg0.ENA
WIB_WR => reg9_o[3]~reg0.ENA
WIB_WR => reg9_o[2]~reg0.ENA
WIB_WR => reg9_o[1]~reg0.ENA
WIB_WR => reg9_o[0]~reg0.ENA
WIB_WR => reg10_o[7]~reg0.ENA
WIB_WR => reg10_o[6]~reg0.ENA
WIB_WR => reg10_o[5]~reg0.ENA
WIB_WR => reg10_o[4]~reg0.ENA
WIB_WR => reg10_o[3]~reg0.ENA
WIB_WR => reg10_o[2]~reg0.ENA
WIB_WR => reg10_o[1]~reg0.ENA
WIB_WR => reg10_o[0]~reg0.ENA
WIB_WR => reg11_o[7]~reg0.ENA
WIB_WR => reg11_o[6]~reg0.ENA
WIB_WR => reg11_o[5]~reg0.ENA
WIB_WR => reg11_o[4]~reg0.ENA
WIB_WR => reg11_o[3]~reg0.ENA
WIB_WR => reg11_o[2]~reg0.ENA
WIB_WR => reg11_o[1]~reg0.ENA
WIB_WR => reg11_o[0]~reg0.ENA
WIB_WR => reg12_o[7]~reg0.ENA
WIB_WR => reg12_o[6]~reg0.ENA
WIB_WR => reg12_o[5]~reg0.ENA
WIB_WR => reg12_o[4]~reg0.ENA
WIB_WR => reg12_o[3]~reg0.ENA
WIB_WR => reg12_o[2]~reg0.ENA
WIB_WR => reg12_o[1]~reg0.ENA
WIB_WR => reg12_o[0]~reg0.ENA
WIB_WR => reg13_o[7]~reg0.ENA
WIB_WR => reg13_o[6]~reg0.ENA
WIB_WR => reg13_o[5]~reg0.ENA
WIB_WR => reg13_o[4]~reg0.ENA
WIB_WR => reg13_o[3]~reg0.ENA
WIB_WR => reg13_o[2]~reg0.ENA
WIB_WR => reg13_o[1]~reg0.ENA
WIB_WR => reg13_o[0]~reg0.ENA
WIB_WR => reg14_o[7]~reg0.ENA
WIB_WR => reg14_o[6]~reg0.ENA
WIB_WR => reg14_o[5]~reg0.ENA
WIB_WR => reg14_o[4]~reg0.ENA
WIB_WR => reg14_o[3]~reg0.ENA
WIB_WR => reg14_o[2]~reg0.ENA
WIB_WR => reg14_o[1]~reg0.ENA
WIB_WR => reg14_o[0]~reg0.ENA
WIB_WR => reg15_o[7]~reg0.ENA
WIB_WR => reg15_o[6]~reg0.ENA
WIB_WR => reg15_o[5]~reg0.ENA
WIB_WR => reg15_o[4]~reg0.ENA
WIB_WR => reg15_o[3]~reg0.ENA
WIB_WR => reg15_o[2]~reg0.ENA
WIB_WR => reg15_o[1]~reg0.ENA
WIB_WR => reg15_o[0]~reg0.ENA
WIB_WR => reg16_o[7]~reg0.ENA
WIB_WR => reg16_o[6]~reg0.ENA
WIB_WR => reg16_o[5]~reg0.ENA
WIB_WR => reg16_o[4]~reg0.ENA
WIB_WR => reg16_o[3]~reg0.ENA
WIB_WR => reg16_o[2]~reg0.ENA
WIB_WR => reg16_o[1]~reg0.ENA
WIB_WR => reg16_o[0]~reg0.ENA
WIB_WR => reg17_o[7]~reg0.ENA
WIB_WR => reg17_o[6]~reg0.ENA
WIB_WR => reg17_o[5]~reg0.ENA
WIB_WR => reg17_o[4]~reg0.ENA
WIB_WR => reg17_o[3]~reg0.ENA
WIB_WR => reg17_o[2]~reg0.ENA
WIB_WR => reg17_o[1]~reg0.ENA
WIB_WR => reg17_o[0]~reg0.ENA
WIB_WR => reg18_o[7]~reg0.ENA
WIB_WR => reg18_o[6]~reg0.ENA
WIB_WR => reg18_o[5]~reg0.ENA
WIB_WR => reg18_o[4]~reg0.ENA
WIB_WR => reg18_o[3]~reg0.ENA
WIB_WR => reg18_o[2]~reg0.ENA
WIB_WR => reg18_o[1]~reg0.ENA
WIB_WR => reg18_o[0]~reg0.ENA
WIB_WR => reg19_o[7]~reg0.ENA
WIB_WR => reg19_o[6]~reg0.ENA
WIB_WR => reg19_o[5]~reg0.ENA
WIB_WR => reg19_o[4]~reg0.ENA
WIB_WR => reg19_o[3]~reg0.ENA
WIB_WR => reg19_o[2]~reg0.ENA
WIB_WR => reg19_o[1]~reg0.ENA
WIB_WR => reg19_o[0]~reg0.ENA
WIB_WR => reg20_o[7]~reg0.ENA
WIB_WR => reg20_o[6]~reg0.ENA
WIB_WR => reg20_o[5]~reg0.ENA
WIB_WR => reg20_o[4]~reg0.ENA
WIB_WR => reg20_o[3]~reg0.ENA
WIB_WR => reg20_o[2]~reg0.ENA
WIB_WR => reg20_o[1]~reg0.ENA
WIB_WR => reg20_o[0]~reg0.ENA
WIB_WR => reg21_o[7]~reg0.ENA
WIB_WR => reg21_o[6]~reg0.ENA
WIB_WR => reg21_o[5]~reg0.ENA
WIB_WR => reg21_o[4]~reg0.ENA
WIB_WR => reg21_o[3]~reg0.ENA
WIB_WR => reg21_o[2]~reg0.ENA
WIB_WR => reg21_o[1]~reg0.ENA
WIB_WR => reg21_o[0]~reg0.ENA
WIB_WR => reg22_o[7]~reg0.ENA
WIB_WR => reg22_o[6]~reg0.ENA
WIB_WR => reg22_o[5]~reg0.ENA
WIB_WR => reg22_o[4]~reg0.ENA
WIB_WR => reg22_o[3]~reg0.ENA
WIB_WR => reg22_o[2]~reg0.ENA
WIB_WR => reg22_o[1]~reg0.ENA
WIB_WR => reg22_o[0]~reg0.ENA
WIB_WR => reg23_o[7]~reg0.ENA
WIB_WR => reg23_o[6]~reg0.ENA
WIB_WR => reg23_o[5]~reg0.ENA
WIB_WR => reg23_o[4]~reg0.ENA
WIB_WR => reg23_o[3]~reg0.ENA
WIB_WR => reg23_o[2]~reg0.ENA
WIB_WR => reg23_o[1]~reg0.ENA
WIB_WR => reg23_o[0]~reg0.ENA
WIB_WR => reg24_o[7]~reg0.ENA
WIB_WR => reg24_o[6]~reg0.ENA
WIB_WR => reg24_o[5]~reg0.ENA
WIB_WR => reg24_o[4]~reg0.ENA
WIB_WR => reg24_o[3]~reg0.ENA
WIB_WR => reg24_o[2]~reg0.ENA
WIB_WR => reg24_o[1]~reg0.ENA
WIB_WR => reg24_o[0]~reg0.ENA
WIB_WR => reg25_o[7]~reg0.ENA
WIB_WR => reg25_o[6]~reg0.ENA
WIB_WR => reg25_o[5]~reg0.ENA
WIB_WR => reg25_o[4]~reg0.ENA
WIB_WR => reg25_o[3]~reg0.ENA
WIB_WR => reg25_o[2]~reg0.ENA
WIB_WR => reg25_o[1]~reg0.ENA
WIB_WR => reg25_o[0]~reg0.ENA
WIB_WR => reg26_o[7]~reg0.ENA
WIB_WR => reg26_o[6]~reg0.ENA
WIB_WR => reg26_o[5]~reg0.ENA
WIB_WR => reg26_o[4]~reg0.ENA
WIB_WR => reg26_o[3]~reg0.ENA
WIB_WR => reg26_o[2]~reg0.ENA
WIB_WR => reg26_o[1]~reg0.ENA
WIB_WR => reg26_o[0]~reg0.ENA
WIB_WR => reg27_o[7]~reg0.ENA
WIB_WR => reg27_o[6]~reg0.ENA
WIB_WR => reg27_o[5]~reg0.ENA
WIB_WR => reg27_o[4]~reg0.ENA
WIB_WR => reg27_o[3]~reg0.ENA
WIB_WR => reg27_o[2]~reg0.ENA
WIB_WR => reg27_o[1]~reg0.ENA
WIB_WR => reg27_o[0]~reg0.ENA
WIB_WR => reg28_o[7]~reg0.ENA
WIB_WR => reg28_o[6]~reg0.ENA
WIB_WR => reg28_o[5]~reg0.ENA
WIB_WR => reg28_o[4]~reg0.ENA
WIB_WR => reg28_o[3]~reg0.ENA
WIB_WR => reg28_o[2]~reg0.ENA
WIB_WR => reg28_o[1]~reg0.ENA
WIB_WR => reg28_o[0]~reg0.ENA
WIB_WR => reg29_o[7]~reg0.ENA
WIB_WR => reg29_o[6]~reg0.ENA
WIB_WR => reg29_o[5]~reg0.ENA
WIB_WR => reg29_o[4]~reg0.ENA
WIB_WR => reg29_o[3]~reg0.ENA
WIB_WR => reg29_o[2]~reg0.ENA
WIB_WR => reg29_o[1]~reg0.ENA
WIB_WR => reg29_o[0]~reg0.ENA
WIB_WR => reg30_o[7]~reg0.ENA
WIB_WR => reg30_o[6]~reg0.ENA
WIB_WR => reg30_o[5]~reg0.ENA
WIB_WR => reg30_o[4]~reg0.ENA
WIB_WR => reg30_o[3]~reg0.ENA
WIB_WR => reg30_o[2]~reg0.ENA
WIB_WR => reg30_o[1]~reg0.ENA
WIB_WR => reg30_o[0]~reg0.ENA
WIB_WR => reg31_o[7]~reg0.ENA
WIB_WR => reg31_o[6]~reg0.ENA
WIB_WR => reg31_o[5]~reg0.ENA
WIB_WR => reg31_o[4]~reg0.ENA
WIB_WR => reg31_o[3]~reg0.ENA
WIB_WR => reg31_o[2]~reg0.ENA
WIB_WR => reg31_o[1]~reg0.ENA
WIB_WR => reg31_o[0]~reg0.ENA
WIB_WR => reg32_o[7]~reg0.ENA
WIB_WR => reg32_o[6]~reg0.ENA
WIB_WR => reg32_o[5]~reg0.ENA
WIB_WR => reg32_o[4]~reg0.ENA
WIB_WR => reg32_o[3]~reg0.ENA
WIB_WR => reg32_o[2]~reg0.ENA
WIB_WR => reg32_o[1]~reg0.ENA
WIB_WR => reg32_o[0]~reg0.ENA
WIB_WR => reg33_o[7]~reg0.ENA
WIB_WR => reg33_o[6]~reg0.ENA
WIB_WR => reg33_o[5]~reg0.ENA
WIB_WR => reg33_o[4]~reg0.ENA
WIB_WR => reg33_o[3]~reg0.ENA
WIB_WR => reg33_o[2]~reg0.ENA
WIB_WR => reg33_o[1]~reg0.ENA
WIB_WR => reg33_o[0]~reg0.ENA
WIB_WR => reg34_o[7]~reg0.ENA
WIB_WR => reg34_o[6]~reg0.ENA
WIB_WR => reg34_o[5]~reg0.ENA
WIB_WR => reg34_o[4]~reg0.ENA
WIB_WR => reg34_o[3]~reg0.ENA
WIB_WR => reg34_o[2]~reg0.ENA
WIB_WR => reg34_o[1]~reg0.ENA
WIB_WR => reg34_o[0]~reg0.ENA
WIB_WR => reg35_o[7]~reg0.ENA
WIB_WR => reg35_o[6]~reg0.ENA
WIB_WR => reg35_o[5]~reg0.ENA
WIB_WR => reg35_o[4]~reg0.ENA
WIB_WR => reg35_o[3]~reg0.ENA
WIB_WR => reg35_o[2]~reg0.ENA
WIB_WR => reg35_o[1]~reg0.ENA
WIB_WR => reg35_o[0]~reg0.ENA
WIB_WR => reg36_o[7]~reg0.ENA
WIB_WR => reg36_o[6]~reg0.ENA
WIB_WR => reg36_o[5]~reg0.ENA
WIB_WR => reg36_o[4]~reg0.ENA
WIB_WR => reg36_o[3]~reg0.ENA
WIB_WR => reg36_o[2]~reg0.ENA
WIB_WR => reg36_o[1]~reg0.ENA
WIB_WR => reg36_o[0]~reg0.ENA
WIB_WR => reg37_o[7]~reg0.ENA
WIB_WR => reg37_o[6]~reg0.ENA
WIB_WR => reg37_o[5]~reg0.ENA
WIB_WR => reg37_o[4]~reg0.ENA
WIB_WR => reg37_o[3]~reg0.ENA
WIB_WR => reg37_o[2]~reg0.ENA
WIB_WR => reg37_o[1]~reg0.ENA
WIB_WR => reg37_o[0]~reg0.ENA
WIB_WR => reg38_o[7]~reg0.ENA
WIB_WR => reg38_o[6]~reg0.ENA
WIB_WR => reg38_o[5]~reg0.ENA
WIB_WR => reg38_o[4]~reg0.ENA
WIB_WR => reg38_o[3]~reg0.ENA
WIB_WR => reg38_o[2]~reg0.ENA
WIB_WR => reg38_o[1]~reg0.ENA
WIB_WR => reg38_o[0]~reg0.ENA
WIB_WR => reg39_o[7]~reg0.ENA
WIB_WR => reg39_o[6]~reg0.ENA
WIB_WR => reg39_o[5]~reg0.ENA
WIB_WR => reg39_o[4]~reg0.ENA
WIB_WR => reg39_o[3]~reg0.ENA
WIB_WR => reg39_o[2]~reg0.ENA
WIB_WR => reg39_o[1]~reg0.ENA
WIB_WR => reg39_o[0]~reg0.ENA
WIB_WR => reg40_o[7]~reg0.ENA
WIB_WR => reg40_o[6]~reg0.ENA
WIB_WR => reg40_o[5]~reg0.ENA
WIB_WR => reg40_o[4]~reg0.ENA
WIB_WR => reg40_o[3]~reg0.ENA
WIB_WR => reg40_o[2]~reg0.ENA
WIB_WR => reg40_o[1]~reg0.ENA
WIB_WR => reg40_o[0]~reg0.ENA
WIB_WR => reg41_o[7]~reg0.ENA
WIB_WR => reg41_o[6]~reg0.ENA
WIB_WR => reg41_o[5]~reg0.ENA
WIB_WR => reg41_o[4]~reg0.ENA
WIB_WR => reg41_o[3]~reg0.ENA
WIB_WR => reg41_o[2]~reg0.ENA
WIB_WR => reg41_o[1]~reg0.ENA
WIB_WR => reg41_o[0]~reg0.ENA
WIB_WR => reg42_o[7]~reg0.ENA
WIB_WR => reg42_o[6]~reg0.ENA
WIB_WR => reg42_o[5]~reg0.ENA
WIB_WR => reg42_o[4]~reg0.ENA
WIB_WR => reg42_o[3]~reg0.ENA
WIB_WR => reg42_o[2]~reg0.ENA
WIB_WR => reg42_o[1]~reg0.ENA
WIB_WR => reg42_o[0]~reg0.ENA
WIB_WR => reg43_o[7]~reg0.ENA
WIB_WR => reg43_o[6]~reg0.ENA
WIB_WR => reg43_o[5]~reg0.ENA
WIB_WR => reg43_o[4]~reg0.ENA
WIB_WR => reg43_o[3]~reg0.ENA
WIB_WR => reg43_o[2]~reg0.ENA
WIB_WR => reg43_o[1]~reg0.ENA
WIB_WR => reg43_o[0]~reg0.ENA
WIB_WR => reg44_o[7]~reg0.ENA
WIB_WR => reg44_o[6]~reg0.ENA
WIB_WR => reg44_o[5]~reg0.ENA
WIB_WR => reg44_o[4]~reg0.ENA
WIB_WR => reg44_o[3]~reg0.ENA
WIB_WR => reg44_o[2]~reg0.ENA
WIB_WR => reg44_o[1]~reg0.ENA
WIB_WR => reg44_o[0]~reg0.ENA
WIB_WR => reg45_o[7]~reg0.ENA
WIB_WR => reg45_o[6]~reg0.ENA
WIB_WR => reg45_o[5]~reg0.ENA
WIB_WR => reg45_o[4]~reg0.ENA
WIB_WR => reg45_o[3]~reg0.ENA
WIB_WR => reg45_o[2]~reg0.ENA
WIB_WR => reg45_o[1]~reg0.ENA
WIB_WR => reg45_o[0]~reg0.ENA
WIB_WR => reg46_o[7]~reg0.ENA
WIB_WR => reg46_o[6]~reg0.ENA
WIB_WR => reg46_o[5]~reg0.ENA
WIB_WR => reg46_o[4]~reg0.ENA
WIB_WR => reg46_o[3]~reg0.ENA
WIB_WR => reg46_o[2]~reg0.ENA
WIB_WR => reg46_o[1]~reg0.ENA
WIB_WR => reg46_o[0]~reg0.ENA
WIB_WR => reg47_o[7]~reg0.ENA
WIB_WR => reg47_o[6]~reg0.ENA
WIB_WR => reg47_o[5]~reg0.ENA
WIB_WR => reg47_o[4]~reg0.ENA
WIB_WR => reg47_o[3]~reg0.ENA
WIB_WR => reg47_o[2]~reg0.ENA
WIB_WR => reg47_o[1]~reg0.ENA
WIB_WR => reg47_o[0]~reg0.ENA
WIB_WR => reg48_o[7]~reg0.ENA
WIB_WR => reg48_o[6]~reg0.ENA
WIB_WR => reg48_o[5]~reg0.ENA
WIB_WR => reg48_o[4]~reg0.ENA
WIB_WR => reg48_o[3]~reg0.ENA
WIB_WR => reg48_o[2]~reg0.ENA
WIB_WR => reg48_o[1]~reg0.ENA
WIB_WR => reg48_o[0]~reg0.ENA
WIB_WR => reg49_o[7]~reg0.ENA
WIB_WR => reg49_o[6]~reg0.ENA
WIB_WR => reg49_o[5]~reg0.ENA
WIB_WR => reg49_o[4]~reg0.ENA
WIB_WR => reg49_o[3]~reg0.ENA
WIB_WR => reg49_o[2]~reg0.ENA
WIB_WR => reg49_o[1]~reg0.ENA
WIB_WR => reg49_o[0]~reg0.ENA
WIB_WR => reg51_o[7]~reg0.ENA
WIB_WR => reg51_o[6]~reg0.ENA
WIB_WR => reg51_o[5]~reg0.ENA
WIB_WR => reg51_o[4]~reg0.ENA
WIB_WR => reg51_o[3]~reg0.ENA
WIB_WR => reg51_o[2]~reg0.ENA
WIB_WR => reg51_o[1]~reg0.ENA
WIB_WR => reg51_o[0]~reg0.ENA
WIB_WR => reg52_o[7]~reg0.ENA
WIB_WR => reg52_o[6]~reg0.ENA
WIB_WR => reg52_o[5]~reg0.ENA
WIB_WR => reg52_o[4]~reg0.ENA
WIB_WR => reg52_o[3]~reg0.ENA
WIB_WR => reg52_o[2]~reg0.ENA
WIB_WR => reg52_o[1]~reg0.ENA
WIB_WR => reg52_o[0]~reg0.ENA
WIB_WR => reg53_o[7]~reg0.ENA
WIB_WR => reg53_o[6]~reg0.ENA
WIB_WR => reg53_o[5]~reg0.ENA
WIB_WR => reg53_o[4]~reg0.ENA
WIB_WR => reg53_o[3]~reg0.ENA
WIB_WR => reg53_o[2]~reg0.ENA
WIB_WR => reg53_o[1]~reg0.ENA
WIB_WR => reg53_o[0]~reg0.ENA
WIB_WR => reg54_o[7]~reg0.ENA
WIB_WR => reg54_o[6]~reg0.ENA
WIB_WR => reg54_o[5]~reg0.ENA
WIB_WR => reg54_o[4]~reg0.ENA
WIB_WR => reg54_o[3]~reg0.ENA
WIB_WR => reg54_o[2]~reg0.ENA
WIB_WR => reg54_o[1]~reg0.ENA
WIB_WR => reg54_o[0]~reg0.ENA
WIB_WR => reg55_o[7]~reg0.ENA
WIB_WR => reg55_o[6]~reg0.ENA
WIB_WR => reg55_o[5]~reg0.ENA
WIB_WR => reg55_o[4]~reg0.ENA
WIB_WR => reg55_o[3]~reg0.ENA
WIB_WR => reg55_o[2]~reg0.ENA
WIB_WR => reg55_o[1]~reg0.ENA
WIB_WR => reg55_o[0]~reg0.ENA
WIB_WR => reg56_o[7]~reg0.ENA
WIB_WR => reg56_o[6]~reg0.ENA
WIB_WR => reg56_o[5]~reg0.ENA
WIB_WR => reg56_o[4]~reg0.ENA
WIB_WR => reg56_o[3]~reg0.ENA
WIB_WR => reg56_o[2]~reg0.ENA
WIB_WR => reg56_o[1]~reg0.ENA
WIB_WR => reg56_o[0]~reg0.ENA
WIB_WR => reg57_o[7]~reg0.ENA
WIB_WR => reg57_o[6]~reg0.ENA
WIB_WR => reg57_o[5]~reg0.ENA
WIB_WR => reg57_o[4]~reg0.ENA
WIB_WR => reg57_o[3]~reg0.ENA
WIB_WR => reg57_o[2]~reg0.ENA
WIB_WR => reg57_o[1]~reg0.ENA
WIB_WR => reg57_o[0]~reg0.ENA
WIB_WR => reg58_o[7]~reg0.ENA
WIB_WR => reg58_o[6]~reg0.ENA
WIB_WR => reg58_o[5]~reg0.ENA
WIB_WR => reg58_o[4]~reg0.ENA
WIB_WR => reg58_o[3]~reg0.ENA
WIB_WR => reg58_o[2]~reg0.ENA
WIB_WR => reg58_o[1]~reg0.ENA
WIB_WR => reg58_o[0]~reg0.ENA
WIB_WR => reg59_o[7]~reg0.ENA
WIB_WR => reg59_o[6]~reg0.ENA
WIB_WR => reg59_o[5]~reg0.ENA
WIB_WR => reg59_o[4]~reg0.ENA
WIB_WR => reg59_o[3]~reg0.ENA
WIB_WR => reg59_o[2]~reg0.ENA
WIB_WR => reg59_o[1]~reg0.ENA
WIB_WR => reg59_o[0]~reg0.ENA
WIB_WR => reg60_o[7]~reg0.ENA
WIB_WR => reg60_o[6]~reg0.ENA
WIB_WR => reg60_o[5]~reg0.ENA
WIB_WR => reg60_o[4]~reg0.ENA
WIB_WR => reg60_o[3]~reg0.ENA
WIB_WR => reg60_o[2]~reg0.ENA
WIB_WR => reg60_o[1]~reg0.ENA
WIB_WR => reg60_o[0]~reg0.ENA
WIB_data_out[0] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[1] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[2] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[3] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[4] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[5] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[6] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
WIB_data_out[7] <= WIB_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg0_i[0] => WIB_data_out.DATAB
reg0_i[1] => WIB_data_out.DATAB
reg0_i[2] => WIB_data_out.DATAB
reg0_i[3] => WIB_data_out.DATAB
reg0_i[4] => WIB_data_out.DATAB
reg0_i[5] => WIB_data_out.DATAB
reg0_i[6] => WIB_data_out.DATAB
reg0_i[7] => WIB_data_out.DATAB
reg1_i[0] => WIB_data_out.DATAB
reg1_i[1] => WIB_data_out.DATAB
reg1_i[2] => WIB_data_out.DATAB
reg1_i[3] => WIB_data_out.DATAB
reg1_i[4] => WIB_data_out.DATAB
reg1_i[5] => WIB_data_out.DATAB
reg1_i[6] => WIB_data_out.DATAB
reg1_i[7] => WIB_data_out.DATAB
reg2_i[0] => WIB_data_out.DATAB
reg2_i[1] => WIB_data_out.DATAB
reg2_i[2] => WIB_data_out.DATAB
reg2_i[3] => WIB_data_out.DATAB
reg2_i[4] => WIB_data_out.DATAB
reg2_i[5] => WIB_data_out.DATAB
reg2_i[6] => WIB_data_out.DATAB
reg2_i[7] => WIB_data_out.DATAB
reg3_i[0] => WIB_data_out.DATAB
reg3_i[1] => WIB_data_out.DATAB
reg3_i[2] => WIB_data_out.DATAB
reg3_i[3] => WIB_data_out.DATAB
reg3_i[4] => WIB_data_out.DATAB
reg3_i[5] => WIB_data_out.DATAB
reg3_i[6] => WIB_data_out.DATAB
reg3_i[7] => WIB_data_out.DATAB
reg4_i[0] => WIB_data_out.DATAB
reg4_i[1] => WIB_data_out.DATAB
reg4_i[2] => WIB_data_out.DATAB
reg4_i[3] => WIB_data_out.DATAB
reg4_i[4] => WIB_data_out.DATAB
reg4_i[5] => WIB_data_out.DATAB
reg4_i[6] => WIB_data_out.DATAB
reg4_i[7] => WIB_data_out.DATAB
reg5_i[0] => WIB_data_out.DATAB
reg5_i[1] => WIB_data_out.DATAB
reg5_i[2] => WIB_data_out.DATAB
reg5_i[3] => WIB_data_out.DATAB
reg5_i[4] => WIB_data_out.DATAB
reg5_i[5] => WIB_data_out.DATAB
reg5_i[6] => WIB_data_out.DATAB
reg5_i[7] => WIB_data_out.DATAB
reg6_i[0] => WIB_data_out.DATAB
reg6_i[1] => WIB_data_out.DATAB
reg6_i[2] => WIB_data_out.DATAB
reg6_i[3] => WIB_data_out.DATAB
reg6_i[4] => WIB_data_out.DATAB
reg6_i[5] => WIB_data_out.DATAB
reg6_i[6] => WIB_data_out.DATAB
reg6_i[7] => WIB_data_out.DATAB
reg7_i[0] => WIB_data_out.DATAB
reg7_i[1] => WIB_data_out.DATAB
reg7_i[2] => WIB_data_out.DATAB
reg7_i[3] => WIB_data_out.DATAB
reg7_i[4] => WIB_data_out.DATAB
reg7_i[5] => WIB_data_out.DATAB
reg7_i[6] => WIB_data_out.DATAB
reg7_i[7] => WIB_data_out.DATAB
reg8_i[0] => WIB_data_out.DATAB
reg8_i[1] => WIB_data_out.DATAB
reg8_i[2] => WIB_data_out.DATAB
reg8_i[3] => WIB_data_out.DATAB
reg8_i[4] => WIB_data_out.DATAB
reg8_i[5] => WIB_data_out.DATAB
reg8_i[6] => WIB_data_out.DATAB
reg8_i[7] => WIB_data_out.DATAB
reg9_i[0] => WIB_data_out.DATAB
reg9_i[1] => WIB_data_out.DATAB
reg9_i[2] => WIB_data_out.DATAB
reg9_i[3] => WIB_data_out.DATAB
reg9_i[4] => WIB_data_out.DATAB
reg9_i[5] => WIB_data_out.DATAB
reg9_i[6] => WIB_data_out.DATAB
reg9_i[7] => WIB_data_out.DATAB
reg10_i[0] => WIB_data_out.DATAB
reg10_i[1] => WIB_data_out.DATAB
reg10_i[2] => WIB_data_out.DATAB
reg10_i[3] => WIB_data_out.DATAB
reg10_i[4] => WIB_data_out.DATAB
reg10_i[5] => WIB_data_out.DATAB
reg10_i[6] => WIB_data_out.DATAB
reg10_i[7] => WIB_data_out.DATAB
reg11_i[0] => WIB_data_out.DATAB
reg11_i[1] => WIB_data_out.DATAB
reg11_i[2] => WIB_data_out.DATAB
reg11_i[3] => WIB_data_out.DATAB
reg11_i[4] => WIB_data_out.DATAB
reg11_i[5] => WIB_data_out.DATAB
reg11_i[6] => WIB_data_out.DATAB
reg11_i[7] => WIB_data_out.DATAB
reg12_i[0] => WIB_data_out.DATAB
reg12_i[1] => WIB_data_out.DATAB
reg12_i[2] => WIB_data_out.DATAB
reg12_i[3] => WIB_data_out.DATAB
reg12_i[4] => WIB_data_out.DATAB
reg12_i[5] => WIB_data_out.DATAB
reg12_i[6] => WIB_data_out.DATAB
reg12_i[7] => WIB_data_out.DATAB
reg13_i[0] => WIB_data_out.DATAB
reg13_i[1] => WIB_data_out.DATAB
reg13_i[2] => WIB_data_out.DATAB
reg13_i[3] => WIB_data_out.DATAB
reg13_i[4] => WIB_data_out.DATAB
reg13_i[5] => WIB_data_out.DATAB
reg13_i[6] => WIB_data_out.DATAB
reg13_i[7] => WIB_data_out.DATAB
reg14_i[0] => WIB_data_out.DATAB
reg14_i[1] => WIB_data_out.DATAB
reg14_i[2] => WIB_data_out.DATAB
reg14_i[3] => WIB_data_out.DATAB
reg14_i[4] => WIB_data_out.DATAB
reg14_i[5] => WIB_data_out.DATAB
reg14_i[6] => WIB_data_out.DATAB
reg14_i[7] => WIB_data_out.DATAB
reg15_i[0] => WIB_data_out.DATAB
reg15_i[1] => WIB_data_out.DATAB
reg15_i[2] => WIB_data_out.DATAB
reg15_i[3] => WIB_data_out.DATAB
reg15_i[4] => WIB_data_out.DATAB
reg15_i[5] => WIB_data_out.DATAB
reg15_i[6] => WIB_data_out.DATAB
reg15_i[7] => WIB_data_out.DATAB
reg16_i[0] => WIB_data_out.DATAB
reg16_i[1] => WIB_data_out.DATAB
reg16_i[2] => WIB_data_out.DATAB
reg16_i[3] => WIB_data_out.DATAB
reg16_i[4] => WIB_data_out.DATAB
reg16_i[5] => WIB_data_out.DATAB
reg16_i[6] => WIB_data_out.DATAB
reg16_i[7] => WIB_data_out.DATAB
reg17_i[0] => WIB_data_out.DATAB
reg17_i[1] => WIB_data_out.DATAB
reg17_i[2] => WIB_data_out.DATAB
reg17_i[3] => WIB_data_out.DATAB
reg17_i[4] => WIB_data_out.DATAB
reg17_i[5] => WIB_data_out.DATAB
reg17_i[6] => WIB_data_out.DATAB
reg17_i[7] => WIB_data_out.DATAB
reg18_i[0] => WIB_data_out.DATAB
reg18_i[1] => WIB_data_out.DATAB
reg18_i[2] => WIB_data_out.DATAB
reg18_i[3] => WIB_data_out.DATAB
reg18_i[4] => WIB_data_out.DATAB
reg18_i[5] => WIB_data_out.DATAB
reg18_i[6] => WIB_data_out.DATAB
reg18_i[7] => WIB_data_out.DATAB
reg19_i[0] => WIB_data_out.DATAB
reg19_i[1] => WIB_data_out.DATAB
reg19_i[2] => WIB_data_out.DATAB
reg19_i[3] => WIB_data_out.DATAB
reg19_i[4] => WIB_data_out.DATAB
reg19_i[5] => WIB_data_out.DATAB
reg19_i[6] => WIB_data_out.DATAB
reg19_i[7] => WIB_data_out.DATAB
reg20_i[0] => WIB_data_out.DATAB
reg20_i[1] => WIB_data_out.DATAB
reg20_i[2] => WIB_data_out.DATAB
reg20_i[3] => WIB_data_out.DATAB
reg20_i[4] => WIB_data_out.DATAB
reg20_i[5] => WIB_data_out.DATAB
reg20_i[6] => WIB_data_out.DATAB
reg20_i[7] => WIB_data_out.DATAB
reg21_i[0] => WIB_data_out.DATAB
reg21_i[1] => WIB_data_out.DATAB
reg21_i[2] => WIB_data_out.DATAB
reg21_i[3] => WIB_data_out.DATAB
reg21_i[4] => WIB_data_out.DATAB
reg21_i[5] => WIB_data_out.DATAB
reg21_i[6] => WIB_data_out.DATAB
reg21_i[7] => WIB_data_out.DATAB
reg22_i[0] => WIB_data_out.DATAB
reg22_i[1] => WIB_data_out.DATAB
reg22_i[2] => WIB_data_out.DATAB
reg22_i[3] => WIB_data_out.DATAB
reg22_i[4] => WIB_data_out.DATAB
reg22_i[5] => WIB_data_out.DATAB
reg22_i[6] => WIB_data_out.DATAB
reg22_i[7] => WIB_data_out.DATAB
reg23_i[0] => WIB_data_out.DATAB
reg23_i[1] => WIB_data_out.DATAB
reg23_i[2] => WIB_data_out.DATAB
reg23_i[3] => WIB_data_out.DATAB
reg23_i[4] => WIB_data_out.DATAB
reg23_i[5] => WIB_data_out.DATAB
reg23_i[6] => WIB_data_out.DATAB
reg23_i[7] => WIB_data_out.DATAB
reg24_i[0] => WIB_data_out.DATAB
reg24_i[1] => WIB_data_out.DATAB
reg24_i[2] => WIB_data_out.DATAB
reg24_i[3] => WIB_data_out.DATAB
reg24_i[4] => WIB_data_out.DATAB
reg24_i[5] => WIB_data_out.DATAB
reg24_i[6] => WIB_data_out.DATAB
reg24_i[7] => WIB_data_out.DATAB
reg25_i[0] => WIB_data_out.DATAB
reg25_i[1] => WIB_data_out.DATAB
reg25_i[2] => WIB_data_out.DATAB
reg25_i[3] => WIB_data_out.DATAB
reg25_i[4] => WIB_data_out.DATAB
reg25_i[5] => WIB_data_out.DATAB
reg25_i[6] => WIB_data_out.DATAB
reg25_i[7] => WIB_data_out.DATAB
reg26_i[0] => WIB_data_out.DATAB
reg26_i[1] => WIB_data_out.DATAB
reg26_i[2] => WIB_data_out.DATAB
reg26_i[3] => WIB_data_out.DATAB
reg26_i[4] => WIB_data_out.DATAB
reg26_i[5] => WIB_data_out.DATAB
reg26_i[6] => WIB_data_out.DATAB
reg26_i[7] => WIB_data_out.DATAB
reg27_i[0] => WIB_data_out.DATAB
reg27_i[1] => WIB_data_out.DATAB
reg27_i[2] => WIB_data_out.DATAB
reg27_i[3] => WIB_data_out.DATAB
reg27_i[4] => WIB_data_out.DATAB
reg27_i[5] => WIB_data_out.DATAB
reg27_i[6] => WIB_data_out.DATAB
reg27_i[7] => WIB_data_out.DATAB
reg28_i[0] => WIB_data_out.DATAB
reg28_i[1] => WIB_data_out.DATAB
reg28_i[2] => WIB_data_out.DATAB
reg28_i[3] => WIB_data_out.DATAB
reg28_i[4] => WIB_data_out.DATAB
reg28_i[5] => WIB_data_out.DATAB
reg28_i[6] => WIB_data_out.DATAB
reg28_i[7] => WIB_data_out.DATAB
reg29_i[0] => WIB_data_out.DATAB
reg29_i[1] => WIB_data_out.DATAB
reg29_i[2] => WIB_data_out.DATAB
reg29_i[3] => WIB_data_out.DATAB
reg29_i[4] => WIB_data_out.DATAB
reg29_i[5] => WIB_data_out.DATAB
reg29_i[6] => WIB_data_out.DATAB
reg29_i[7] => WIB_data_out.DATAB
reg30_i[0] => WIB_data_out.DATAB
reg30_i[1] => WIB_data_out.DATAB
reg30_i[2] => WIB_data_out.DATAB
reg30_i[3] => WIB_data_out.DATAB
reg30_i[4] => WIB_data_out.DATAB
reg30_i[5] => WIB_data_out.DATAB
reg30_i[6] => WIB_data_out.DATAB
reg30_i[7] => WIB_data_out.DATAB
reg31_i[0] => WIB_data_out.DATAB
reg31_i[1] => WIB_data_out.DATAB
reg31_i[2] => WIB_data_out.DATAB
reg31_i[3] => WIB_data_out.DATAB
reg31_i[4] => WIB_data_out.DATAB
reg31_i[5] => WIB_data_out.DATAB
reg31_i[6] => WIB_data_out.DATAB
reg31_i[7] => WIB_data_out.DATAB
reg32_i[0] => WIB_data_out.DATAB
reg32_i[1] => WIB_data_out.DATAB
reg32_i[2] => WIB_data_out.DATAB
reg32_i[3] => WIB_data_out.DATAB
reg32_i[4] => WIB_data_out.DATAB
reg32_i[5] => WIB_data_out.DATAB
reg32_i[6] => WIB_data_out.DATAB
reg32_i[7] => WIB_data_out.DATAB
reg33_i[0] => WIB_data_out.DATAB
reg33_i[1] => WIB_data_out.DATAB
reg33_i[2] => WIB_data_out.DATAB
reg33_i[3] => WIB_data_out.DATAB
reg33_i[4] => WIB_data_out.DATAB
reg33_i[5] => WIB_data_out.DATAB
reg33_i[6] => WIB_data_out.DATAB
reg33_i[7] => WIB_data_out.DATAB
reg34_i[0] => WIB_data_out.DATAB
reg34_i[1] => WIB_data_out.DATAB
reg34_i[2] => WIB_data_out.DATAB
reg34_i[3] => WIB_data_out.DATAB
reg34_i[4] => WIB_data_out.DATAB
reg34_i[5] => WIB_data_out.DATAB
reg34_i[6] => WIB_data_out.DATAB
reg34_i[7] => WIB_data_out.DATAB
reg35_i[0] => WIB_data_out.DATAB
reg35_i[1] => WIB_data_out.DATAB
reg35_i[2] => WIB_data_out.DATAB
reg35_i[3] => WIB_data_out.DATAB
reg35_i[4] => WIB_data_out.DATAB
reg35_i[5] => WIB_data_out.DATAB
reg35_i[6] => WIB_data_out.DATAB
reg35_i[7] => WIB_data_out.DATAB
reg36_i[0] => WIB_data_out.DATAB
reg36_i[1] => WIB_data_out.DATAB
reg36_i[2] => WIB_data_out.DATAB
reg36_i[3] => WIB_data_out.DATAB
reg36_i[4] => WIB_data_out.DATAB
reg36_i[5] => WIB_data_out.DATAB
reg36_i[6] => WIB_data_out.DATAB
reg36_i[7] => WIB_data_out.DATAB
reg37_i[0] => WIB_data_out.DATAB
reg37_i[1] => WIB_data_out.DATAB
reg37_i[2] => WIB_data_out.DATAB
reg37_i[3] => WIB_data_out.DATAB
reg37_i[4] => WIB_data_out.DATAB
reg37_i[5] => WIB_data_out.DATAB
reg37_i[6] => WIB_data_out.DATAB
reg37_i[7] => WIB_data_out.DATAB
reg38_i[0] => WIB_data_out.DATAB
reg38_i[1] => WIB_data_out.DATAB
reg38_i[2] => WIB_data_out.DATAB
reg38_i[3] => WIB_data_out.DATAB
reg38_i[4] => WIB_data_out.DATAB
reg38_i[5] => WIB_data_out.DATAB
reg38_i[6] => WIB_data_out.DATAB
reg38_i[7] => WIB_data_out.DATAB
reg39_i[0] => WIB_data_out.DATAB
reg39_i[1] => WIB_data_out.DATAB
reg39_i[2] => WIB_data_out.DATAB
reg39_i[3] => WIB_data_out.DATAB
reg39_i[4] => WIB_data_out.DATAB
reg39_i[5] => WIB_data_out.DATAB
reg39_i[6] => WIB_data_out.DATAB
reg39_i[7] => WIB_data_out.DATAB
reg40_i[0] => WIB_data_out.DATAB
reg40_i[1] => WIB_data_out.DATAB
reg40_i[2] => WIB_data_out.DATAB
reg40_i[3] => WIB_data_out.DATAB
reg40_i[4] => WIB_data_out.DATAB
reg40_i[5] => WIB_data_out.DATAB
reg40_i[6] => WIB_data_out.DATAB
reg40_i[7] => WIB_data_out.DATAB
reg41_i[0] => WIB_data_out.DATAB
reg41_i[1] => WIB_data_out.DATAB
reg41_i[2] => WIB_data_out.DATAB
reg41_i[3] => WIB_data_out.DATAB
reg41_i[4] => WIB_data_out.DATAB
reg41_i[5] => WIB_data_out.DATAB
reg41_i[6] => WIB_data_out.DATAB
reg41_i[7] => WIB_data_out.DATAB
reg42_i[0] => WIB_data_out.DATAB
reg42_i[1] => WIB_data_out.DATAB
reg42_i[2] => WIB_data_out.DATAB
reg42_i[3] => WIB_data_out.DATAB
reg42_i[4] => WIB_data_out.DATAB
reg42_i[5] => WIB_data_out.DATAB
reg42_i[6] => WIB_data_out.DATAB
reg42_i[7] => WIB_data_out.DATAB
reg43_i[0] => WIB_data_out.DATAB
reg43_i[1] => WIB_data_out.DATAB
reg43_i[2] => WIB_data_out.DATAB
reg43_i[3] => WIB_data_out.DATAB
reg43_i[4] => WIB_data_out.DATAB
reg43_i[5] => WIB_data_out.DATAB
reg43_i[6] => WIB_data_out.DATAB
reg43_i[7] => WIB_data_out.DATAB
reg44_i[0] => WIB_data_out.DATAB
reg44_i[1] => WIB_data_out.DATAB
reg44_i[2] => WIB_data_out.DATAB
reg44_i[3] => WIB_data_out.DATAB
reg44_i[4] => WIB_data_out.DATAB
reg44_i[5] => WIB_data_out.DATAB
reg44_i[6] => WIB_data_out.DATAB
reg44_i[7] => WIB_data_out.DATAB
reg45_i[0] => WIB_data_out.DATAB
reg45_i[1] => WIB_data_out.DATAB
reg45_i[2] => WIB_data_out.DATAB
reg45_i[3] => WIB_data_out.DATAB
reg45_i[4] => WIB_data_out.DATAB
reg45_i[5] => WIB_data_out.DATAB
reg45_i[6] => WIB_data_out.DATAB
reg45_i[7] => WIB_data_out.DATAB
reg46_i[0] => WIB_data_out.DATAB
reg46_i[1] => WIB_data_out.DATAB
reg46_i[2] => WIB_data_out.DATAB
reg46_i[3] => WIB_data_out.DATAB
reg46_i[4] => WIB_data_out.DATAB
reg46_i[5] => WIB_data_out.DATAB
reg46_i[6] => WIB_data_out.DATAB
reg46_i[7] => WIB_data_out.DATAB
reg47_i[0] => WIB_data_out.DATAB
reg47_i[1] => WIB_data_out.DATAB
reg47_i[2] => WIB_data_out.DATAB
reg47_i[3] => WIB_data_out.DATAB
reg47_i[4] => WIB_data_out.DATAB
reg47_i[5] => WIB_data_out.DATAB
reg47_i[6] => WIB_data_out.DATAB
reg47_i[7] => WIB_data_out.DATAB
reg48_i[0] => WIB_data_out.DATAB
reg48_i[1] => WIB_data_out.DATAB
reg48_i[2] => WIB_data_out.DATAB
reg48_i[3] => WIB_data_out.DATAB
reg48_i[4] => WIB_data_out.DATAB
reg48_i[5] => WIB_data_out.DATAB
reg48_i[6] => WIB_data_out.DATAB
reg48_i[7] => WIB_data_out.DATAB
reg49_i[0] => WIB_data_out.DATAB
reg49_i[1] => WIB_data_out.DATAB
reg49_i[2] => WIB_data_out.DATAB
reg49_i[3] => WIB_data_out.DATAB
reg49_i[4] => WIB_data_out.DATAB
reg49_i[5] => WIB_data_out.DATAB
reg49_i[6] => WIB_data_out.DATAB
reg49_i[7] => WIB_data_out.DATAB
reg50_i[0] => WIB_data_out.DATAB
reg50_i[1] => WIB_data_out.DATAB
reg50_i[2] => WIB_data_out.DATAB
reg50_i[3] => WIB_data_out.DATAB
reg50_i[4] => WIB_data_out.DATAB
reg50_i[5] => WIB_data_out.DATAB
reg50_i[6] => WIB_data_out.DATAB
reg50_i[7] => WIB_data_out.DATAB
reg51_i[0] => WIB_data_out.DATAB
reg51_i[1] => WIB_data_out.DATAB
reg51_i[2] => WIB_data_out.DATAB
reg51_i[3] => WIB_data_out.DATAB
reg51_i[4] => WIB_data_out.DATAB
reg51_i[5] => WIB_data_out.DATAB
reg51_i[6] => WIB_data_out.DATAB
reg51_i[7] => WIB_data_out.DATAB
reg52_i[0] => WIB_data_out.DATAB
reg52_i[1] => WIB_data_out.DATAB
reg52_i[2] => WIB_data_out.DATAB
reg52_i[3] => WIB_data_out.DATAB
reg52_i[4] => WIB_data_out.DATAB
reg52_i[5] => WIB_data_out.DATAB
reg52_i[6] => WIB_data_out.DATAB
reg52_i[7] => WIB_data_out.DATAB
reg53_i[0] => WIB_data_out.DATAB
reg53_i[1] => WIB_data_out.DATAB
reg53_i[2] => WIB_data_out.DATAB
reg53_i[3] => WIB_data_out.DATAB
reg53_i[4] => WIB_data_out.DATAB
reg53_i[5] => WIB_data_out.DATAB
reg53_i[6] => WIB_data_out.DATAB
reg53_i[7] => WIB_data_out.DATAB
reg54_i[0] => WIB_data_out.DATAB
reg54_i[1] => WIB_data_out.DATAB
reg54_i[2] => WIB_data_out.DATAB
reg54_i[3] => WIB_data_out.DATAB
reg54_i[4] => WIB_data_out.DATAB
reg54_i[5] => WIB_data_out.DATAB
reg54_i[6] => WIB_data_out.DATAB
reg54_i[7] => WIB_data_out.DATAB
reg55_i[0] => WIB_data_out.DATAB
reg55_i[1] => WIB_data_out.DATAB
reg55_i[2] => WIB_data_out.DATAB
reg55_i[3] => WIB_data_out.DATAB
reg55_i[4] => WIB_data_out.DATAB
reg55_i[5] => WIB_data_out.DATAB
reg55_i[6] => WIB_data_out.DATAB
reg55_i[7] => WIB_data_out.DATAB
reg56_i[0] => WIB_data_out.DATAB
reg56_i[1] => WIB_data_out.DATAB
reg56_i[2] => WIB_data_out.DATAB
reg56_i[3] => WIB_data_out.DATAB
reg56_i[4] => WIB_data_out.DATAB
reg56_i[5] => WIB_data_out.DATAB
reg56_i[6] => WIB_data_out.DATAB
reg56_i[7] => WIB_data_out.DATAB
reg57_i[0] => WIB_data_out.DATAB
reg57_i[1] => WIB_data_out.DATAB
reg57_i[2] => WIB_data_out.DATAB
reg57_i[3] => WIB_data_out.DATAB
reg57_i[4] => WIB_data_out.DATAB
reg57_i[5] => WIB_data_out.DATAB
reg57_i[6] => WIB_data_out.DATAB
reg57_i[7] => WIB_data_out.DATAB
reg58_i[0] => WIB_data_out.DATAB
reg58_i[1] => WIB_data_out.DATAB
reg58_i[2] => WIB_data_out.DATAB
reg58_i[3] => WIB_data_out.DATAB
reg58_i[4] => WIB_data_out.DATAB
reg58_i[5] => WIB_data_out.DATAB
reg58_i[6] => WIB_data_out.DATAB
reg58_i[7] => WIB_data_out.DATAB
reg59_i[0] => WIB_data_out.DATAB
reg59_i[1] => WIB_data_out.DATAB
reg59_i[2] => WIB_data_out.DATAB
reg59_i[3] => WIB_data_out.DATAB
reg59_i[4] => WIB_data_out.DATAB
reg59_i[5] => WIB_data_out.DATAB
reg59_i[6] => WIB_data_out.DATAB
reg59_i[7] => WIB_data_out.DATAB
reg60_i[0] => WIB_data_out.DATAB
reg60_i[1] => WIB_data_out.DATAB
reg60_i[2] => WIB_data_out.DATAB
reg60_i[3] => WIB_data_out.DATAB
reg60_i[4] => WIB_data_out.DATAB
reg60_i[5] => WIB_data_out.DATAB
reg60_i[6] => WIB_data_out.DATAB
reg60_i[7] => WIB_data_out.DATAB
reg0_o[0] <= reg0_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[1] <= reg0_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[2] <= reg0_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[3] <= reg0_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[4] <= reg0_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[5] <= reg0_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[6] <= reg0_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_o[7] <= reg0_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[0] <= reg1_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[1] <= reg1_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[2] <= reg1_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[3] <= reg1_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[4] <= reg1_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[5] <= reg1_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[6] <= reg1_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[7] <= reg1_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[0] <= reg2_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[1] <= reg2_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[2] <= reg2_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[3] <= reg2_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[4] <= reg2_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[5] <= reg2_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[6] <= reg2_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[7] <= reg2_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[0] <= reg3_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[1] <= reg3_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[2] <= reg3_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[3] <= reg3_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[4] <= reg3_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[5] <= reg3_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[6] <= reg3_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg3_o[7] <= reg3_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[0] <= reg4_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[1] <= reg4_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[2] <= reg4_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[3] <= reg4_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[4] <= reg4_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[5] <= reg4_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[6] <= reg4_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4_o[7] <= reg4_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[0] <= reg5_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[1] <= reg5_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[2] <= reg5_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[3] <= reg5_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[4] <= reg5_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[5] <= reg5_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[6] <= reg5_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg5_o[7] <= reg5_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[0] <= reg6_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[1] <= reg6_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[2] <= reg6_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[3] <= reg6_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[4] <= reg6_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[5] <= reg6_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[6] <= reg6_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg6_o[7] <= reg6_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[0] <= reg7_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[1] <= reg7_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[2] <= reg7_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[3] <= reg7_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[4] <= reg7_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[5] <= reg7_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[6] <= reg7_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg7_o[7] <= reg7_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[0] <= reg8_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[1] <= reg8_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[2] <= reg8_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[3] <= reg8_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[4] <= reg8_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[5] <= reg8_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[6] <= reg8_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg8_o[7] <= reg8_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[0] <= reg9_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[1] <= reg9_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[2] <= reg9_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[3] <= reg9_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[4] <= reg9_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[5] <= reg9_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[6] <= reg9_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg9_o[7] <= reg9_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[0] <= reg10_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[1] <= reg10_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[2] <= reg10_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[3] <= reg10_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[4] <= reg10_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[5] <= reg10_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[6] <= reg10_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg10_o[7] <= reg10_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[0] <= reg11_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[1] <= reg11_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[2] <= reg11_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[3] <= reg11_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[4] <= reg11_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[5] <= reg11_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[6] <= reg11_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg11_o[7] <= reg11_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[0] <= reg12_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[1] <= reg12_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[2] <= reg12_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[3] <= reg12_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[4] <= reg12_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[5] <= reg12_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[6] <= reg12_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg12_o[7] <= reg12_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[0] <= reg13_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[1] <= reg13_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[2] <= reg13_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[3] <= reg13_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[4] <= reg13_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[5] <= reg13_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[6] <= reg13_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg13_o[7] <= reg13_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[0] <= reg14_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[1] <= reg14_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[2] <= reg14_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[3] <= reg14_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[4] <= reg14_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[5] <= reg14_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[6] <= reg14_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg14_o[7] <= reg14_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[0] <= reg15_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[1] <= reg15_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[2] <= reg15_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[3] <= reg15_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[4] <= reg15_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[5] <= reg15_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[6] <= reg15_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg15_o[7] <= reg15_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[0] <= reg16_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[1] <= reg16_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[2] <= reg16_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[3] <= reg16_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[4] <= reg16_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[5] <= reg16_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[6] <= reg16_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg16_o[7] <= reg16_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[0] <= reg17_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[1] <= reg17_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[2] <= reg17_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[3] <= reg17_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[4] <= reg17_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[5] <= reg17_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[6] <= reg17_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg17_o[7] <= reg17_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[0] <= reg18_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[1] <= reg18_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[2] <= reg18_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[3] <= reg18_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[4] <= reg18_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[5] <= reg18_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[6] <= reg18_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg18_o[7] <= reg18_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[0] <= reg19_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[1] <= reg19_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[2] <= reg19_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[3] <= reg19_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[4] <= reg19_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[5] <= reg19_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[6] <= reg19_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg19_o[7] <= reg19_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[0] <= reg20_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[1] <= reg20_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[2] <= reg20_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[3] <= reg20_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[4] <= reg20_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[5] <= reg20_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[6] <= reg20_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg20_o[7] <= reg20_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[0] <= reg21_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[1] <= reg21_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[2] <= reg21_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[3] <= reg21_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[4] <= reg21_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[5] <= reg21_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[6] <= reg21_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg21_o[7] <= reg21_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[0] <= reg22_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[1] <= reg22_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[2] <= reg22_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[3] <= reg22_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[4] <= reg22_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[5] <= reg22_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[6] <= reg22_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg22_o[7] <= reg22_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[0] <= reg23_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[1] <= reg23_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[2] <= reg23_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[3] <= reg23_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[4] <= reg23_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[5] <= reg23_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[6] <= reg23_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg23_o[7] <= reg23_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[0] <= reg24_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[1] <= reg24_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[2] <= reg24_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[3] <= reg24_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[4] <= reg24_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[5] <= reg24_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[6] <= reg24_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg24_o[7] <= reg24_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[0] <= reg25_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[1] <= reg25_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[2] <= reg25_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[3] <= reg25_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[4] <= reg25_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[5] <= reg25_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[6] <= reg25_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg25_o[7] <= reg25_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[0] <= reg26_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[1] <= reg26_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[2] <= reg26_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[3] <= reg26_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[4] <= reg26_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[5] <= reg26_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[6] <= reg26_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg26_o[7] <= reg26_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[0] <= reg27_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[1] <= reg27_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[2] <= reg27_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[3] <= reg27_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[4] <= reg27_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[5] <= reg27_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[6] <= reg27_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg27_o[7] <= reg27_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[0] <= reg28_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[1] <= reg28_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[2] <= reg28_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[3] <= reg28_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[4] <= reg28_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[5] <= reg28_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[6] <= reg28_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg28_o[7] <= reg28_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[0] <= reg29_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[1] <= reg29_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[2] <= reg29_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[3] <= reg29_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[4] <= reg29_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[5] <= reg29_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[6] <= reg29_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg29_o[7] <= reg29_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[0] <= reg30_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[1] <= reg30_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[2] <= reg30_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[3] <= reg30_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[4] <= reg30_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[5] <= reg30_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[6] <= reg30_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg30_o[7] <= reg30_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[0] <= reg31_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[1] <= reg31_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[2] <= reg31_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[3] <= reg31_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[4] <= reg31_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[5] <= reg31_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[6] <= reg31_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg31_o[7] <= reg31_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[0] <= reg32_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[1] <= reg32_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[2] <= reg32_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[3] <= reg32_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[4] <= reg32_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[5] <= reg32_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[6] <= reg32_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg32_o[7] <= reg32_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[0] <= reg33_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[1] <= reg33_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[2] <= reg33_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[3] <= reg33_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[4] <= reg33_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[5] <= reg33_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[6] <= reg33_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg33_o[7] <= reg33_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[0] <= reg34_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[1] <= reg34_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[2] <= reg34_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[3] <= reg34_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[4] <= reg34_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[5] <= reg34_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[6] <= reg34_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg34_o[7] <= reg34_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[0] <= reg35_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[1] <= reg35_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[2] <= reg35_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[3] <= reg35_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[4] <= reg35_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[5] <= reg35_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[6] <= reg35_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg35_o[7] <= reg35_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[0] <= reg36_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[1] <= reg36_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[2] <= reg36_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[3] <= reg36_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[4] <= reg36_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[5] <= reg36_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[6] <= reg36_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg36_o[7] <= reg36_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[0] <= reg37_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[1] <= reg37_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[2] <= reg37_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[3] <= reg37_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[4] <= reg37_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[5] <= reg37_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[6] <= reg37_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg37_o[7] <= reg37_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[0] <= reg38_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[1] <= reg38_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[2] <= reg38_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[3] <= reg38_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[4] <= reg38_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[5] <= reg38_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[6] <= reg38_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg38_o[7] <= reg38_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[0] <= reg39_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[1] <= reg39_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[2] <= reg39_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[3] <= reg39_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[4] <= reg39_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[5] <= reg39_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[6] <= reg39_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg39_o[7] <= reg39_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[0] <= reg40_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[1] <= reg40_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[2] <= reg40_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[3] <= reg40_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[4] <= reg40_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[5] <= reg40_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[6] <= reg40_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg40_o[7] <= reg40_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[0] <= reg41_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[1] <= reg41_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[2] <= reg41_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[3] <= reg41_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[4] <= reg41_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[5] <= reg41_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[6] <= reg41_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg41_o[7] <= reg41_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[0] <= reg42_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[1] <= reg42_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[2] <= reg42_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[3] <= reg42_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[4] <= reg42_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[5] <= reg42_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[6] <= reg42_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg42_o[7] <= reg42_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[0] <= reg43_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[1] <= reg43_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[2] <= reg43_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[3] <= reg43_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[4] <= reg43_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[5] <= reg43_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[6] <= reg43_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg43_o[7] <= reg43_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[0] <= reg44_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[1] <= reg44_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[2] <= reg44_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[3] <= reg44_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[4] <= reg44_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[5] <= reg44_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[6] <= reg44_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg44_o[7] <= reg44_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[0] <= reg45_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[1] <= reg45_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[2] <= reg45_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[3] <= reg45_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[4] <= reg45_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[5] <= reg45_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[6] <= reg45_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg45_o[7] <= reg45_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[0] <= reg46_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[1] <= reg46_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[2] <= reg46_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[3] <= reg46_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[4] <= reg46_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[5] <= reg46_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[6] <= reg46_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg46_o[7] <= reg46_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[0] <= reg47_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[1] <= reg47_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[2] <= reg47_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[3] <= reg47_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[4] <= reg47_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[5] <= reg47_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[6] <= reg47_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg47_o[7] <= reg47_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[0] <= reg48_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[1] <= reg48_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[2] <= reg48_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[3] <= reg48_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[4] <= reg48_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[5] <= reg48_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[6] <= reg48_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg48_o[7] <= reg48_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[0] <= reg49_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[1] <= reg49_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[2] <= reg49_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[3] <= reg49_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[4] <= reg49_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[5] <= reg49_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[6] <= reg49_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg49_o[7] <= reg49_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[0] <= reg50_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[1] <= reg50_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[2] <= reg50_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[3] <= reg50_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[4] <= reg50_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[5] <= reg50_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[6] <= reg50_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg50_o[7] <= reg50_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[0] <= reg51_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[1] <= reg51_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[2] <= reg51_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[3] <= reg51_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[4] <= reg51_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[5] <= reg51_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[6] <= reg51_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg51_o[7] <= reg51_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[0] <= reg52_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[1] <= reg52_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[2] <= reg52_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[3] <= reg52_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[4] <= reg52_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[5] <= reg52_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[6] <= reg52_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg52_o[7] <= reg52_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[0] <= reg53_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[1] <= reg53_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[2] <= reg53_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[3] <= reg53_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[4] <= reg53_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[5] <= reg53_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[6] <= reg53_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg53_o[7] <= reg53_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[0] <= reg54_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[1] <= reg54_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[2] <= reg54_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[3] <= reg54_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[4] <= reg54_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[5] <= reg54_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[6] <= reg54_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg54_o[7] <= reg54_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[0] <= reg55_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[1] <= reg55_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[2] <= reg55_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[3] <= reg55_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[4] <= reg55_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[5] <= reg55_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[6] <= reg55_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg55_o[7] <= reg55_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[0] <= reg56_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[1] <= reg56_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[2] <= reg56_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[3] <= reg56_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[4] <= reg56_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[5] <= reg56_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[6] <= reg56_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg56_o[7] <= reg56_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[0] <= reg57_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[1] <= reg57_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[2] <= reg57_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[3] <= reg57_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[4] <= reg57_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[5] <= reg57_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[6] <= reg57_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg57_o[7] <= reg57_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[0] <= reg58_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[1] <= reg58_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[2] <= reg58_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[3] <= reg58_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[4] <= reg58_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[5] <= reg58_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[6] <= reg58_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg58_o[7] <= reg58_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[0] <= reg59_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[1] <= reg59_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[2] <= reg59_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[3] <= reg59_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[4] <= reg59_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[5] <= reg59_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[6] <= reg59_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg59_o[7] <= reg59_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[0] <= reg60_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[1] <= reg60_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[2] <= reg60_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[3] <= reg60_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[4] <= reg60_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[5] <= reg60_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[6] <= reg60_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg60_o[7] <= reg60_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUNE_DAT_FPGA|DUNE_DAT_Registers:DUNE_DAT_Registers_inst|version_reg:version_reg_inst
data_out[0] <= <VCC>
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= <VCC>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>
data_out[8] <= <GND>
data_out[9] <= <VCC>
data_out[10] <= <GND>
data_out[11] <= <GND>
Date_s[0] <= <GND>
Date_s[1] <= <GND>
Date_s[2] <= <GND>
Date_s[3] <= <GND>
Date_s[4] <= <VCC>
Date_s[5] <= <GND>
Date_s[6] <= <GND>
Date_s[7] <= <GND>
Date_s[8] <= <VCC>
Date_s[9] <= <GND>
Date_s[10] <= <GND>
Date_s[11] <= <GND>
Date_s[12] <= <GND>
Date_s[13] <= <GND>
Date_s[14] <= <GND>
Date_s[15] <= <GND>
Date_s[16] <= <VCC>
Date_s[17] <= <VCC>
Date_s[18] <= <GND>
Date_s[19] <= <GND>
Date_s[20] <= <GND>
Date_s[21] <= <VCC>
Date_s[22] <= <GND>
Date_s[23] <= <GND>
Date_s[24] <= <GND>
Date_s[25] <= <GND>
Date_s[26] <= <GND>
Date_s[27] <= <GND>
Date_s[28] <= <GND>
Date_s[29] <= <VCC>
Date_s[30] <= <GND>
Date_s[31] <= <GND>
Time_s[0] <= <GND>
Time_s[1] <= <GND>
Time_s[2] <= <VCC>
Time_s[3] <= <GND>
Time_s[4] <= <GND>
Time_s[5] <= <GND>
Time_s[6] <= <VCC>
Time_s[7] <= <GND>
Time_s[8] <= <GND>
Time_s[9] <= <VCC>
Time_s[10] <= <GND>
Time_s[11] <= <GND>
Time_s[12] <= <GND>
Time_s[13] <= <VCC>
Time_s[14] <= <GND>
Time_s[15] <= <GND>
Time_s[16] <= <GND>
Time_s[17] <= <GND>
Time_s[18] <= <GND>
Time_s[19] <= <VCC>
Time_s[20] <= <VCC>
Time_s[21] <= <GND>
Time_s[22] <= <GND>
Time_s[23] <= <GND>


