#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2608160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26082f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2615950 .functor NOT 1, L_0x26418f0, C4<0>, C4<0>, C4<0>;
L_0x2641650 .functor XOR 1, L_0x26414f0, L_0x26415b0, C4<0>, C4<0>;
L_0x26417e0 .functor XOR 1, L_0x2641650, L_0x2641710, C4<0>, C4<0>;
v0x263cb80_0 .net *"_ivl_10", 0 0, L_0x2641710;  1 drivers
v0x263cc80_0 .net *"_ivl_12", 0 0, L_0x26417e0;  1 drivers
v0x263cd60_0 .net *"_ivl_2", 0 0, L_0x263ea10;  1 drivers
v0x263ce20_0 .net *"_ivl_4", 0 0, L_0x26414f0;  1 drivers
v0x263cf00_0 .net *"_ivl_6", 0 0, L_0x26415b0;  1 drivers
v0x263d030_0 .net *"_ivl_8", 0 0, L_0x2641650;  1 drivers
v0x263d110_0 .net "a", 0 0, v0x2639180_0;  1 drivers
v0x263d1b0_0 .net "b", 0 0, v0x2639220_0;  1 drivers
v0x263d250_0 .net "c", 0 0, v0x26392c0_0;  1 drivers
v0x263d2f0_0 .var "clk", 0 0;
v0x263d390_0 .net "d", 0 0, v0x2639400_0;  1 drivers
v0x263d430_0 .net "q_dut", 0 0, L_0x2641390;  1 drivers
v0x263d4d0_0 .net "q_ref", 0 0, L_0x26159c0;  1 drivers
v0x263d570_0 .var/2u "stats1", 159 0;
v0x263d610_0 .var/2u "strobe", 0 0;
v0x263d6b0_0 .net "tb_match", 0 0, L_0x26418f0;  1 drivers
v0x263d770_0 .net "tb_mismatch", 0 0, L_0x2615950;  1 drivers
v0x263d830_0 .net "wavedrom_enable", 0 0, v0x26394f0_0;  1 drivers
v0x263d8d0_0 .net "wavedrom_title", 511 0, v0x2639590_0;  1 drivers
L_0x263ea10 .concat [ 1 0 0 0], L_0x26159c0;
L_0x26414f0 .concat [ 1 0 0 0], L_0x26159c0;
L_0x26415b0 .concat [ 1 0 0 0], L_0x2641390;
L_0x2641710 .concat [ 1 0 0 0], L_0x26159c0;
L_0x26418f0 .cmp/eeq 1, L_0x263ea10, L_0x26417e0;
S_0x2608480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26082f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x25f3ea0 .functor OR 1, v0x2639180_0, v0x2639220_0, C4<0>, C4<0>;
L_0x2608be0 .functor OR 1, v0x26392c0_0, v0x2639400_0, C4<0>, C4<0>;
L_0x26159c0 .functor AND 1, L_0x25f3ea0, L_0x2608be0, C4<1>, C4<1>;
v0x2615bc0_0 .net *"_ivl_0", 0 0, L_0x25f3ea0;  1 drivers
v0x2615c60_0 .net *"_ivl_2", 0 0, L_0x2608be0;  1 drivers
v0x25f3ff0_0 .net "a", 0 0, v0x2639180_0;  alias, 1 drivers
v0x25f4090_0 .net "b", 0 0, v0x2639220_0;  alias, 1 drivers
v0x2638600_0 .net "c", 0 0, v0x26392c0_0;  alias, 1 drivers
v0x2638710_0 .net "d", 0 0, v0x2639400_0;  alias, 1 drivers
v0x26387d0_0 .net "q", 0 0, L_0x26159c0;  alias, 1 drivers
S_0x2638930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26082f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2639180_0 .var "a", 0 0;
v0x2639220_0 .var "b", 0 0;
v0x26392c0_0 .var "c", 0 0;
v0x2639360_0 .net "clk", 0 0, v0x263d2f0_0;  1 drivers
v0x2639400_0 .var "d", 0 0;
v0x26394f0_0 .var "wavedrom_enable", 0 0;
v0x2639590_0 .var "wavedrom_title", 511 0;
E_0x2603100/0 .event negedge, v0x2639360_0;
E_0x2603100/1 .event posedge, v0x2639360_0;
E_0x2603100 .event/or E_0x2603100/0, E_0x2603100/1;
E_0x2603350 .event posedge, v0x2639360_0;
E_0x25ec9f0 .event negedge, v0x2639360_0;
S_0x2638c80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2638930;
 .timescale -12 -12;
v0x2638e80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2638f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2638930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26396f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26082f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x263dc00 .functor NOT 1, v0x2639180_0, C4<0>, C4<0>, C4<0>;
L_0x263dc90 .functor NOT 1, v0x2639220_0, C4<0>, C4<0>, C4<0>;
L_0x263dd20 .functor AND 1, L_0x263dc00, L_0x263dc90, C4<1>, C4<1>;
L_0x263dd90 .functor NOT 1, v0x26392c0_0, C4<0>, C4<0>, C4<0>;
L_0x263de30 .functor AND 1, L_0x263dd20, L_0x263dd90, C4<1>, C4<1>;
L_0x263df40 .functor AND 1, L_0x263de30, v0x2639400_0, C4<1>, C4<1>;
L_0x263e040 .functor NOT 1, v0x2639180_0, C4<0>, C4<0>, C4<0>;
L_0x263e0b0 .functor NOT 1, v0x2639220_0, C4<0>, C4<0>, C4<0>;
L_0x263e170 .functor AND 1, L_0x263e040, L_0x263e0b0, C4<1>, C4<1>;
L_0x263e280 .functor AND 1, L_0x263e170, v0x26392c0_0, C4<1>, C4<1>;
L_0x263e3a0 .functor NOT 1, v0x2639400_0, C4<0>, C4<0>, C4<0>;
L_0x263e410 .functor AND 1, L_0x263e280, L_0x263e3a0, C4<1>, C4<1>;
L_0x263e540 .functor OR 1, L_0x263df40, L_0x263e410, C4<0>, C4<0>;
L_0x263e650 .functor NOT 1, v0x2639180_0, C4<0>, C4<0>, C4<0>;
L_0x263e4d0 .functor AND 1, L_0x263e650, v0x2639220_0, C4<1>, C4<1>;
L_0x263e790 .functor NOT 1, v0x26392c0_0, C4<0>, C4<0>, C4<0>;
L_0x263e890 .functor AND 1, L_0x263e4d0, L_0x263e790, C4<1>, C4<1>;
L_0x263e9a0 .functor NOT 1, v0x2639400_0, C4<0>, C4<0>, C4<0>;
L_0x263eab0 .functor AND 1, L_0x263e890, L_0x263e9a0, C4<1>, C4<1>;
L_0x263ebc0 .functor OR 1, L_0x263e540, L_0x263eab0, C4<0>, C4<0>;
L_0x263ed80 .functor NOT 1, v0x2639180_0, C4<0>, C4<0>, C4<0>;
L_0x263ef00 .functor AND 1, L_0x263ed80, v0x2639220_0, C4<1>, C4<1>;
L_0x263f190 .functor NOT 1, v0x26392c0_0, C4<0>, C4<0>, C4<0>;
L_0x263f310 .functor AND 1, L_0x263ef00, L_0x263f190, C4<1>, C4<1>;
L_0x263f4f0 .functor AND 1, L_0x263f310, v0x2639400_0, C4<1>, C4<1>;
L_0x263f6c0 .functor OR 1, L_0x263ebc0, L_0x263f4f0, C4<0>, C4<0>;
L_0x263f8b0 .functor NOT 1, v0x2639220_0, C4<0>, C4<0>, C4<0>;
L_0x263f920 .functor AND 1, v0x2639180_0, L_0x263f8b0, C4<1>, C4<1>;
L_0x263fad0 .functor NOT 1, v0x26392c0_0, C4<0>, C4<0>, C4<0>;
L_0x263fb40 .functor AND 1, L_0x263f920, L_0x263fad0, C4<1>, C4<1>;
L_0x263fd50 .functor NOT 1, v0x2639400_0, C4<0>, C4<0>, C4<0>;
L_0x263fdc0 .functor AND 1, L_0x263fb40, L_0x263fd50, C4<1>, C4<1>;
L_0x263ffe0 .functor OR 1, L_0x263f6c0, L_0x263fdc0, C4<0>, C4<0>;
L_0x26400f0 .functor NOT 1, v0x2639220_0, C4<0>, C4<0>, C4<0>;
L_0x2640280 .functor AND 1, v0x2639180_0, L_0x26400f0, C4<1>, C4<1>;
L_0x2640340 .functor AND 1, L_0x2640280, v0x26392c0_0, C4<1>, C4<1>;
L_0x2640530 .functor AND 1, L_0x2640340, v0x2639400_0, C4<1>, C4<1>;
L_0x26405f0 .functor OR 1, L_0x263ffe0, L_0x2640530, C4<0>, C4<0>;
L_0x2640840 .functor AND 1, v0x2639180_0, v0x2639220_0, C4<1>, C4<1>;
L_0x26408b0 .functor AND 1, L_0x2640840, v0x26392c0_0, C4<1>, C4<1>;
L_0x2640ac0 .functor NOT 1, v0x2639400_0, C4<0>, C4<0>, C4<0>;
L_0x2640b30 .functor AND 1, L_0x26408b0, L_0x2640ac0, C4<1>, C4<1>;
L_0x2640da0 .functor OR 1, L_0x26405f0, L_0x2640b30, C4<0>, C4<0>;
L_0x2640eb0 .functor AND 1, v0x2639180_0, v0x2639220_0, C4<1>, C4<1>;
L_0x2641090 .functor AND 1, L_0x2640eb0, v0x26392c0_0, C4<1>, C4<1>;
L_0x2641150 .functor AND 1, L_0x2641090, v0x2639400_0, C4<1>, C4<1>;
L_0x2641390 .functor OR 1, L_0x2640da0, L_0x2641150, C4<0>, C4<0>;
v0x26399e0_0 .net *"_ivl_0", 0 0, L_0x263dc00;  1 drivers
v0x2639ac0_0 .net *"_ivl_10", 0 0, L_0x263df40;  1 drivers
v0x2639ba0_0 .net *"_ivl_12", 0 0, L_0x263e040;  1 drivers
v0x2639c90_0 .net *"_ivl_14", 0 0, L_0x263e0b0;  1 drivers
v0x2639d70_0 .net *"_ivl_16", 0 0, L_0x263e170;  1 drivers
v0x2639ea0_0 .net *"_ivl_18", 0 0, L_0x263e280;  1 drivers
v0x2639f80_0 .net *"_ivl_2", 0 0, L_0x263dc90;  1 drivers
v0x263a060_0 .net *"_ivl_20", 0 0, L_0x263e3a0;  1 drivers
v0x263a140_0 .net *"_ivl_22", 0 0, L_0x263e410;  1 drivers
v0x263a220_0 .net *"_ivl_24", 0 0, L_0x263e540;  1 drivers
v0x263a300_0 .net *"_ivl_26", 0 0, L_0x263e650;  1 drivers
v0x263a3e0_0 .net *"_ivl_28", 0 0, L_0x263e4d0;  1 drivers
v0x263a4c0_0 .net *"_ivl_30", 0 0, L_0x263e790;  1 drivers
v0x263a5a0_0 .net *"_ivl_32", 0 0, L_0x263e890;  1 drivers
v0x263a680_0 .net *"_ivl_34", 0 0, L_0x263e9a0;  1 drivers
v0x263a760_0 .net *"_ivl_36", 0 0, L_0x263eab0;  1 drivers
v0x263a840_0 .net *"_ivl_38", 0 0, L_0x263ebc0;  1 drivers
v0x263a920_0 .net *"_ivl_4", 0 0, L_0x263dd20;  1 drivers
v0x263aa00_0 .net *"_ivl_40", 0 0, L_0x263ed80;  1 drivers
v0x263aae0_0 .net *"_ivl_42", 0 0, L_0x263ef00;  1 drivers
v0x263abc0_0 .net *"_ivl_44", 0 0, L_0x263f190;  1 drivers
v0x263aca0_0 .net *"_ivl_46", 0 0, L_0x263f310;  1 drivers
v0x263ad80_0 .net *"_ivl_48", 0 0, L_0x263f4f0;  1 drivers
v0x263ae60_0 .net *"_ivl_50", 0 0, L_0x263f6c0;  1 drivers
v0x263af40_0 .net *"_ivl_52", 0 0, L_0x263f8b0;  1 drivers
v0x263b020_0 .net *"_ivl_54", 0 0, L_0x263f920;  1 drivers
v0x263b100_0 .net *"_ivl_56", 0 0, L_0x263fad0;  1 drivers
v0x263b1e0_0 .net *"_ivl_58", 0 0, L_0x263fb40;  1 drivers
v0x263b2c0_0 .net *"_ivl_6", 0 0, L_0x263dd90;  1 drivers
v0x263b3a0_0 .net *"_ivl_60", 0 0, L_0x263fd50;  1 drivers
v0x263b480_0 .net *"_ivl_62", 0 0, L_0x263fdc0;  1 drivers
v0x263b560_0 .net *"_ivl_64", 0 0, L_0x263ffe0;  1 drivers
v0x263b640_0 .net *"_ivl_66", 0 0, L_0x26400f0;  1 drivers
v0x263b930_0 .net *"_ivl_68", 0 0, L_0x2640280;  1 drivers
v0x263ba10_0 .net *"_ivl_70", 0 0, L_0x2640340;  1 drivers
v0x263baf0_0 .net *"_ivl_72", 0 0, L_0x2640530;  1 drivers
v0x263bbd0_0 .net *"_ivl_74", 0 0, L_0x26405f0;  1 drivers
v0x263bcb0_0 .net *"_ivl_76", 0 0, L_0x2640840;  1 drivers
v0x263bd90_0 .net *"_ivl_78", 0 0, L_0x26408b0;  1 drivers
v0x263be70_0 .net *"_ivl_8", 0 0, L_0x263de30;  1 drivers
v0x263bf50_0 .net *"_ivl_80", 0 0, L_0x2640ac0;  1 drivers
v0x263c030_0 .net *"_ivl_82", 0 0, L_0x2640b30;  1 drivers
v0x263c110_0 .net *"_ivl_84", 0 0, L_0x2640da0;  1 drivers
v0x263c1f0_0 .net *"_ivl_86", 0 0, L_0x2640eb0;  1 drivers
v0x263c2d0_0 .net *"_ivl_88", 0 0, L_0x2641090;  1 drivers
v0x263c3b0_0 .net *"_ivl_90", 0 0, L_0x2641150;  1 drivers
v0x263c490_0 .net "a", 0 0, v0x2639180_0;  alias, 1 drivers
v0x263c530_0 .net "b", 0 0, v0x2639220_0;  alias, 1 drivers
v0x263c620_0 .net "c", 0 0, v0x26392c0_0;  alias, 1 drivers
v0x263c710_0 .net "d", 0 0, v0x2639400_0;  alias, 1 drivers
v0x263c800_0 .net "q", 0 0, L_0x2641390;  alias, 1 drivers
S_0x263c960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26082f0;
 .timescale -12 -12;
E_0x2602ea0 .event anyedge, v0x263d610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x263d610_0;
    %nor/r;
    %assign/vec4 v0x263d610_0, 0;
    %wait E_0x2602ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2638930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2639400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26392c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2639220_0, 0;
    %assign/vec4 v0x2639180_0, 0;
    %wait E_0x25ec9f0;
    %wait E_0x2603350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2639400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26392c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2639220_0, 0;
    %assign/vec4 v0x2639180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2603100;
    %load/vec4 v0x2639180_0;
    %load/vec4 v0x2639220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26392c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2639400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2639400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26392c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2639220_0, 0;
    %assign/vec4 v0x2639180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2638f80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2603100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2639400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26392c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2639220_0, 0;
    %assign/vec4 v0x2639180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26082f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263d610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26082f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x263d2f0_0;
    %inv;
    %store/vec4 v0x263d2f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26082f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2639360_0, v0x263d770_0, v0x263d110_0, v0x263d1b0_0, v0x263d250_0, v0x263d390_0, v0x263d4d0_0, v0x263d430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26082f0;
T_7 ;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x263d570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26082f0;
T_8 ;
    %wait E_0x2603100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263d570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263d570_0, 4, 32;
    %load/vec4 v0x263d6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263d570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263d570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263d570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x263d4d0_0;
    %load/vec4 v0x263d4d0_0;
    %load/vec4 v0x263d430_0;
    %xor;
    %load/vec4 v0x263d4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263d570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x263d570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263d570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit3/iter0/response49/top_module.sv";
