`timescale 1ns / 1ps //sets the time precision for simulation
module counter ( //defines a module named counter
  input clk, rst, enable, //defines input signals
  output [15:0] count //defines output signal
);
reg [15:0] count; //declares a 16-bit register named count to store the value of the counter

always @(posedge clk) begin //creates a sequential logic block that is triggered by the positive edge of the clock signal
  if (rst) begin //checks if the reset signal is active
    count <= 0; //resets the counter to 0
  end else if (enable) begin //checks if the enable signal is active
    count <= count + 1; //increments the value of count by 1
  end
end

endmodule //ends the module definition