{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 23:26:25 2017 " "Info: Processing started: Thu Apr 20 23:26:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLC register TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\] register TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 207.56 MHz 4.818 ns Internal " "Info: Clock \"CLC\" has Internal fmax of 207.56 MHz between source register \"TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\]\" and destination register \"TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 4.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.642 ns + Longest register register " "Info: + Longest register to register delay is 4.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\] 1 REG LCFF_X30_Y11_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N15; Fanout = 8; REG Node = 'TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_t5i.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_t5i.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.346 ns) 1.177 ns TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~4 2 COMB LCCOMB_X30_Y10_N24 1 " "Info: 2: + IC(0.831 ns) + CELL(0.346 ns) = 1.177 ns; Loc. = LCCOMB_X30_Y10_N24; Fanout = 1; COMB Node = 'TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.154 ns) 1.534 ns TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~5 3 COMB LCCOMB_X30_Y10_N8 1 " "Info: 3: + IC(0.203 ns) + CELL(0.154 ns) = 1.534 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 1; COMB Node = 'TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.272 ns) 2.324 ns TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~10 4 COMB LCCOMB_X33_Y10_N8 2 " "Info: 4: + IC(0.518 ns) + CELL(0.272 ns) = 2.324 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'TAG_MEM:inst\|lpm_compare1:inst11\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.228 ns) 3.381 ns TAG_MEM:inst\|inst22 5 COMB LCCOMB_X29_Y11_N30 19 " "Info: 5: + IC(0.829 ns) + CELL(0.228 ns) = 3.381 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 19; COMB Node = 'TAG_MEM:inst\|inst22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 TAG_MEM:inst|inst22 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { -704 1888 2000 -600 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.746 ns) 4.642 ns TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X27_Y11_N13 1 " "Info: 6: + IC(0.515 ns) + CELL(0.746 ns) = 4.642 ns; Loc. = LCFF_X27_Y11_N13; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { TAG_MEM:inst|inst22 TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 37.61 % ) " "Info: Total cell delay = 1.746 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.896 ns ( 62.39 % ) " "Info: Total interconnect delay = 2.896 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 TAG_MEM:inst|inst22 TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 {} TAG_MEM:inst|inst22 {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.831ns 0.203ns 0.518ns 0.829ns 0.515ns } { 0.000ns 0.346ns 0.154ns 0.272ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"CLC\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 76 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 76; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X27_Y11_N13 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N13; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"CLC\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 76 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 76; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\] 3 REG LCFF_X30_Y11_N15 8 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y11_N15; Fanout = 8; REG Node = 'TAG_MEM:inst\|TAG:inst1\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLC~clkctrl TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_t5i.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_t5i.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_t5i.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_t5i.tdf" 115 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 TAG_MEM:inst|inst22 TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~4 {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~5 {} TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 {} TAG_MEM:inst|inst22 {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.831ns 0.203ns 0.518ns 0.829ns 0.515ns } { 0.000ns 0.346ns 0.154ns 0.272ns 0.228ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] ABUS\[8\] CLC 6.984 ns register " "Info: tsu for register \"TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"ABUS\[8\]\", clock pin = \"CLC\") is 6.984 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.370 ns + Longest pin register " "Info: + Longest pin to register delay is 9.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ABUS\[8\] 1 PIN PIN_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 8; PIN Node = 'ABUS\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 256 232 400 272 "ABUS\[11..0\]" "" } { 248 528 624 264 "abus\[11..5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.699 ns) + CELL(0.378 ns) 5.924 ns TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X27_Y11_N20 1 " "Info: 2: + IC(4.699 ns) + CELL(0.378 ns) = 5.924 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { ABUS[8] TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 6.435 ns TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2 3 COMB LCCOMB_X27_Y11_N18 1 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 6.435 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.378 ns) 7.354 ns TAG_MEM:inst\|inst23 4 COMB LCCOMB_X29_Y11_N16 6 " "Info: 4: + IC(0.541 ns) + CELL(0.378 ns) = 7.354 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 6; COMB Node = 'TAG_MEM:inst\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 736 928 992 816 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.366 ns) 8.009 ns TAG_MEM:inst\|inst21 5 COMB LCCOMB_X29_Y11_N8 19 " "Info: 5: + IC(0.289 ns) + CELL(0.366 ns) = 8.009 ns; Loc. = LCCOMB_X29_Y11_N8; Fanout = 19; COMB Node = 'TAG_MEM:inst\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { TAG_MEM:inst|inst23 TAG_MEM:inst|inst21 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { -472 1760 1872 -368 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.746 ns) 9.370 ns TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X29_Y10_N7 1 " "Info: 6: + IC(0.615 ns) + CELL(0.746 ns) = 9.370 ns; Loc. = LCFF_X29_Y10_N7; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { TAG_MEM:inst|inst21 TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 31.88 % ) " "Info: Total cell delay = 2.987 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.383 ns ( 68.12 % ) " "Info: Total interconnect delay = 6.383 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.370 ns" { ABUS[8] TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 TAG_MEM:inst|inst21 TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.370 ns" { ABUS[8] {} ABUS[8]~combout {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 {} TAG_MEM:inst|inst23 {} TAG_MEM:inst|inst21 {} TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.699ns 0.239ns 0.541ns 0.289ns 0.615ns } { 0.000ns 0.847ns 0.378ns 0.272ns 0.378ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"CLC\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 76 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 76; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X29_Y10_N7 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X29_Y10_N7; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst2\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLC~clkctrl TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.370 ns" { ABUS[8] TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 TAG_MEM:inst|inst21 TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.370 ns" { ABUS[8] {} ABUS[8]~combout {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 {} TAG_MEM:inst|inst23 {} TAG_MEM:inst|inst21 {} TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.699ns 0.239ns 0.541ns 0.289ns 0.615ns } { 0.000ns 0.847ns 0.378ns 0.272ns 0.378ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC HIT TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 8.645 ns register " "Info: tco from clock \"CLC\" to destination pin \"HIT\" through register \"TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 8.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 76 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 76; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X29_Y11_N15 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLC~clkctrl TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.073 ns + Longest register pin " "Info: + Longest register to pin delay is 6.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X29_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.053 ns) 0.694 ns TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X29_Y10_N20 1 " "Info: 2: + IC(0.641 ns) + CELL(0.053 ns) = 0.694 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.272 ns) 1.589 ns TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2 3 COMB LCCOMB_X29_Y11_N2 1 " "Info: 3: + IC(0.623 ns) + CELL(0.272 ns) = 1.589 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.272 ns) 2.108 ns TAG_MEM:inst\|inst23 4 COMB LCCOMB_X29_Y11_N16 6 " "Info: 4: + IC(0.247 ns) + CELL(0.272 ns) = 2.108 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 6; COMB Node = 'TAG_MEM:inst\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 736 928 992 816 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(1.942 ns) 6.073 ns HIT 5 PIN PIN_H16 0 " "Info: 5: + IC(2.023 ns) + CELL(1.942 ns) = 6.073 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.965 ns" { TAG_MEM:inst|inst23 HIT } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 256 976 1152 272 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.539 ns ( 41.81 % ) " "Info: Total cell delay = 2.539 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.534 ns ( 58.19 % ) " "Info: Total interconnect delay = 3.534 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 HIT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 {} TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 {} TAG_MEM:inst|inst23 {} HIT {} } { 0.000ns 0.641ns 0.623ns 0.247ns 2.023ns } { 0.000ns 0.053ns 0.272ns 0.272ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 HIT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 {} TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 {} TAG_MEM:inst|inst23 {} HIT {} } { 0.000ns 0.641ns 0.623ns 0.247ns 2.023ns } { 0.000ns 0.053ns 0.272ns 0.272ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ABUS\[8\] HIT 11.319 ns Longest " "Info: Longest tpd from source pin \"ABUS\[8\]\" to destination pin \"HIT\" is 11.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ABUS\[8\] 1 PIN PIN_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 8; PIN Node = 'ABUS\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 256 232 400 272 "ABUS\[11..0\]" "" } { 248 528 624 264 "abus\[11..5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.699 ns) + CELL(0.378 ns) 5.924 ns TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X27_Y11_N20 1 " "Info: 2: + IC(4.699 ns) + CELL(0.378 ns) = 5.924 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { ABUS[8] TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 6.435 ns TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2 3 COMB LCCOMB_X27_Y11_N18 1 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 6.435 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; COMB Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_40h:auto_generated\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_40h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_40h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.378 ns) 7.354 ns TAG_MEM:inst\|inst23 4 COMB LCCOMB_X29_Y11_N16 6 " "Info: 4: + IC(0.541 ns) + CELL(0.378 ns) = 7.354 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 6; COMB Node = 'TAG_MEM:inst\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 736 928 992 816 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(1.942 ns) 11.319 ns HIT 5 PIN PIN_H16 0 " "Info: 5: + IC(2.023 ns) + CELL(1.942 ns) = 11.319 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.965 ns" { TAG_MEM:inst|inst23 HIT } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 256 976 1152 272 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.817 ns ( 33.72 % ) " "Info: Total cell delay = 3.817 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.502 ns ( 66.28 % ) " "Info: Total interconnect delay = 7.502 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { ABUS[8] TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 TAG_MEM:inst|inst23 HIT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { ABUS[8] {} ABUS[8]~combout {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~1 {} TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_40h:auto_generated|aneb_result_wire[0]~2 {} TAG_MEM:inst|inst23 {} HIT {} } { 0.000ns 0.000ns 4.699ns 0.239ns 0.541ns 2.023ns } { 0.000ns 0.847ns 0.378ns 0.272ns 0.378ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] ABUS\[6\] CLC -2.521 ns register " "Info: th for register \"TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"ABUS\[6\]\", clock pin = \"CLC\") is -2.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.489 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 76 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 76; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 280 232 400 296 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X27_Y11_N19 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ABUS\[6\] 1 PIN PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 8; PIN Node = 'ABUS\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 256 232 400 272 "ABUS\[11..0\]" "" } { 248 528 624 264 "abus\[11..5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(0.309 ns) 5.159 ns TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X27_Y11_N19 1 " "Info: 2: + IC(3.986 ns) + CELL(0.309 ns) = 5.159 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 1; REG Node = 'TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { ABUS[6] TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 22.74 % ) " "Info: Total cell delay = 1.173 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 77.26 % ) " "Info: Total interconnect delay = 3.986 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { ABUS[6] TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { ABUS[6] {} ABUS[6]~combout {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.986ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLC CLC~clkctrl TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLC {} CLC~combout {} CLC~clkctrl {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { ABUS[6] TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { ABUS[6] {} ABUS[6]~combout {} TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.986ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 23:26:26 2017 " "Info: Processing ended: Thu Apr 20 23:26:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
