// Seed: 2638124808
module module_0;
  wire id_1;
  logic [7:0] id_3;
  reg id_4;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  assign id_3 = id_7;
  wire id_8;
  wire id_9;
  always @(*) begin : LABEL_0
    if (1) id_3[1] <= id_4;
    else disable id_10;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15 = id_12;
  assign id_4[1] = 1;
  wand id_16;
  wand id_17 = 1 == id_16 && 1;
  assign id_7[1] = id_4;
endmodule
