// Seed: 1530599832
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4,
    output uwire id_5,
    input wire id_6,
    output wor id_7,
    output tri1 id_8,
    output wor id_9,
    output supply1 id_10,
    output wand id_11,
    input tri id_12,
    input wire id_13,
    output wor id_14,
    input wor id_15,
    input supply0 id_16,
    input wand id_17
    , id_35,
    input wire id_18,
    output tri0 id_19,
    input supply1 id_20,
    output tri id_21,
    output wire id_22,
    output supply1 id_23,
    output tri id_24,
    input wire id_25,
    output wire id_26,
    input wor id_27,
    input tri1 id_28,
    output uwire id_29,
    input tri id_30,
    input wand id_31,
    output uwire id_32,
    input supply0 id_33
);
  wire  id_36;
  logic id_37;
  ;
  assign id_37 = id_15;
  assign id_11 = 1;
  specify
    (negedge id_38 => (id_39 +: -1)) = (-1 == ~id_6, id_26++);
    if (-1) (negedge id_40 => (id_41 +: -1'b0)) = (-1, -1);
    (id_42 *> id_43) = 1;
  endspecify
  assign id_8 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_8,
      id_5,
      id_10,
      id_4,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_0,
      id_6,
      id_8,
      id_4,
      id_7,
      id_7,
      id_8,
      id_7,
      id_4,
      id_6,
      id_10,
      id_0,
      id_10,
      id_4,
      id_3,
      id_10,
      id_11,
      id_5,
      id_10,
      id_11,
      id_8,
      id_4,
      id_9
  );
  assign modCall_1.id_20 = 0;
  assign id_10 = -1'h0;
  tri0 id_14;
  assign id_14 = -1;
endmodule
