$date
	Mon May 27 15:17:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 32 ! data_out [31:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var reg 32 # address [31:0] $end
$scope module dut $end
$var wire 32 $ address [31:0] $end
$var reg 32 % data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 "
$end
#0
$dumpvars
bx %
bx $
bx #
bx !
$end
#10000
b1000001011000110101001010010011 !
b1000001011000110101001010010011 %
b0 #
b0 $
#15000
b1000001100100001101001110010011 !
b1000001100100001101001110010011 %
b100 #
b100 $
#20000
b1000001111100010101001010010011 !
b1000001111100010101001010010011 %
b1000 #
b1000 $
#25000
b1000000001101001101010000010011 !
b1000000001101001101010000010011 %
b1100 #
b1100 $
#30000
b110010101101001000010011 !
b110010101101001000010011 %
b10000 #
b10000 $
#35000
b10110111101001000010011 !
b10110111101001000010011 %
b10100 #
b10100 $
#50000
