778,1003c778
<     <attribute>
<         <id>IOP_LANES_PER_PROC</id>
<         <description>Number of PCIE lanes per PROC
<             creator: MRW
<             consumer: hwsv
<             firmware notes:
<             PCIE Lanes per PROC
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_LANE_MASK</id>
<         <description>PCIE Lane Mask
<             creator: MRW
<             consumer: 
<             firmware notes:
<             PCIE Lane mask
<             Array index: IOP number (0:1)
<                          lane set (0:1)
<         </description>
<         <simpleType>
<             <uint16_t>
<             </uint16_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>semi-non-volatile</persistency>
<         <readable/>
<         <writeable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_DSMP_CAPABLE</id>
<         <description>DSMP capability
<             creator: platform
<             consumer:
<             firmware notes:
<             DSMP capability
<             Array index: IOP number (0:1)
<                          Lane Set (0:1)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>2,2</array>
<             </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_IOP_REVERSAL</id>
<         <description>PCIE IOP reversal configuration
<             creator: HWSV
<             consumer:
<             firmware notes:
<             PCIE IOP reversal configuration
<             Array index: IOP number (0:1)
<                          Lane Index (0:1)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>semi-non-volatile</persistency>
<         <readable/>
<         <writeable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_IOP_REVERSAL_NON_BIFURCATED</id>
<         <description>PCIE IOP reversal base configuration
<             creator: MRW
<             consumer: 
<             firmware notes:
<             PCIE IOP reversal base configuration
<             Array index: IOP number (0:1)
<                          Lane Index (0:1)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_IOP_SWAP_NON_BIFURCATED</id>
<         <description>PCIE IOP swap base configuration
<             creator: platform
<             consumer:
<             firmware notes:
<             Encoded PCIE IOP swap configuration
<             Array index: IOP number (0:1)
<                          Lane Index (0:1)
<         </description>
<         <simpleType>
<             <uint8_t></uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_LANE_MASK_NON_BIFURCATED</id>
<         <description>PCIE Lane Mask base configuration
<             creator: HWSV
<             consumer: 
<             firmware notes:
<             PCIE Lane mask
<             Array index: IOP number (0:1)
<                          Lane Index (0:1)
<         </description>
<         <simpleType>
<             <uint16_t>
<             </uint16_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<         <attribute>
<         <id>PROC_PCIE_IOP_REVERSAL_BIFURCATED</id>
<         <description>PCIE IOP Reversal bifurcated configuration
<             creator: MRW
<             consumer: 
<             firmware notes:
<             PCIE IOP Reversal bifurcated configuration
<             Array index: IOP number (0:1)
<                          Lane Set   (0:1)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_IOP_SWAP_BIFURCATED</id>
<         <description>PCIE IOP swap bifurcated configuration
<             creator: MRW
<             consumer:
<             firmware notes:
<             Encoded PCIE IOP swap bifurcated configuration
<             Array index: IOP number (0:1)
<                          Lane Set   (0:1)
<         </description>
<         <simpleType>
<             <uint8_t></uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_LANE_MASK_BIFURCATED</id>
<         <description>PCIE Lane mask bifurcated configuration
<             creator: MRW
<             consumer: 
<             firmware notes:
<             PCIE Lane mask bifurcated configuration
<             Array index: IOP number (0:1)
<                          Lane Set   (0:1)
<         </description>
<         <simpleType>
<             <uint16_t>
<             </uint16_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_LANE_EQUALIZATION</id>
<         <description>PCIE Lane Equalization values for each PHB
<             creator: MRW
<             consumer: HDAT
<             firmware notes:
<             PCIE Lane Equalization values for each PHB
<             Array index: PHBs (0:3)
<                          Lane Settings (0:31)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>4,32</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
<     <attribute>
<         <id>PROC_PCIE_IS_SLOT</id>
<         <description>Whether the end point is a slot or not
<             creator:MRW
<             consumer: 
<             firmware notes:
<             Whether the end point is a slot or not
<             1 - Slot, 0 - not a slot
<             Array index: Iop Number (0:1)
<                          lane Set   (0:1)
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<             <array>2,2</array>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
---
> 
1413,1427d1187
<     <attribute>
<         <id>OCC_MASTER_CAPABLE</id>
<         <description>
<             This attribute is to determine whether an occ is master capable.
<             An OCC is master capable if it's parent processor is wired to the
<             APSS.
<         </description>
<         <simpleType>
<             <uint8_t>
<             </uint8_t>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <fspOnly/>
<     </attribute>
1774,1838d1533
<     <enumerationType>
<         <id>CDM_DOMAIN</id>
<         <description>Enumeration indicating CDM Domain of a target</description>
<         <enumerator>
<             <name>NONE</name>
<             <value>0</value>
<         </enumerator>
<         <enumerator>
<             <name>CPU</name>
<             <value>1</value>
<         </enumerator>
<         <enumerator>
<             <name>DIMM</name>
<             <value>2</value>
<         </enumerator>
<         <enumerator>
<             <name>FABRIC</name>
<             <value>3</value>
<         </enumerator> 
<         <enumerator>
<             <name>MEM</name>
<             <value>4</value>
<         </enumerator>
<         <enumerator>
<             <name>IO</name>
<             <value>5</value>
<         </enumerator>
<         <enumerator>
<             <name>NODE</name>
<             <value>6</value>
<         </enumerator>
<         <enumerator>
<             <name>CLOCK</name>
<             <value>7</value>
<         </enumerator>
<         <enumerator>
<             <name>PSI</name>
<             <value>8</value>
<         </enumerator>
<         <enumerator>
<             <name>FSP</name>
<             <value>9</value>
<         </enumerator>
<         <enumerator>
<             <name>ALL</name>
<             <value>10</value>
<         </enumerator>
<         <default>NONE</default>
<    </enumerationType>
< 
<     <attribute>
<         <id>CDM_DOMAIN</id>
<         <description>Indicates the CDM Domain of an applicable target
<         </description>
<         <simpleType>
<             <enumeration>
<                 <id>CDM_DOMAIN</id>
<             </enumeration>
<         </simpleType>
<         <persistency>non-volatile</persistency>
<         <readable/>
<         <hasStringConversion/>
<         <fspOnly/>
<     </attribute>
<     
