/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [24:0] celloutsig_0_21z;
  wire [40:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire [27:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [8:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[98] ? in_data[103] : in_data[141]);
  assign celloutsig_0_0z = ~in_data[19];
  assign celloutsig_0_30z = ~celloutsig_0_6z;
  assign celloutsig_0_43z = ~((celloutsig_0_42z | celloutsig_0_32z[7]) & celloutsig_0_23z[5]);
  assign celloutsig_0_11z = ~((celloutsig_0_2z | celloutsig_0_8z[0]) & celloutsig_0_6z);
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_4z[7]) & in_data[51]);
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_4z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_15z[5] | celloutsig_0_15z[7]) & celloutsig_0_4z[0]);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(in_data[40]);
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_4z[1]);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_3z);
  assign celloutsig_0_42z = celloutsig_0_7z ^ celloutsig_0_3z;
  assign celloutsig_1_2z = _01_ ^ celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_3z[13] ^ celloutsig_1_0z;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 8'h00;
    else _18_ <= in_data[171:164];
  assign { _02_[7:4], _01_, _02_[2:0] } = _18_;
  reg [12:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 13'h0000;
    else _19_ <= { in_data[25:15], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[12:2], _00_, _03_[0] } = _19_;
  assign celloutsig_1_11z = celloutsig_1_8z[5:1] / { 1'h1, in_data[111:110], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_12z = { in_data[182:163], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z } / { 1'h1, celloutsig_1_3z[20:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_21z = in_data[64:40] / { 1'h1, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_44z = { celloutsig_0_9z, celloutsig_0_3z } / { 1'h1, celloutsig_0_26z[12:8], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_43z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:2], celloutsig_0_0z, celloutsig_0_5z } / { 1'h1, in_data[14:7], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_23z = { _03_[6:4], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z, in_data[19] } / { 1'h1, celloutsig_0_10z[9:1], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_5z, celloutsig_0_2z } / { 1'h1, in_data[40:36] };
  assign celloutsig_0_26z = celloutsig_0_23z[35:8] / { 1'h1, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_16z, in_data[19] };
  assign celloutsig_0_2z = in_data[23:19] === _03_[9:5];
  assign celloutsig_1_10z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_18z = celloutsig_0_0z & ~(celloutsig_0_3z);
  assign celloutsig_1_8z = - { celloutsig_1_3z[12:6], celloutsig_1_6z };
  assign celloutsig_0_15z = - { in_data[19], celloutsig_0_14z, celloutsig_0_6z, in_data[19], celloutsig_0_7z, celloutsig_0_14z, in_data[19], celloutsig_0_13z };
  assign celloutsig_1_6z = celloutsig_1_3z[1] & celloutsig_1_4z;
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_3z[11];
  assign celloutsig_0_13z = celloutsig_0_11z & in_data[54];
  assign celloutsig_1_3z = { in_data[172:156], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[185:164];
  assign celloutsig_0_5z = { in_data[28:25], celloutsig_0_3z } >> in_data[53:49];
  assign celloutsig_0_16z = { celloutsig_0_10z[7:5], celloutsig_0_5z, celloutsig_0_6z } >> { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_36z = _03_[9:4] >>> _03_[11:6];
  assign celloutsig_0_4z = { in_data[25:19], celloutsig_0_0z } >>> { _03_[9:3], celloutsig_0_3z };
  assign celloutsig_0_45z = { celloutsig_0_15z[7:3], celloutsig_0_42z, celloutsig_0_14z, in_data[19], celloutsig_0_30z } >>> { celloutsig_0_36z[5:3], celloutsig_0_36z };
  assign celloutsig_1_7z = in_data[127:124] >>> { _01_, _02_[2:1], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z[13:10], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z } >>> { celloutsig_1_3z[18:12], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_12z[6:4], celloutsig_1_2z } >>> celloutsig_1_7z;
  assign celloutsig_0_10z = { _03_[11:6], celloutsig_0_0z, celloutsig_0_4z } >>> { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_32z = { in_data[68:59], celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_0z } >>> { celloutsig_0_4z[6:0], celloutsig_0_25z };
  assign _02_[3] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[138:128], out_data[99:96], out_data[43:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
