Running: /home/shreyas/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/shreyas/Desktop/IIT KGP/5th sem/COA/Assn3/Assgn3_Grp_63/Ripple_Carry_Adder/full_adder_tb_isim_beh.exe -prj /home/shreyas/Desktop/IIT KGP/5th sem/COA/Assn3/Assgn3_Grp_63/Ripple_Carry_Adder/full_adder_tb_beh.prj work.full_adder_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/shreyas/Desktop/IIT KGP/5th sem/COA/Assn3/Assgn3_Grp_63/Ripple_Carry_Adder/full_adder.v" into library work
Analyzing Verilog file "/home/shreyas/Desktop/IIT KGP/5th sem/COA/Assn3/Assgn3_Grp_63/Ripple_Carry_Adder/full_adder_tb.v" into library work
Analyzing Verilog file "/home/shreyas/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82936 KB
Fuse CPU Usage: 830 ms
Compiling module full_adder
Compiling module full_adder_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/shreyas/Desktop/IIT KGP/5th sem/COA/Assn3/Assgn3_Grp_63/Ripple_Carry_Adder/full_adder_tb_isim_beh.exe
Fuse Memory Usage: 1167416 KB
Fuse CPU Usage: 830 ms
GCC CPU Usage: 170 ms
