<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">ctrl_unit</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">control_unit</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.cache_miss_handler_m.html">cache_miss_handler_m</a>.<a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html">ctrl_unit</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="i_cache_hit">
            <p>i_cache_hit</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#4">src/control_unit.v, 4:21</a>
            </p>
          </td>
          <td>
            <h4>r_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_cache_hit">instruction_cache.cache_miss_handler_m.r_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#147">src/cache_miss_handler.v:147</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_valid">
            <p>i_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#5">src/control_unit.v, 5:21</a>
            </p>
          </td>
          <td>
            <h4>r_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_valid">instruction_cache.cache_miss_handler_m.r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#148">src/cache_miss_handler.v:148</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_mem_data_received">
            <p>i_mem_data_received</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#7">src/control_unit.v, 7:21</a>
            </p>
          </td>
          <td>
            <h4>mc_cu_mem_data_received</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#mc_cu_mem_data_received">instruction_cache.cache_miss_handler_m.mc_cu_mem_data_received</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#150">src/cache_miss_handler.v:150</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_mem_if_valid">
            <p>i_mem_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#8">src/control_unit.v, 8:21</a>
            </p>
          </td>
          <td>
            <h4>mc_cu_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#mc_cu_mem_if_valid">instruction_cache.cache_miss_handler_m.mc_cu_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#151">src/cache_miss_handler.v:151</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_arrays_update_complete">
            <p>i_arrays_update_complete</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#10">src/control_unit.v, 10:21</a>
            </p>
          </td>
          <td>
            <h4>au_cu_arrays_update_complete</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#au_cu_arrays_update_complete">instruction_cache.cache_miss_handler_m.au_cu_arrays_update_complete</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#153">src/cache_miss_handler.v:153</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_auc_valid">
            <p>i_auc_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#11">src/control_unit.v, 11:21</a>
            </p>
          </td>
          <td>
            <h4>au_cu_auc_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#au_cu_auc_valid">instruction_cache.cache_miss_handler_m.au_cu_auc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#154">src/cache_miss_handler.v:154</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#13">src/control_unit.v, 13:21</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#clk">instruction_cache.cache_miss_handler_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#156">src/cache_miss_handler.v:156</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#14">src/control_unit.v, 14:21</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#arst_n">instruction_cache.cache_miss_handler_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#157">src/cache_miss_handler.v:157</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#15">src/control_unit.v, 15:21</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_halt">instruction_cache.cache_miss_handler_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#158">src/cache_miss_handler.v:158</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#40">src/control_unit.v:40</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_arrays_updater_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_arrays_updater_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_arrays_updater_ready</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#41">src/control_unit.v:41</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_mem_if_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_mem_if_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_ready</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#75">src/control_unit.v:75</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_miss_state">
            <p>o_miss_state</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#17">src/control_unit.v, 17:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#71">src/control_unit.v:71</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#40">src/control_unit.v:40</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#71">src/control_unit.v:71</a>
            </p>
          </td>
          <td>
            <h4>cu_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_miss_state">instruction_cache.cache_miss_handler_m.cu_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#160">src/cache_miss_handler.v:160</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="o_initiate_mem_req">
            <p>o_initiate_mem_req</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#19">src/control_unit.v, 19:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
          <td>
            <h4>cu_mc_initiate_mem_req</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_mc_initiate_mem_req">instruction_cache.cache_miss_handler_m.cu_mc_initiate_mem_req</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#162">src/cache_miss_handler.v:162</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#r_state">instruction_cache.cache_miss_handler_m.ctrl_unit.r_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_mem_if_valid">
            <p>o_mem_if_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#20">src/control_unit.v, 20:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#74">src/control_unit.v:74</a>
            </p>
          </td>
          <td>
            <h4>cu_mc_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_mc_valid">instruction_cache.cache_miss_handler_m.cu_mc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#163">src/cache_miss_handler.v:163</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#74">src/control_unit.v:74</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_initiate_array_update">
            <p>o_initiate_array_update</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#22">src/control_unit.v, 22:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#77">src/control_unit.v:77</a>
            </p>
          </td>
          <td>
            <h4>cu_initiate_array_update</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_initiate_array_update">instruction_cache.cache_miss_handler_m.cu_initiate_array_update</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#165">src/cache_miss_handler.v:165</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#77">src/control_unit.v:77</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="o_send_missed_word">
            <p>o_send_missed_word</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#23">src/control_unit.v, 23:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
          <td>
            <h4>cu_send_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_send_missed_word">instruction_cache.cache_miss_handler_m.cu_send_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#166">src/cache_miss_handler.v:166</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#r_state">instruction_cache.cache_miss_handler_m.ctrl_unit.r_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="o_valid">
            <p>o_valid</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#24">src/control_unit.v, 24:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
          <td>
            <h4>cu_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_valid">instruction_cache.cache_miss_handler_m.cu_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#167">src/cache_miss_handler.v:167</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#r_state">instruction_cache.cache_miss_handler_m.ctrl_unit.r_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_mem_if_ready">
            <p>o_mem_if_ready</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#26">src/control_unit.v, 26:21</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#75">src/control_unit.v:75</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_halt">instruction_cache.cache_miss_handler_m.ctrl_unit.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#75">src/control_unit.v:75</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#75">src/control_unit.v:75</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_arrays_updater_ready">
            <p>o_arrays_updater_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#27">src/control_unit.v, 27:21</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_halt">instruction_cache.cache_miss_handler_m.ctrl_unit.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#41">src/control_unit.v:41</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#28">src/control_unit.v, 28:21</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_halt">instruction_cache.cache_miss_handler_m.ctrl_unit.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#40">src/control_unit.v:40</a>
            </p>
          </td>
          <td>
            <h4>cu_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_ready">instruction_cache.cache_miss_handler_m.cu_ready</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#171">src/cache_miss_handler.v:171</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_miss_state">instruction_cache.cache_miss_handler_m.ctrl_unit.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#40">src/control_unit.v:40</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="STATE_IDLE">
            <p>STATE_IDLE</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#31">src/control_unit.v, 31:16</a>
            </p>
          </td>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#31">src/control_unit.v:31</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="STATE_MEM_REQ">
            <p>STATE_MEM_REQ</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#32">src/control_unit.v, 32:16</a>
            </p>
          </td>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#32">src/control_unit.v:32</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="STATE_ARRAY_UPDATE">
            <p>STATE_ARRAY_UPDATE</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#33">src/control_unit.v, 33:16</a>
            </p>
          </td>
          <td>
            <p>32'sh2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#33">src/control_unit.v:33</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_STATES">
            <p>NUM_STATES</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#34">src/control_unit.v, 34:16</a>
            </p>
          </td>
          <td>
            <p>32'sh3</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#34">src/control_unit.v:34</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_state">
            <p>r_state</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#36">src/control_unit.v, 36:41</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#w_state">instruction_cache.cache_miss_handler_m.ctrl_unit.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#48">src/control_unit.v:48</a>
            </p>
          </td>
          <td>
            <h4>o_initiate_mem_req</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_initiate_mem_req">instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_mem_req</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>2'h0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#45">src/control_unit.v:45</a>
            </p>
          </td>
          <td>
            <h4>o_send_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_send_missed_word">instruction_cache.cache_miss_handler_m.ctrl_unit.o_send_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="19" id="w_state">
            <p>w_state</p>
          </td>
          <td rowspan="19">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__control_unit.v.html#37">src/control_unit.v, 37:41</a>
            </p>
          </td>
          <td>
            <h4>i_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_cache_hit">instruction_cache.cache_miss_handler_m.ctrl_unit.i_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_miss_state">instruction_cache.cache_miss_handler_m.ctrl_unit.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#71">src/control_unit.v:71</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_initiate_mem_req</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_initiate_mem_req">instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_mem_req</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#73">src/control_unit.v:73</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_mem_if_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#74">src/control_unit.v:74</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_mem_if_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_ready</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#75">src/control_unit.v:75</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_initiate_array_update</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_initiate_array_update">instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_array_update</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#77">src/control_unit.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#55">src/control_unit.v:55</a>
            </p>
          </td>
          <td>
            <h4>o_send_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_send_missed_word">instruction_cache.cache_miss_handler_m.ctrl_unit.o_send_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#78">src/control_unit.v:78</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_mem_data_received</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_mem_data_received">instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_data_received</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#80">src/control_unit.v:80</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_mem_if_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <h4>r_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#r_state">instruction_cache.cache_miss_handler_m.ctrl_unit.r_state</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#48">src/control_unit.v:48</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#59">src/control_unit.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_arrays_update_complete</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_arrays_update_complete">instruction_cache.cache_miss_handler_m.ctrl_unit.i_arrays_update_complete</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_auc_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_auc_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_auc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#63">src/control_unit.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>2'h0</p>
            <p>Examine RTL: <a href="src__control_unit.v.html#66">src/control_unit.v:66</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>