

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_RD_LOOP2'
================================================================
* Date:           Thu Dec 29 13:18:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       26|  0.220 us|  0.260 us|   22|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_RD_LOOP2  |       20|       24|         5|          4|          1|  5 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'this_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_4_2 = alloca i32 1"   --->   Operation 10 'alloca' 'this_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_3_2 = alloca i32 1"   --->   Operation 11 'alloca' 'this_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%call_ret7_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %call_ret7"   --->   Operation 14 'read' 'call_ret7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_1_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_1_reload"   --->   Operation 16 'read' 'this_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_4_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_1_reload"   --->   Operation 17 'read' 'this_4_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_3_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_1_reload"   --->   Operation 18 'read' 'this_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_1_reload_read, i8192 %this_3_2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_1_reload_read, i8192 %this_4_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_1_reload_read, i8192 %this_1_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_34 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 24 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.56ns)   --->   "%icmp_ln157 = icmp_eq  i3 %i_34, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 26 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%i_35 = add i3 %i_34, i3 1" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 28 'add' 'i_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc41.split, void %for.inc59.preheader.exitStub" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 29 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln157 = store i3 %i_35, i3 %i" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 30 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%this_1_2_load = load i8192 %this_1_2"   --->   Operation 48 'load' 'this_1_2_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%this_4_2_load = load i8192 %this_4_2"   --->   Operation 49 'load' 'this_4_2_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%this_3_2_load = load i8192 %this_3_2"   --->   Operation 50 'load' 'this_3_2_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_2_out, i8192 %this_3_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_2_out, i8192 %this_4_2_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_2_out, i8192 %this_1_2_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i3 %i_34" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 31 'zext' 'zext_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%add_ln159 = add i7 %zext_ln159, i7 76" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 32 'add' 'add_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i7 %add_ln159" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 33 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln159_1" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 34 'call' 'call_ret' <Predicate = (!icmp_ln157)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%this_4_2_load_1 = load i8192 %this_4_2" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 35 'load' 'this_4_2_load_1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%this_3_2_load_1 = load i8192 %this_3_2" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 36 'load' 'this_3_2_load_1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln159_1" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 37 'call' 'call_ret' <Predicate = (!icmp_ln157)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [2/2] (5.82ns)   --->   "%call_ret3 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret7_read, i8192 %this_3_2_load_1, i8192 %this_4_2_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 38 'call' 'call_ret3' <Predicate = (!icmp_ln157)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln157 = store i8192 %call_ret, i8192 %this_1_2" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 39 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%call_ret3 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret7_read, i8192 %this_3_2_load_1, i8192 %this_4_2_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 40 'call' 'call_ret3' <Predicate = (!icmp_ln157)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%this_3_ret7 = extractvalue i16384 %call_ret3" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 41 'extractvalue' 'this_3_ret7' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_ret7 = extractvalue i16384 %call_ret3" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 42 'extractvalue' 'this_4_ret7' <Predicate = (!icmp_ln157)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 43 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.29ns)   --->   "%call_ln161 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret7, i8 %zext_ln159_1" [HLS_Final_vitis_src/dpu.cpp:161]   --->   Operation 44 'call' 'call_ln161' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln157 = store i8192 %this_3_ret7, i8192 %this_3_2" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 45 'store' 'store_ln157' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln157 = store i8192 %this_4_ret7, i8192 %this_4_2" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 46 'store' 'store_ln157' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc41" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 47 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:157) on local variable 'i' [27]  (0 ns)
	'add' operation ('i', HLS_Final_vitis_src/dpu.cpp:157) [31]  (0.715 ns)
	'store' operation ('store_ln157', HLS_Final_vitis_src/dpu.cpp:157) of variable 'i', HLS_Final_vitis_src/dpu.cpp:157 on local variable 'i' [48]  (0.46 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln159', HLS_Final_vitis_src/dpu.cpp:159) [38]  (0.856 ns)
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1' [40]  (1.3 ns)

 <State 3>: 7.12ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1' [40]  (1.3 ns)
	'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_unit' [41]  (5.82 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_unit' [41]  (6.91 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' [44]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
