module tbmultiplier;
reg[3:0] A_in,B_in;
wire[7:0] result_out;

unsigned_multiplier(A_in,B_in,result_out);
initial
  begin
   A_in=4'b0011; B_in=4'b0100;
	#50
	A_in=4'b0001; B_in=4'b0110;
	#50
	A_in=4'b0111; B_in=4'b0111;
	#50
	A_in=4'b1111; B_in=4'b1100;
	#50
	A_in=4'b1011; B_in=4'b1110;
	#50
	A_in=4'b0001; B_in=4'b0000;
	#50
	A_in=4'b0000; B_in=4'b1111;
	#50
	A_in=4'b0110; B_in=4'b0110;
	#50
	A_in=4'b0010; B_in=4'b1101;
	#50
	A_in=4'b0100; B_in=4'b1111;
	#50
end
endmodule
	