Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Dec 14 02:10:28 2018
| Host         : Jonie4-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file synth_top_timing_summary_routed.rpt -rpx synth_top_timing_summary_routed.rpx
| Design       : synth_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clkdiv_i/mclk_count_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.156        0.000                      0                   85        0.223        0.000                      0                   85        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfb      {0.000 5.000}      10.000          100.000         
  mclk       {0.000 40.714}     81.429          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  mclk             77.156        0.000                      0                   85        0.223        0.000                      0                   85       40.214        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack       77.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.156ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.090ns (25.880%)  route 3.122ns (74.120%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 87.172 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.002     8.717    i2stx/left[13]_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.841 r  i2stx/sdata_i_10/O
                         net (fo=1, routed)           0.431     9.272    i2stx/sdata_i_10_n_0
    SLICE_X45Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.396 r  i2stx/sdata_i_3/O
                         net (fo=1, routed)           0.787    10.183    i2stx/sdata_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.307 r  i2stx/sdata_i_1/O
                         net (fo=1, routed)           0.000    10.307    i2stx/sdata_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  i2stx/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.438    87.172    i2stx/mclk_BUFG
    SLICE_X46Y18         FDRE                                         r  i2stx/sdata_reg/C
                         clock pessimism              0.326    87.498    
                         clock uncertainty           -0.116    87.382    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.081    87.463    i2stx/sdata_reg
  -------------------------------------------------------------------
                         required time                         87.463    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                 77.156    

Slack (MET) :             77.986ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.842ns (29.272%)  route 2.034ns (70.728%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 87.174 - 81.429 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.555     6.092    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.419     6.511 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           1.101     7.612    i2stx/mclk_count[2]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.299     7.911 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.353     8.264    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.388 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.969    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.440    87.174    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[0]/C
                         clock pessimism              0.326    87.500    
                         clock uncertainty           -0.116    87.384    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    86.955    i2stx/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         86.955    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 77.986    

Slack (MET) :             77.986ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.842ns (29.272%)  route 2.034ns (70.728%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 87.174 - 81.429 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.555     6.092    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.419     6.511 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           1.101     7.612    i2stx/mclk_count[2]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.299     7.911 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.353     8.264    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.388 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.969    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.440    87.174    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
                         clock pessimism              0.326    87.500    
                         clock uncertainty           -0.116    87.384    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    86.955    i2stx/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         86.955    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 77.986    

Slack (MET) :             77.986ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.842ns (29.272%)  route 2.034ns (70.728%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 87.174 - 81.429 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.555     6.092    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.419     6.511 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           1.101     7.612    i2stx/mclk_count[2]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.299     7.911 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.353     8.264    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.388 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.969    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.440    87.174    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
                         clock pessimism              0.326    87.500    
                         clock uncertainty           -0.116    87.384    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    86.955    i2stx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         86.955    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 77.986    

Slack (MET) :             77.986ns  (required time - arrival time)
  Source:                 i2stx/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.842ns (29.272%)  route 2.034ns (70.728%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 87.174 - 81.429 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.555     6.092    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.419     6.511 f  i2stx/mclk_count_reg[2]/Q
                         net (fo=4, routed)           1.101     7.612    i2stx/mclk_count[2]
    SLICE_X45Y18         LUT5 (Prop_lut5_I1_O)        0.299     7.911 r  i2stx/lrclk_delayed_i_1/O
                         net (fo=35, routed)          0.353     8.264    i2stx/lrclk_delayed_i_1_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.388 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.581     8.969    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.440    87.174    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[3]/C
                         clock pessimism              0.326    87.500    
                         clock uncertainty           -0.116    87.384    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    86.955    i2stx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         86.955    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 77.986    

Slack (MET) :             78.356ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.842ns (28.405%)  route 2.122ns (71.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 87.176 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.220     8.936    i2stx/left[13]_i_2_n_0
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.060 r  i2stx/left[2]_i_1/O
                         net (fo=1, routed)           0.000     9.060    i2stx/left[2]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.442    87.176    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[2]/C
                         clock pessimism              0.326    87.502    
                         clock uncertainty           -0.116    87.386    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.029    87.415    i2stx/left_reg[2]
  -------------------------------------------------------------------
                         required time                         87.415    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 78.356    

Slack (MET) :             78.357ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.842ns (28.386%)  route 2.124ns (71.614%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 87.176 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.222     8.938    i2stx/left[13]_i_2_n_0
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.062 r  i2stx/left[7]_i_1/O
                         net (fo=1, routed)           0.000     9.062    i2stx/left[7]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.442    87.176    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[7]/C
                         clock pessimism              0.326    87.502    
                         clock uncertainty           -0.116    87.386    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.032    87.418    i2stx/left_reg[7]
  -------------------------------------------------------------------
                         required time                         87.418    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 78.357    

Slack (MET) :             78.358ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.842ns (28.405%)  route 2.122ns (71.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 87.176 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.220     8.936    i2stx/left[13]_i_2_n_0
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.060 r  i2stx/left[6]_i_1/O
                         net (fo=1, routed)           0.000     9.060    i2stx/left[6]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.442    87.176    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[6]/C
                         clock pessimism              0.326    87.502    
                         clock uncertainty           -0.116    87.386    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.031    87.417    i2stx/left_reg[6]
  -------------------------------------------------------------------
                         required time                         87.417    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 78.358    

Slack (MET) :             78.372ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.872ns (29.122%)  route 2.122ns (70.878%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 87.176 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.220     8.936    i2stx/left[13]_i_2_n_0
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.154     9.090 r  i2stx/right[6]_i_1/O
                         net (fo=1, routed)           0.000     9.090    i2stx/right[6]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/right_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.442    87.176    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/right_reg[6]/C
                         clock pessimism              0.326    87.502    
                         clock uncertainty           -0.116    87.386    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.075    87.461    i2stx/right_reg[6]
  -------------------------------------------------------------------
                         required time                         87.461    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 78.372    

Slack (MET) :             78.374ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.870ns (29.075%)  route 2.122ns (70.925%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 87.176 - 81.429 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.558     6.095    i2stx/mclk_BUFG
    SLICE_X44Y17         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.419     6.514 f  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.902     7.417    i2stx/bit_cnt_reg_n_0_[2]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.299     7.716 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.220     8.936    i2stx/left[13]_i_2_n_0
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.152     9.088 r  i2stx/right[2]_i_1/O
                         net (fo=1, routed)           0.000     9.088    i2stx/right[2]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          1.442    87.176    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/right_reg[2]/C
                         clock pessimism              0.326    87.502    
                         clock uncertainty           -0.116    87.386    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.075    87.461    i2stx/right_reg[2]
  -------------------------------------------------------------------
                         required time                         87.461    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                 78.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.733%)  route 0.156ns (45.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.784    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.156     2.081    i2stx/mclk_count[1]
    SLICE_X45Y18         LUT5 (Prop_lut5_I2_O)        0.048     2.129 r  i2stx/mclk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.129    i2stx/p_0_in[4]
    SLICE_X45Y18         FDRE                                         r  i2stx/mclk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.825     2.330    i2stx/mclk_BUFG
    SLICE_X45Y18         FDRE                                         r  i2stx/mclk_count_reg[4]/C
                         clock pessimism             -0.531     1.799    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.107     1.906    i2stx/mclk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.784    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.156     2.081    i2stx/mclk_count[1]
    SLICE_X45Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.126 r  i2stx/mclk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.126    i2stx/p_0_in[3]
    SLICE_X45Y18         FDRE                                         r  i2stx/mclk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.825     2.330    i2stx/mclk_BUFG
    SLICE_X45Y18         FDRE                                         r  i2stx/mclk_count_reg[3]/C
                         clock pessimism             -0.531     1.799    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.091     1.890    i2stx/mclk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.784    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.168     2.093    i2stx/mclk_count[1]
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.042     2.135 r  i2stx/mclk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.135    i2stx/p_0_in[2]
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.824     2.329    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[2]/C
                         clock pessimism             -0.545     1.784    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.107     1.891    i2stx/mclk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i2stx/left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.788    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  i2stx/left_reg[6]/Q
                         net (fo=2, routed)           0.155     2.084    i2stx/left[6]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.045     2.129 r  i2stx/left[6]_i_1/O
                         net (fo=1, routed)           0.000     2.129    i2stx/left[6]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.828     2.333    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[6]/C
                         clock pessimism             -0.545     1.788    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.092     1.880    i2stx/left_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i2stx/left_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.786    i2stx/mclk_BUFG
    SLICE_X45Y17         FDRE                                         r  i2stx/left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  i2stx/left_reg[8]/Q
                         net (fo=2, routed)           0.167     2.094    i2stx/left[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.045     2.139 r  i2stx/left[8]_i_1/O
                         net (fo=1, routed)           0.000     2.139    i2stx/left[8]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  i2stx/left_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.826     2.331    i2stx/mclk_BUFG
    SLICE_X45Y17         FDRE                                         r  i2stx/left_reg[8]/C
                         clock pessimism             -0.545     1.786    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091     1.877    i2stx/left_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.788    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  i2stx/left_reg[2]/Q
                         net (fo=2, routed)           0.168     2.097    i2stx/left[2]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.045     2.142 r  i2stx/left[2]_i_1/O
                         net (fo=1, routed)           0.000     2.142    i2stx/left[2]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.828     2.333    i2stx/mclk_BUFG
    SLICE_X45Y15         FDRE                                         r  i2stx/left_reg[2]/C
                         clock pessimism             -0.545     1.788    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.091     1.879    i2stx/left_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/mclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/mclk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.784    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  i2stx/mclk_count_reg[1]/Q
                         net (fo=5, routed)           0.168     2.093    i2stx/mclk_count[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.045     2.138 r  i2stx/mclk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.138    i2stx/p_0_in[1]
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.824     2.329    i2stx/mclk_BUFG
    SLICE_X45Y19         FDRE                                         r  i2stx/mclk_count_reg[1]/C
                         clock pessimism             -0.545     1.784    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.091     1.875    i2stx/mclk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2stx/lrclk_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/lrclk_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.557     1.785    i2stx/mclk_BUFG
    SLICE_X46Y18         FDRE                                         r  i2stx/lrclk_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  i2stx/lrclk_delayed_reg/Q
                         net (fo=2, routed)           0.175     2.124    i2stx/lrclk_delayed
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.169 r  i2stx/lrclk_delayed_i_2/O
                         net (fo=2, routed)           0.000     2.169    i2stx/lrclk_delayed_i_2_n_0
    SLICE_X46Y18         FDRE                                         r  i2stx/lrclk_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.825     2.330    i2stx/mclk_BUFG
    SLICE_X46Y18         FDRE                                         r  i2stx/lrclk_delayed_reg/C
                         clock pessimism             -0.545     1.785    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.120     1.905    i2stx/lrclk_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i2stx/left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.980%)  route 0.172ns (48.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.787    i2stx/mclk_BUFG
    SLICE_X44Y16         FDRE                                         r  i2stx/left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  i2stx/left_reg[5]/Q
                         net (fo=2, routed)           0.172     2.100    i2stx/left[5]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.045     2.145 r  i2stx/left[5]_i_1/O
                         net (fo=1, routed)           0.000     2.145    i2stx/left[5]_i_1_n_0
    SLICE_X44Y16         FDRE                                         r  i2stx/left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.827     2.332    i2stx/mclk_BUFG
    SLICE_X44Y16         FDRE                                         r  i2stx/left_reg[5]/C
                         clock pessimism             -0.545     1.787    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.092     1.879    i2stx/left_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            clkdiv_i/mclk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.792    clkdiv_i/mclk_BUFG
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  clkdiv_i/mclk_count_reg[6]/Q
                         net (fo=1, routed)           0.121     2.055    clkdiv_i/mclk_count_reg_n_0_[6]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.166 r  clkdiv_i/mclk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    clkdiv_i/mclk_count_reg[4]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=48, routed)          0.833     2.338    clkdiv_i/mclk_BUFG
    SLICE_X36Y47         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
                         clock pessimism             -0.546     1.792    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.897    clkdiv_i/mclk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.429
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.429      79.273     BUFGCTRL_X0Y1    mclk_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         81.429      79.955     OLOGIC_X0Y138    ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.429      80.180     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y46     clkdiv_i/mclk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X36Y47     clkdiv_i/mclk_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.429      131.931    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/left_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/left_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y15     i2stx/left_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y15     i2stx/left_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y15     i2stx/left_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y15     i2stx/left_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X46Y18     i2stx/lrclk_delayed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y18     i2stx/mclk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y18     i2stx/mclk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/right_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/left_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/left_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X46Y18     i2stx/lrclk_delayed_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y18     i2stx/mclk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X45Y18     i2stx/mclk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/right_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X44Y18     i2stx/right_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X46Y18     i2stx/sdata_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X36Y46     clkdiv_i/mclk_count_reg[1]/C



