// Seed: 3693489592
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8
);
  assign id_7 = 1;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output tri1  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  wire  id_8,
    input  logic id_9
);
  initial id_1 <= id_9;
  wire id_11;
  module_0(
      id_2, id_3, id_2, id_2, id_8, id_2, id_8, id_0, id_3
  );
  wire id_12;
endmodule
