module top_module( 
    input [1023:0] in,
    input [7:0] sel,
    output [3:0] out );
    
    wire [255:0][3:0] in_slice;
    
    assign in_slice = in;
    assign out = in_slice[sel];
endmodule
