
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000076e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000004e  00800060  0000076e  00000802  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  008000ae  008000ae  00000850  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00000850  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002c6  00000000  00000000  00000890  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a5b  00000000  00000000  00000b56  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003ad  00000000  00000000  000015b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000092e  00000000  00000000  0000195e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000160  00000000  00000000  0000228c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000342  00000000  00000000  000023ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000708  00000000  00000000  0000272e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000150  00000000  00000000  00002e36  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	95 c0       	rjmp	.+298    	; 0x12e <__vector_1>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	2c c0       	rjmp	.+88     	; 0x6c <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	59 c0       	rjmp	.+178    	; 0xd0 <__vector_14>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee e6       	ldi	r30, 0x6E	; 110
  3a:	f7 e0       	ldi	r31, 0x07	; 7
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	ae 3a       	cpi	r26, 0xAE	; 174
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	ae ea       	ldi	r26, 0xAE	; 174
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	af 3c       	cpi	r26, 0xCF	; 207
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	46 d1       	rcall	.+652    	; 0x2e6 <main>
  5a:	87 c3       	rjmp	.+1806   	; 0x76a <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <adc_init>:
//select reference voltage
//AVCC with external capacitor at AREF pin
//ADMUX|=(0<<REFS1)|(1<<REFS0);

//internal 2,56 V reference
ADMUX|=(1<<REFS1)|(1<<REFS0);
  5e:	87 b1       	in	r24, 0x07	; 7
  60:	80 6c       	ori	r24, 0xC0	; 192
  62:	87 b9       	out	0x07, r24	; 7

//set prescaller and enable ADC
ADCSRA|=(1<<ADEN)|(1<<ADIE);//enable ADC with dummy conversion
  64:	86 b1       	in	r24, 0x06	; 6
  66:	88 68       	ori	r24, 0x88	; 136
  68:	86 b9       	out	0x06, r24	; 6
//set sleep mode for ADC noise reduction conversion
//set_sleep_mode(SLEEP_MODE_ADC);
}
  6a:	08 95       	ret

0000006c <__vector_9>:
#define POWER_SUPPLY_ENABLE_PIN PB0
#define BAT_V_CHECK_PIN PC1
#define LIGHT_ON_TIMER_SEC 100

ISR(TIMER0_OVF_vect) //clk/1024/256 -> ~30 Hz
{
  6c:	1f 92       	push	r1
  6e:	0f 92       	push	r0
  70:	0f b6       	in	r0, 0x3f	; 63
  72:	0f 92       	push	r0
  74:	11 24       	eor	r1, r1
  76:	5f 93       	push	r21
  78:	6f 93       	push	r22
  7a:	7f 93       	push	r23
  7c:	8f 93       	push	r24
  7e:	9f 93       	push	r25
  80:	af 93       	push	r26
  82:	bf 93       	push	r27
	cli();
  84:	f8 94       	cli
	if (counter_tick%TIMER_0_FREQ >TIMER_0_FREQ/2) {ticker = '*';}
  86:	80 91 b1 00 	lds	r24, 0x00B1
  8a:	90 91 b2 00 	lds	r25, 0x00B2
  8e:	6e e1       	ldi	r22, 0x1E	; 30
  90:	70 e0       	ldi	r23, 0x00	; 0
  92:	cf d2       	rcall	.+1438   	; 0x632 <__udivmodhi4>
  94:	40 97       	sbiw	r24, 0x10	; 16
  96:	20 f0       	brcs	.+8      	; 0xa0 <__vector_9+0x34>
  98:	8a e2       	ldi	r24, 0x2A	; 42
  9a:	80 93 b9 00 	sts	0x00B9, r24
  9e:	02 c0       	rjmp	.+4      	; 0xa4 <__vector_9+0x38>
	else {ticker = 0;};
  a0:	10 92 b9 00 	sts	0x00B9, r1
	counter_tick += 1;
  a4:	80 91 b1 00 	lds	r24, 0x00B1
  a8:	90 91 b2 00 	lds	r25, 0x00B2
  ac:	01 96       	adiw	r24, 0x01	; 1
  ae:	90 93 b2 00 	sts	0x00B2, r25
  b2:	80 93 b1 00 	sts	0x00B1, r24
	sei();
  b6:	78 94       	sei
	//PORTB ^= (1 << BAT_V_CHECK_PIN); 
}
  b8:	bf 91       	pop	r27
  ba:	af 91       	pop	r26
  bc:	9f 91       	pop	r25
  be:	8f 91       	pop	r24
  c0:	7f 91       	pop	r23
  c2:	6f 91       	pop	r22
  c4:	5f 91       	pop	r21
  c6:	0f 90       	pop	r0
  c8:	0f be       	out	0x3f, r0	; 63
  ca:	0f 90       	pop	r0
  cc:	1f 90       	pop	r1
  ce:	18 95       	reti

000000d0 <__vector_14>:

volatile uint8_t adc_irq_flag = 0;
ISR (ADC_vect)
{
  d0:	1f 92       	push	r1
  d2:	0f 92       	push	r0
  d4:	0f b6       	in	r0, 0x3f	; 63
  d6:	0f 92       	push	r0
  d8:	11 24       	eor	r1, r1
  da:	8f 93       	push	r24
  dc:	9f 93       	push	r25
	cli();
  de:	f8 94       	cli
	//adc_value = ADCL; 
	//adc_value += (ADCH<<8); 
	adc_value = ADC; 
  e0:	84 b1       	in	r24, 0x04	; 4
  e2:	95 b1       	in	r25, 0x05	; 5
  e4:	90 93 b0 00 	sts	0x00B0, r25
  e8:	80 93 af 00 	sts	0x00AF, r24
	adc_irq_flag += 1;
  ec:	80 91 b3 00 	lds	r24, 0x00B3
  f0:	8f 5f       	subi	r24, 0xFF	; 255
  f2:	80 93 b3 00 	sts	0x00B3, r24
	sei();
  f6:	78 94       	sei
}
  f8:	9f 91       	pop	r25
  fa:	8f 91       	pop	r24
  fc:	0f 90       	pop	r0
  fe:	0f be       	out	0x3f, r0	; 63
 100:	0f 90       	pop	r0
 102:	1f 90       	pop	r1
 104:	18 95       	reti

00000106 <adc_start_conversion>:

void adc_start_conversion(uint8_t channel)
{
ADMUX=(ADMUX&0xF0)|channel;
 106:	97 b1       	in	r25, 0x07	; 7
 108:	90 7f       	andi	r25, 0xF0	; 240
 10a:	98 2b       	or	r25, r24
 10c:	97 b9       	out	0x07, r25	; 7
//Start conversion with Interrupt after conversion
//enable global interrupts
//sei();
//ADCSRA |= (1<<ADSC)|(1<<ADIE)|(1<<ADFR)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
ADCSRA |= (1<<ADSC)|(1<<ADIE)|(0<<ADFR)|(1<<ADPS1)|(1<<ADPS0);
 10e:	86 b1       	in	r24, 0x06	; 6
 110:	8b 64       	ori	r24, 0x4B	; 75
 112:	86 b9       	out	0x06, r24	; 6
}
 114:	08 95       	ret

00000116 <start_timer0>:
 
}
*/
//timer 0 is used to control the on time after a motion event
void start_timer0(void){
TCCR0 |= (1<<CS02)|(1<<CS00); //prescaler 1024
 116:	83 b7       	in	r24, 0x33	; 51
 118:	85 60       	ori	r24, 0x05	; 5
 11a:	83 bf       	out	0x33, r24	; 51
TIMSK |= (1<<TOIE0); //overflow interrupt
 11c:	89 b7       	in	r24, 0x39	; 57
 11e:	81 60       	ori	r24, 0x01	; 1
 120:	89 bf       	out	0x39, r24	; 57
}
 122:	08 95       	ret

00000124 <stop_timer0>:

void stop_timer0(void){
TCCR0 = 0x00; //stops the timer
 124:	13 be       	out	0x33, r1	; 51
TIMSK &= ~(1<<TOIE0); //disable interrupt
 126:	89 b7       	in	r24, 0x39	; 57
 128:	8e 7f       	andi	r24, 0xFE	; 254
 12a:	89 bf       	out	0x39, r24	; 57
}
 12c:	08 95       	ret

0000012e <__vector_1>:

volatile uint8_t int0_irq_flag = 0;
ISR(INT0_vect)
{
 12e:	1f 92       	push	r1
 130:	0f 92       	push	r0
 132:	0f b6       	in	r0, 0x3f	; 63
 134:	0f 92       	push	r0
 136:	11 24       	eor	r1, r1
 138:	8f 93       	push	r24
 13a:	9f 93       	push	r25
   PORTB ^= (1 << PB1);    // debugging
 13c:	88 b3       	in	r24, 0x18	; 24
 13e:	92 e0       	ldi	r25, 0x02	; 2
 140:	89 27       	eor	r24, r25
 142:	88 bb       	out	0x18, r24	; 24
   int0_irq_flag += 1;
 144:	80 91 b4 00 	lds	r24, 0x00B4
 148:	8f 5f       	subi	r24, 0xFF	; 255
 14a:	80 93 b4 00 	sts	0x00B4, r24
}
 14e:	9f 91       	pop	r25
 150:	8f 91       	pop	r24
 152:	0f 90       	pop	r0
 154:	0f be       	out	0x3f, r0	; 63
 156:	0f 90       	pop	r0
 158:	1f 90       	pop	r1
 15a:	18 95       	reti

0000015c <enable_pwm>:

char buff[20] = "";


void enable_pwm(void){
	TCCR1A = (1<<WGM10) | (1<<COM1A1); // PWM, phase correct, 8 bit.
 15c:	81 e8       	ldi	r24, 0x81	; 129
 15e:	8f bd       	out	0x2f, r24	; 47
	//TCCR1B = (1<<CS12) | (1<<CS10); // Prescaler 1024 
	TCCR1B = (1<<CS11) | (1<<CS10); // Prescaler 64 
 160:	83 e0       	ldi	r24, 0x03	; 3
 162:	8e bd       	out	0x2e, r24	; 46
	//TCCR1B =  (1<<CS11); // Prescaler 8 
}
 164:	08 95       	ret

00000166 <dim_up>:
uint8_t output_state = 0;
#define DIM_STEP_DUR 20
#define FULL_ON 1
#define FULL_OFF 0

void dim_up(void){
 166:	20 91 b5 00 	lds	r18, 0x00B5
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 16a:	48 ec       	ldi	r20, 0xC8	; 200
 16c:	50 e0       	ldi	r21, 0x00	; 0
 16e:	21 c0       	rjmp	.+66     	; 0x1b2 <dim_up+0x4c>
	while(pwmval < 0xFF){
 170:	2f 5f       	subi	r18, 0xFF	; 255
		OCR1A = ++pwmval; 
 172:	82 2f       	mov	r24, r18
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	9b bd       	out	0x2b, r25	; 43
 178:	8a bd       	out	0x2a, r24	; 42
		if (pwmval < 50){
 17a:	22 33       	cpi	r18, 0x32	; 50
 17c:	40 f4       	brcc	.+16     	; 0x18e <dim_up+0x28>
 17e:	80 e9       	ldi	r24, 0x90	; 144
 180:	91 e0       	ldi	r25, 0x01	; 1
 182:	fa 01       	movw	r30, r20
 184:	31 97       	sbiw	r30, 0x01	; 1
 186:	f1 f7       	brne	.-4      	; 0x184 <dim_up+0x1e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 188:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 18a:	d9 f7       	brne	.-10     	; 0x182 <dim_up+0x1c>
 18c:	11 c0       	rjmp	.+34     	; 0x1b0 <dim_up+0x4a>
		_delay_ms(DIM_STEP_DUR*2);
		}else if (pwmval < 100){
 18e:	24 36       	cpi	r18, 0x64	; 100
 190:	40 f4       	brcc	.+16     	; 0x1a2 <dim_up+0x3c>
 192:	80 e9       	ldi	r24, 0x90	; 144
 194:	91 e0       	ldi	r25, 0x01	; 1
 196:	fa 01       	movw	r30, r20
 198:	31 97       	sbiw	r30, 0x01	; 1
 19a:	f1 f7       	brne	.-4      	; 0x198 <dim_up+0x32>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 19c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 19e:	d9 f7       	brne	.-10     	; 0x196 <dim_up+0x30>
 1a0:	07 c0       	rjmp	.+14     	; 0x1b0 <dim_up+0x4a>
 1a2:	80 e9       	ldi	r24, 0x90	; 144
 1a4:	91 e0       	ldi	r25, 0x01	; 1
 1a6:	fa 01       	movw	r30, r20
 1a8:	31 97       	sbiw	r30, 0x01	; 1
 1aa:	f1 f7       	brne	.-4      	; 0x1a8 <dim_up+0x42>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 1ac:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <dim_up+0x40>
		_delay_ms(DIM_STEP_DUR*2);
		}else{
		_delay_ms(DIM_STEP_DUR*2);
		}
		wdt_reset();
 1b0:	a8 95       	wdr
#define DIM_STEP_DUR 20
#define FULL_ON 1
#define FULL_OFF 0

void dim_up(void){
	while(pwmval < 0xFF){
 1b2:	2f 3f       	cpi	r18, 0xFF	; 255
 1b4:	e9 f6       	brne	.-70     	; 0x170 <dim_up+0xa>
 1b6:	20 93 b5 00 	sts	0x00B5, r18
		}else{
		_delay_ms(DIM_STEP_DUR*2);
		}
		wdt_reset();
	}
	output_state = FULL_ON;
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	80 93 b6 00 	sts	0x00B6, r24
}
 1c0:	08 95       	ret

000001c2 <dim_down>:

bool dim_down(void){
 1c2:	80 91 b5 00 	lds	r24, 0x00B5
 1c6:	40 e4       	ldi	r20, 0x40	; 64
 1c8:	5c e9       	ldi	r21, 0x9C	; 156
 1ca:	11 c0       	rjmp	.+34     	; 0x1ee <dim_down+0x2c>
	while(pwmval >0){
		if ( !(PIND & (1<<PD2)) ){ //PIND2 is int0  - if low, stop dimming
 1cc:	28 2f       	mov	r18, r24
 1ce:	21 50       	subi	r18, 0x01	; 1
 1d0:	82 99       	sbic	0x10, 2	; 16
 1d2:	04 c0       	rjmp	.+8      	; 0x1dc <dim_down+0x1a>
 1d4:	80 93 b5 00 	sts	0x00B5, r24
 1d8:	80 e0       	ldi	r24, 0x00	; 0
 1da:	08 95       	ret
			return false;
		};
		OCR1A = --pwmval;
 1dc:	82 2f       	mov	r24, r18
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	9b bd       	out	0x2b, r25	; 43
 1e2:	8a bd       	out	0x2a, r24	; 42
 1e4:	ca 01       	movw	r24, r20
 1e6:	01 97       	sbiw	r24, 0x01	; 1
 1e8:	f1 f7       	brne	.-4      	; 0x1e6 <dim_down+0x24>
		_delay_ms(DIM_STEP_DUR);
		wdt_reset();
 1ea:	a8 95       	wdr
 1ec:	82 2f       	mov	r24, r18
	}
	output_state = FULL_ON;
}

bool dim_down(void){
	while(pwmval >0){
 1ee:	88 23       	and	r24, r24
 1f0:	69 f7       	brne	.-38     	; 0x1cc <dim_down+0xa>
 1f2:	10 92 b5 00 	sts	0x00B5, r1
		};
		OCR1A = --pwmval;
		_delay_ms(DIM_STEP_DUR);
		wdt_reset();
	}
	output_state = FULL_OFF;
 1f6:	10 92 b6 00 	sts	0x00B6, r1
 1fa:	81 e0       	ldi	r24, 0x01	; 1
	return true;
}
 1fc:	08 95       	ret

000001fe <enable_int0_level>:
#define STATE_SLEEPING 2
#define STATE_MOTION_DETECTED 4


void enable_int0_level(void){
	MCUCR &= ~((1 << ISC01) | (1 << ISC00));// level interrupt INT0 (low level)
 1fe:	85 b7       	in	r24, 0x35	; 53
 200:	8c 7f       	andi	r24, 0xFC	; 252
 202:	85 bf       	out	0x35, r24	; 53
	GICR |= (1 << INT0); 
 204:	8b b7       	in	r24, 0x3b	; 59
 206:	80 64       	ori	r24, 0x40	; 64
 208:	8b bf       	out	0x3b, r24	; 59
}
 20a:	08 95       	ret

0000020c <enable_int0_downendge>:

void enable_int0_downendge(void){
	MCUCR &= ~((1 << ISC01) | (1 << ISC00));// level interrupt INT0 (low level)
 20c:	85 b7       	in	r24, 0x35	; 53
 20e:	8c 7f       	andi	r24, 0xFC	; 252
 210:	85 bf       	out	0x35, r24	; 53
	GICR |= (1 << INT0); 
 212:	8b b7       	in	r24, 0x3b	; 59
 214:	80 64       	ori	r24, 0x40	; 64
 216:	8b bf       	out	0x3b, r24	; 59
}
 218:	08 95       	ret

0000021a <disable_int0>:

void disable_int0(void){
	GICR &= ~(1 << INT0); //disable int0 external interrrupt
 21a:	8b b7       	in	r24, 0x3b	; 59
 21c:	8f 7b       	andi	r24, 0xBF	; 191
 21e:	8b bf       	out	0x3b, r24	; 59
}
 220:	08 95       	ret

00000222 <get_battery_state>:
uint8_t get_battery_state(void){
		
		//check battery level
		//enable pin connected to ADC0 
		//the ADC is not directly connected to battery because the voltage divider would draw current in standby
		PORTC |= (1 << BAT_V_CHECK_PIN); 
 222:	a9 9a       	sbi	0x15, 1	; 21
 224:	20 e0       	ldi	r18, 0x00	; 0
 226:	30 e0       	ldi	r19, 0x00	; 0
 228:	40 e0       	ldi	r20, 0x00	; 0
 22a:	60 ea       	ldi	r22, 0xA0	; 160
 22c:	7f e0       	ldi	r23, 0x0F	; 15
	sei();
}

void adc_start_conversion(uint8_t channel)
{
ADMUX=(ADMUX&0xF0)|channel;
 22e:	87 b1       	in	r24, 0x07	; 7
 230:	80 7f       	andi	r24, 0xF0	; 240
 232:	87 b9       	out	0x07, r24	; 7
//Start conversion with Interrupt after conversion
//enable global interrupts
//sei();
//ADCSRA |= (1<<ADSC)|(1<<ADIE)|(1<<ADFR)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
ADCSRA |= (1<<ADSC)|(1<<ADIE)|(0<<ADFR)|(1<<ADPS1)|(1<<ADPS0);
 234:	86 b1       	in	r24, 0x06	; 6
 236:	8b 64       	ori	r24, 0x4B	; 75
 238:	86 b9       	out	0x06, r24	; 6
 23a:	03 c0       	rjmp	.+6      	; 0x242 <get_battery_state+0x20>
 23c:	cb 01       	movw	r24, r22
 23e:	01 97       	sbiw	r24, 0x01	; 1
 240:	f1 f7       	brne	.-4      	; 0x23e <get_battery_state+0x1c>
		//the ADC is not directly connected to battery because the voltage divider would draw current in standby
		PORTC |= (1 << BAT_V_CHECK_PIN); 
		int16_t accum = 0;
		for (uint8_t i = 0; i < 8; i++){
			adc_start_conversion(0);
			while(adc_irq_flag == 0){
 242:	80 91 b3 00 	lds	r24, 0x00B3
 246:	88 23       	and	r24, r24
 248:	c9 f3       	breq	.-14     	; 0x23c <get_battery_state+0x1a>
				//usart_write_str(" W ");
				_delay_ms(2);
			}
			accum += adc_value;
 24a:	80 91 af 00 	lds	r24, 0x00AF
 24e:	90 91 b0 00 	lds	r25, 0x00B0
 252:	28 0f       	add	r18, r24
 254:	39 1f       	adc	r19, r25
		//check battery level
		//enable pin connected to ADC0 
		//the ADC is not directly connected to battery because the voltage divider would draw current in standby
		PORTC |= (1 << BAT_V_CHECK_PIN); 
		int16_t accum = 0;
		for (uint8_t i = 0; i < 8; i++){
 256:	4f 5f       	subi	r20, 0xFF	; 255
 258:	48 30       	cpi	r20, 0x08	; 8
 25a:	49 f7       	brne	.-46     	; 0x22e <get_battery_state+0xc>
			//usart_write_str(itoa(i, buff, 10));
			//usart_write_str(" ");
			//usart_write_str(itoa(adc_value, buff, 10));
			//usart_write_str("\n\r");
		}
		adc_value = accum >>3;
 25c:	83 e0       	ldi	r24, 0x03	; 3
 25e:	35 95       	asr	r19
 260:	27 95       	ror	r18
 262:	8a 95       	dec	r24
 264:	e1 f7       	brne	.-8      	; 0x25e <get_battery_state+0x3c>
 266:	30 93 b0 00 	sts	0x00B0, r19
 26a:	20 93 af 00 	sts	0x00AF, r18
		adc_irq_flag = 0;
 26e:	10 92 b3 00 	sts	0x00B3, r1
			//usart_write_str(itoa(adc_value, buff, 10));
			//usart_write_str("\n\r");
		
		PORTC &= ~(1 << BAT_V_CHECK_PIN); 
 272:	a9 98       	cbi	0x15, 1	; 21
		//usart_write_str(" BAT ");
		if (adc_value < LEVEL_BAT_DISCHARGED){
 274:	80 91 af 00 	lds	r24, 0x00AF
 278:	90 91 b0 00 	lds	r25, 0x00B0
 27c:	82 5b       	subi	r24, 0xB2	; 178
 27e:	92 40       	sbci	r25, 0x02	; 2
 280:	10 f4       	brcc	.+4      	; 0x286 <get_battery_state+0x64>
 282:	80 e0       	ldi	r24, 0x00	; 0
 284:	08 95       	ret
			//disable stand-by	
			//usart_write_str("LOW\r");
			return BAT_DISCHARGED;
		}
		if (adc_value >= LEVEL_BAT_LOADED){
 286:	80 91 af 00 	lds	r24, 0x00AF
 28a:	90 91 b0 00 	lds	r25, 0x00B0
 28e:	88 59       	subi	r24, 0x98	; 152
 290:	93 40       	sbci	r25, 0x03	; 3
 292:	10 f0       	brcs	.+4      	; 0x298 <get_battery_state+0x76>
 294:	82 e0       	ldi	r24, 0x02	; 2
 296:	08 95       	ret
 298:	84 ef       	ldi	r24, 0xF4	; 244
 29a:	91 e0       	ldi	r25, 0x01	; 1
 29c:	28 ec       	ldi	r18, 0xC8	; 200
 29e:	30 e0       	ldi	r19, 0x00	; 0
 2a0:	f9 01       	movw	r30, r18
 2a2:	31 97       	sbiw	r30, 0x01	; 1
 2a4:	f1 f7       	brne	.-4      	; 0x2a2 <get_battery_state+0x80>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 2a6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 2a8:	d9 f7       	brne	.-10     	; 0x2a0 <get_battery_state+0x7e>
 2aa:	81 e0       	ldi	r24, 0x01	; 1
			return BAT_FULL;
		}
		//usart_write_str("OK\r");		
		_delay_ms(50);
		return BAT_OK;
}
 2ac:	08 95       	ret

000002ae <setup>:
	//TCCR1B =  (1<<CS11); // Prescaler 8 
}

void setup(void){
 
    MCUCR &= ~((1 << ISC01) | (1 << ISC00));// level interrupt INT0 (low level)
 2ae:	85 b7       	in	r24, 0x35	; 53
 2b0:	8c 7f       	andi	r24, 0xFC	; 252
 2b2:	85 bf       	out	0x35, r24	; 53
	//MCUCR |= ((1 << ISC01) | (1 << ISC00)); //rising edge does not work as an wake-up interrupt when in sleep mode
	
	//PORTB |= (1 << PB1); // PULLUP für inputs
	//DDRB &=~ (1 << MOTION_SENSOR_INPUT) ;    // Activate input
	DDRB |= (1 << PB1)|(1 << POWER_SUPPLY_ENABLE_PIN);    // Activate output ,PB0 is power supply relais, PB1 is OC1A (PWM output)
 2b4:	87 b3       	in	r24, 0x17	; 23
 2b6:	83 60       	ori	r24, 0x03	; 3
 2b8:	87 bb       	out	0x17, r24	; 23
	DDRC |= (1 << BAT_V_CHECK_PIN);    //The pin will be put high when measuring the battery voltage
 2ba:	a1 9a       	sbi	0x14, 1	; 20
	PORTD |= (1 << PD2); // PULLUP für int0 pin
 2bc:	92 9a       	sbi	0x12, 2	; 18

char buff[20] = "";


void enable_pwm(void){
	TCCR1A = (1<<WGM10) | (1<<COM1A1); // PWM, phase correct, 8 bit.
 2be:	81 e8       	ldi	r24, 0x81	; 129
 2c0:	8f bd       	out	0x2f, r24	; 47
	//TCCR1B = (1<<CS12) | (1<<CS10); // Prescaler 1024 
	TCCR1B = (1<<CS11) | (1<<CS10); // Prescaler 64 
 2c2:	83 e0       	ldi	r24, 0x03	; 3
 2c4:	8e bd       	out	0x2e, r24	; 46
//select reference voltage
//AVCC with external capacitor at AREF pin
//ADMUX|=(0<<REFS1)|(1<<REFS0);

//internal 2,56 V reference
ADMUX|=(1<<REFS1)|(1<<REFS0);
 2c6:	87 b1       	in	r24, 0x07	; 7
 2c8:	80 6c       	ori	r24, 0xC0	; 192
 2ca:	87 b9       	out	0x07, r24	; 7

//set prescaller and enable ADC
ADCSRA|=(1<<ADEN)|(1<<ADIE);//enable ADC with dummy conversion
 2cc:	86 b1       	in	r24, 0x06	; 6
 2ce:	88 68       	ori	r24, 0x88	; 136
 2d0:	86 b9       	out	0x06, r24	; 6
	DDRC |= (1 << BAT_V_CHECK_PIN);    //The pin will be put high when measuring the battery voltage
	PORTD |= (1 << PD2); // PULLUP für int0 pin
	//DDRB |= (1<< OC1A); // Port OC1A mit angeschlossener LED als Ausgang
	enable_pwm();
	adc_init();
	usart_init(BAUDRATE); // setup the UART
 2d2:	60 e8       	ldi	r22, 0x80	; 128
 2d4:	75 e2       	ldi	r23, 0x25	; 37
 2d6:	80 e0       	ldi	r24, 0x00	; 0
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	b6 d0       	rcall	.+364    	; 0x448 <usart_init>
	//timer_init();	
	sei();
 2dc:	78 94       	sei
	usart_write_str("INIT OK");
 2de:	80 e6       	ldi	r24, 0x60	; 96
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	d4 d0       	rcall	.+424    	; 0x48c <usart_write_str>
	

}
 2e4:	08 95       	ret

000002e6 <main>:
}



int main(void)
{
 2e6:	bf 92       	push	r11
 2e8:	cf 92       	push	r12
 2ea:	df 92       	push	r13
 2ec:	ef 92       	push	r14
 2ee:	ff 92       	push	r15
 2f0:	0f 93       	push	r16
 2f2:	1f 93       	push	r17
 2f4:	cf 93       	push	r28
 2f6:	df 93       	push	r29
	static bool b_enter_standby = true;
	static uint8_t state = true;
	setup();
 2f8:	da df       	rcall	.-76     	; 0x2ae <setup>
	//TODO: check if the reset cause was a brown-out detection, which would mean the battery is empty
	//this can happen if the mains is not connected for a long time
	
	for (;;) { 
		
		wdt_enable(WDTO_2S);
 2fa:	48 e1       	ldi	r20, 0x18	; 24
 2fc:	e4 2e       	mov	r14, r20
 2fe:	f1 2c       	mov	r15, r1
 300:	3f e0       	ldi	r19, 0x0F	; 15
 302:	b3 2e       	mov	r11, r19
 304:	c8 ec       	ldi	r28, 0xC8	; 200
 306:	d0 e0       	ldi	r29, 0x00	; 0
		//wait for the power supply to power up
		_delay_ms(200);
		if (int0_irq_flag > 0)
		{
			usart_write_str("MOTION ");
			state = STATE_MOTION_DETECTED;
 308:	24 e0       	ldi	r18, 0x04	; 4
 30a:	c2 2e       	mov	r12, r18
		}
		
		//keep light power on until timer LIGHT_ON_TIMER_SEC expires 
		//start timer 0
		start_timer0();
		state = STATE_TIMER_COUNTDOWN;
 30c:	11 e0       	ldi	r17, 0x01	; 1
		}
		
		if (b_enter_standby){ //no event occured and we want to enter standby
			
			_delay_ms(100);
			state = STATE_SLEEPING;
 30e:	02 e0       	ldi	r16, 0x02	; 2
			//disconnect power supply from mains
			PORTB &= ~(1 << POWER_SUPPLY_ENABLE_PIN); //switch off power
			usart_write_str("Sleep\n\r");
			wdt_disable();
 310:	98 e1       	ldi	r25, 0x18	; 24
 312:	d9 2e       	mov	r13, r25
	//TODO: check if the reset cause was a brown-out detection, which would mean the battery is empty
	//this can happen if the mains is not connected for a long time
	
	for (;;) { 
		
		wdt_enable(WDTO_2S);
 314:	0f b6       	in	r0, 0x3f	; 63
 316:	f8 94       	cli
 318:	a8 95       	wdr
 31a:	e1 bc       	out	0x21, r14	; 33
 31c:	0f be       	out	0x3f, r0	; 63
 31e:	b1 bc       	out	0x21, r11	; 33
		//enable power supply
		PORTB |= (1 << POWER_SUPPLY_ENABLE_PIN);
 320:	c0 9a       	sbi	0x18, 0	; 24
 322:	80 ed       	ldi	r24, 0xD0	; 208
 324:	97 e0       	ldi	r25, 0x07	; 7
 326:	fe 01       	movw	r30, r28
 328:	31 97       	sbiw	r30, 0x01	; 1
 32a:	f1 f7       	brne	.-4      	; 0x328 <main+0x42>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 32c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 32e:	d9 f7       	brne	.-10     	; 0x326 <main+0x40>
		
		//wait for the power supply to power up
		_delay_ms(200);
		if (int0_irq_flag > 0)
 330:	80 91 b4 00 	lds	r24, 0x00B4
 334:	88 23       	and	r24, r24
 336:	41 f0       	breq	.+16     	; 0x348 <main+0x62>
		{
			usart_write_str("MOTION ");
 338:	88 e6       	ldi	r24, 0x68	; 104
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	a7 d0       	rcall	.+334    	; 0x48c <usart_write_str>
			state = STATE_MOTION_DETECTED;
 33e:	c0 92 a8 00 	sts	0x00A8, r12
			int0_irq_flag = 0;
 342:	10 92 b4 00 	sts	0x00B4, r1
			dim_up();
 346:	0f df       	rcall	.-482    	; 0x166 <dim_up>
 
}
*/
//timer 0 is used to control the on time after a motion event
void start_timer0(void){
TCCR0 |= (1<<CS02)|(1<<CS00); //prescaler 1024
 348:	83 b7       	in	r24, 0x33	; 51
 34a:	85 60       	ori	r24, 0x05	; 5
 34c:	83 bf       	out	0x33, r24	; 51
TIMSK |= (1<<TOIE0); //overflow interrupt
 34e:	89 b7       	in	r24, 0x39	; 57
 350:	81 60       	ori	r24, 0x01	; 1
 352:	89 bf       	out	0x39, r24	; 57
		}
		
		//keep light power on until timer LIGHT_ON_TIMER_SEC expires 
		//start timer 0
		start_timer0();
		state = STATE_TIMER_COUNTDOWN;
 354:	10 93 a8 00 	sts	0x00A8, r17
 358:	17 c0       	rjmp	.+46     	; 0x388 <main+0xa2>
		while(counter_tick < KEEP_LIGHT_ON_DURATION){
				if (ticker) usart_write_char(ticker);
 35a:	80 91 b9 00 	lds	r24, 0x00B9
 35e:	81 11       	cpse	r24, r1
 360:	8c d0       	rcall	.+280    	; 0x47a <usart_write_char>
				wdt_reset();
 362:	a8 95       	wdr
 364:	88 ee       	ldi	r24, 0xE8	; 232
 366:	93 e0       	ldi	r25, 0x03	; 3
 368:	fe 01       	movw	r30, r28
 36a:	31 97       	sbiw	r30, 0x01	; 1
 36c:	f1 f7       	brne	.-4      	; 0x36a <main+0x84>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 36e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 370:	d9 f7       	brne	.-10     	; 0x368 <main+0x82>
				_delay_ms(100);
				if ( !(PIND & (1<<PD2)) ){ //PIND2 is int0  - if low, reset timer 
 372:	82 99       	sbic	0x10, 2	; 16
 374:	09 c0       	rjmp	.+18     	; 0x388 <main+0xa2>
					counter_tick = 0;
 376:	10 92 b2 00 	sts	0x00B2, r1
 37a:	10 92 b1 00 	sts	0x00B1, r1
					if (output_state != FULL_ON) dim_up();
 37e:	80 91 b6 00 	lds	r24, 0x00B6
 382:	81 30       	cpi	r24, 0x01	; 1
 384:	09 f0       	breq	.+2      	; 0x388 <main+0xa2>
 386:	ef de       	rcall	.-546    	; 0x166 <dim_up>
		
		//keep light power on until timer LIGHT_ON_TIMER_SEC expires 
		//start timer 0
		start_timer0();
		state = STATE_TIMER_COUNTDOWN;
		while(counter_tick < KEEP_LIGHT_ON_DURATION){
 388:	80 91 b1 00 	lds	r24, 0x00B1
 38c:	90 91 b2 00 	lds	r25, 0x00B2
 390:	8a 35       	cpi	r24, 0x5A	; 90
 392:	91 05       	cpc	r25, r1
 394:	10 f3       	brcs	.-60     	; 0x35a <main+0x74>
				if ( !(PIND & (1<<PD2)) ){ //PIND2 is int0  - if low, reset timer 
					counter_tick = 0;
					if (output_state != FULL_ON) dim_up();
				}
		}
		usart_write_str("Timer end");
 396:	80 e7       	ldi	r24, 0x70	; 112
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	78 d0       	rcall	.+240    	; 0x48c <usart_write_str>
TCCR0 |= (1<<CS02)|(1<<CS00); //prescaler 1024
TIMSK |= (1<<TOIE0); //overflow interrupt
}

void stop_timer0(void){
TCCR0 = 0x00; //stops the timer
 39c:	13 be       	out	0x33, r1	; 51
TIMSK &= ~(1<<TOIE0); //disable interrupt
 39e:	89 b7       	in	r24, 0x39	; 57
 3a0:	8e 7f       	andi	r24, 0xFE	; 254
 3a2:	89 bf       	out	0x39, r24	; 57
					if (output_state != FULL_ON) dim_up();
				}
		}
		usart_write_str("Timer end");
		stop_timer0();
		b_enter_standby = true;
 3a4:	10 93 a9 00 	sts	0x00A9, r17
		counter_tick = 0;
 3a8:	10 92 b2 00 	sts	0x00B2, r1
 3ac:	10 92 b1 00 	sts	0x00B1, r1
		
		//if battery level below limit, don't disable power supply, allowing it to recharge from mains
		
		usart_write_str("\n\r");
 3b0:	8a e7       	ldi	r24, 0x7A	; 122
 3b2:	90 e0       	ldi	r25, 0x00	; 0
 3b4:	6b d0       	rcall	.+214    	; 0x48c <usart_write_str>
		
		if (get_battery_state()==BAT_DISCHARGED){
 3b6:	35 df       	rcall	.-406    	; 0x222 <get_battery_state>
 3b8:	88 23       	and	r24, r24
 3ba:	71 f4       	brne	.+28     	; 0x3d8 <main+0xf2>
			usart_write_str("Bat discharged");
 3bc:	8d e7       	ldi	r24, 0x7D	; 125
 3be:	90 e0       	ldi	r25, 0x00	; 0
 3c0:	65 d0       	rcall	.+202    	; 0x48c <usart_write_str>
 3c2:	88 ee       	ldi	r24, 0xE8	; 232
 3c4:	93 e0       	ldi	r25, 0x03	; 3
 3c6:	fe 01       	movw	r30, r28
 3c8:	31 97       	sbiw	r30, 0x01	; 1
 3ca:	f1 f7       	brne	.-4      	; 0x3c8 <main+0xe2>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3cc:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 3ce:	d9 f7       	brne	.-10     	; 0x3c6 <main+0xe0>
			_delay_ms(100);
			wdt_reset();
 3d0:	a8 95       	wdr
			b_enter_standby = false;
 3d2:	10 92 a9 00 	sts	0x00A9, r1
 3d6:	02 c0       	rjmp	.+4      	; 0x3dc <main+0xf6>
		}else{
			b_enter_standby = true;
 3d8:	10 93 a9 00 	sts	0x00A9, r17
		}
		
		if (!dim_down()){
 3dc:	f2 de       	rcall	.-540    	; 0x1c2 <dim_down>
 3de:	88 23       	and	r24, r24
 3e0:	21 f4       	brne	.+8      	; 0x3ea <main+0x104>
			b_enter_standby=false; //if motion detected during dim down, don't go to sleep 
 3e2:	10 92 a9 00 	sts	0x00A9, r1
			int0_irq_flag = 1; //signal motion
 3e6:	10 93 b4 00 	sts	0x00B4, r17
		}
		
		if (b_enter_standby){ //no event occured and we want to enter standby
 3ea:	80 91 a9 00 	lds	r24, 0x00A9
 3ee:	88 23       	and	r24, r24
 3f0:	09 f4       	brne	.+2      	; 0x3f4 <main+0x10e>
 3f2:	90 cf       	rjmp	.-224    	; 0x314 <main+0x2e>
 3f4:	88 ee       	ldi	r24, 0xE8	; 232
 3f6:	93 e0       	ldi	r25, 0x03	; 3
 3f8:	fe 01       	movw	r30, r28
 3fa:	31 97       	sbiw	r30, 0x01	; 1
 3fc:	f1 f7       	brne	.-4      	; 0x3fa <main+0x114>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3fe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 400:	d9 f7       	brne	.-10     	; 0x3f8 <main+0x112>
			
			_delay_ms(100);
			state = STATE_SLEEPING;
 402:	00 93 a8 00 	sts	0x00A8, r16
			//disconnect power supply from mains
			PORTB &= ~(1 << POWER_SUPPLY_ENABLE_PIN); //switch off power
 406:	c0 98       	cbi	0x18, 0	; 24
			usart_write_str("Sleep\n\r");
 408:	8c e8       	ldi	r24, 0x8C	; 140
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	3f d0       	rcall	.+126    	; 0x48c <usart_write_str>
			wdt_disable();
 40e:	0f b6       	in	r0, 0x3f	; 63
 410:	f8 94       	cli
 412:	d1 bc       	out	0x21, r13	; 33
 414:	11 bc       	out	0x21, r1	; 33
 416:	0f be       	out	0x3f, r0	; 63
#define STATE_SLEEPING 2
#define STATE_MOTION_DETECTED 4


void enable_int0_level(void){
	MCUCR &= ~((1 << ISC01) | (1 << ISC00));// level interrupt INT0 (low level)
 418:	85 b7       	in	r24, 0x35	; 53
 41a:	8c 7f       	andi	r24, 0xFC	; 252
 41c:	85 bf       	out	0x35, r24	; 53
	GICR |= (1 << INT0); 
 41e:	8b b7       	in	r24, 0x3b	; 59
 420:	80 64       	ori	r24, 0x40	; 64
 422:	8b bf       	out	0x3b, r24	; 59
			//disconnect power supply from mains
			PORTB &= ~(1 << POWER_SUPPLY_ENABLE_PIN); //switch off power
			usart_write_str("Sleep\n\r");
			wdt_disable();
			enable_int0_level();
			set_sleep_mode(SLEEP_MODE_PWR_DOWN);             // select the watchdog timer mode
 424:	85 b7       	in	r24, 0x35	; 53
 426:	8f 78       	andi	r24, 0x8F	; 143
 428:	80 62       	ori	r24, 0x20	; 32
 42a:	85 bf       	out	0x35, r24	; 53
			sleep_enable();
 42c:	85 b7       	in	r24, 0x35	; 53
 42e:	80 68       	ori	r24, 0x80	; 128
 430:	85 bf       	out	0x35, r24	; 53
			// needed??? sleep_mode();                                    // trigger the sleep
			sei();
 432:	78 94       	sei
			state = STATE_SLEEPING;
 434:	00 93 a8 00 	sts	0x00A8, r16
			sleep_cpu();
 438:	88 95       	sleep
			/* ... program blocks here after sleep_cpu, waiting for an interrupt ... */
			sleep_disable();
 43a:	85 b7       	in	r24, 0x35	; 53
 43c:	8f 77       	andi	r24, 0x7F	; 127
 43e:	85 bf       	out	0x35, r24	; 53
	MCUCR &= ~((1 << ISC01) | (1 << ISC00));// level interrupt INT0 (low level)
	GICR |= (1 << INT0); 
}

void disable_int0(void){
	GICR &= ~(1 << INT0); //disable int0 external interrrupt
 440:	8b b7       	in	r24, 0x3b	; 59
 442:	8f 7b       	andi	r24, 0xBF	; 191
 444:	8b bf       	out	0x3b, r24	; 59
 446:	66 cf       	rjmp	.-308    	; 0x314 <main+0x2e>

00000448 <usart_init>:
char *rx_buffer_pointer_out	= &usart_rx_buffer[0];
	
//----------------------------------------------------------------------------
//Init serielle Schnittstelle
void usart_init(unsigned long baudrate) 
{ 
 448:	9b 01       	movw	r18, r22
 44a:	ac 01       	movw	r20, r24
	//Serielle Schnittstelle 1
  	//Enable TXEN im Register UCR TX-Data Enable
	UCR =(1 << TXEN );
 44c:	88 e0       	ldi	r24, 0x08	; 8
 44e:	8a b9       	out	0x0a, r24	; 10
	// 2 = Parity Mode Enabled, Odd Parity
	//UCSRC = 0x06 + ((parity+1)<<4);
	//UCSRC |= (1<<USBS);
	//Teiler wird gesetzt 
	// Set baud rate
	UCSRA = 0;
 450:	1b b8       	out	0x0b, r1	; 11
	// Enable receiver and transmitter
	UBRR=(F_CPU / (baudrate * 16L) - 1);
 452:	84 e0       	ldi	r24, 0x04	; 4
 454:	22 0f       	add	r18, r18
 456:	33 1f       	adc	r19, r19
 458:	44 1f       	adc	r20, r20
 45a:	55 1f       	adc	r21, r21
 45c:	8a 95       	dec	r24
 45e:	d1 f7       	brne	.-12     	; 0x454 <usart_init+0xc>
 460:	60 e0       	ldi	r22, 0x00	; 0
 462:	72 e1       	ldi	r23, 0x12	; 18
 464:	8a e7       	ldi	r24, 0x7A	; 122
 466:	90 e0       	ldi	r25, 0x00	; 0
 468:	f8 d0       	rcall	.+496    	; 0x65a <__udivmodsi4>
 46a:	21 50       	subi	r18, 0x01	; 1
 46c:	29 b9       	out	0x09, r18	; 9
	usart_status.usart_disable = 0;
 46e:	80 91 ba 00 	lds	r24, 0x00BA
 472:	8b 7f       	andi	r24, 0xFB	; 251
 474:	80 93 ba 00 	sts	0x00BA, r24
}
 478:	08 95       	ret

0000047a <usart_write_char>:

//----------------------------------------------------------------------------
//Routine für die Serielle Ausgabe eines Zeichens (Schnittstelle0)
void usart_write_char(char c)
{
 47a:	98 2f       	mov	r25, r24
        if(!usart_status.usart_disable)
 47c:	80 91 ba 00 	lds	r24, 0x00BA
 480:	82 fd       	sbrc	r24, 2
 482:	03 c0       	rjmp	.+6      	; 0x48a <usart_write_char+0x10>
        {
            //Warten solange bis Zeichen gesendet wurde
            while(!(USR & (1<<UDRE)));
 484:	5d 9b       	sbis	0x0b, 5	; 11
 486:	fe cf       	rjmp	.-4      	; 0x484 <usart_write_char+0xa>
            //Ausgabe des Zeichens
            UDR = c;
 488:	9c b9       	out	0x0c, r25	; 12
 48a:	08 95       	ret

0000048c <usart_write_str>:
}

//----------------------------------------------------------------------------
//Ausgabe eines Strings
void usart_write_str(char *str)
{
 48c:	cf 93       	push	r28
 48e:	df 93       	push	r29
 490:	ec 01       	movw	r28, r24
 492:	02 c0       	rjmp	.+4      	; 0x498 <usart_write_str+0xc>
	
	while (*str)
	{
		usart_write_char(*str++);
 494:	21 96       	adiw	r28, 0x01	; 1
 496:	f1 df       	rcall	.-30     	; 0x47a <usart_write_char>
//----------------------------------------------------------------------------
//Ausgabe eines Strings
void usart_write_str(char *str)
{
	
	while (*str)
 498:	88 81       	ld	r24, Y
 49a:	88 23       	and	r24, r24
 49c:	d9 f7       	brne	.-10     	; 0x494 <usart_write_str+0x8>
	{
		usart_write_char(*str++);
	}
}
 49e:	df 91       	pop	r29
 4a0:	cf 91       	pop	r28
 4a2:	08 95       	ret

000004a4 <usart_write_P>:
        return;    
}

//------------------------------------------------------------------------------
void usart_write_P (const char *Buffer,...)
{
 4a4:	6f 92       	push	r6
 4a6:	7f 92       	push	r7
 4a8:	8f 92       	push	r8
 4aa:	9f 92       	push	r9
 4ac:	af 92       	push	r10
 4ae:	bf 92       	push	r11
 4b0:	cf 92       	push	r12
 4b2:	df 92       	push	r13
 4b4:	ef 92       	push	r14
 4b6:	ff 92       	push	r15
 4b8:	0f 93       	push	r16
 4ba:	1f 93       	push	r17
 4bc:	df 93       	push	r29
 4be:	cf 93       	push	r28
 4c0:	cd b7       	in	r28, 0x3d	; 61
 4c2:	de b7       	in	r29, 0x3e	; 62
 4c4:	64 97       	sbiw	r28, 0x14	; 20
 4c6:	0f b6       	in	r0, 0x3f	; 63
 4c8:	f8 94       	cli
 4ca:	de bf       	out	0x3e, r29	; 62
 4cc:	0f be       	out	0x3f, r0	; 63
 4ce:	cd bf       	out	0x3d, r28	; 61
 4d0:	8e 01       	movw	r16, r28
 4d2:	0b 5d       	subi	r16, 0xDB	; 219
 4d4:	1f 4f       	sbci	r17, 0xFF	; 255
 4d6:	f8 01       	movw	r30, r16
 4d8:	e1 90       	ld	r14, Z+
 4da:	f1 90       	ld	r15, Z+
 4dc:	8f 01       	movw	r16, r30
 4de:	bb 24       	eor	r11, r11
				case 'x':
					Base = 16;
					//****************************
					ConversionLoop:
					//****************************
					itoa(va_arg(ap,int),str_buffer,Base);
 4e0:	3e 01       	movw	r6, r28
 4e2:	08 94       	sec
 4e4:	61 1c       	adc	r6, r1
 4e6:	71 1c       	adc	r7, r1
					int b=0;
					while (str_buffer[b++] != 0){};
					b--;
					if (b<move)
						{
						move -=b;
 4e8:	5b e0       	ldi	r21, 0x0B	; 11
 4ea:	85 2e       	mov	r8, r21
 4ec:	91 2c       	mov	r9, r1
 4ee:	8c 0e       	add	r8, r28
 4f0:	9d 1e       	adc	r9, r29
						for (tmp = 0;tmp<move;tmp++)
							{
							str_null_buffer[tmp] = '0';
 4f2:	40 e3       	ldi	r20, 0x30	; 48
 4f4:	a4 2e       	mov	r10, r20
 4f6:	02 c0       	rjmp	.+4      	; 0x4fc <usart_write_P+0x58>
        return;    
}

//------------------------------------------------------------------------------
void usart_write_P (const char *Buffer,...)
{
 4f8:	68 01       	movw	r12, r16
 4fa:	86 01       	movw	r16, r12
	char *ptr;
		
	//Ausgabe der Zeichen
    for(;;)
	{
		by = pgm_read_byte(Buffer++);
 4fc:	f7 01       	movw	r30, r14
 4fe:	84 91       	lpm	r24, Z+
		if(by==0) break; // end of format string
 500:	88 23       	and	r24, r24
 502:	09 f4       	brne	.+2      	; 0x506 <usart_write_P+0x62>
 504:	81 c0       	rjmp	.+258    	; 0x608 <usart_write_P+0x164>
	char *ptr;
		
	//Ausgabe der Zeichen
    for(;;)
	{
		by = pgm_read_byte(Buffer++);
 506:	08 94       	sec
 508:	e1 1c       	adc	r14, r1
 50a:	f1 1c       	adc	r15, r1
		if(by==0) break; // end of format string
            
		if (by == '%')
 50c:	85 32       	cpi	r24, 0x25	; 37
 50e:	09 f0       	breq	.+2      	; 0x512 <usart_write_P+0x6e>
 510:	79 c0       	rjmp	.+242    	; 0x604 <usart_write_P+0x160>
		{
            by = pgm_read_byte(Buffer++);
 512:	f7 01       	movw	r30, r14
 514:	08 94       	sec
 516:	e1 1c       	adc	r14, r1
 518:	f1 1c       	adc	r15, r1
 51a:	24 91       	lpm	r18, Z+
			if (isdigit(by)>0)
 51c:	82 2f       	mov	r24, r18
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	c0 97       	sbiw	r24, 0x30	; 48
 522:	0a 97       	sbiw	r24, 0x0a	; 10
 524:	10 f0       	brcs	.+4      	; 0x52a <usart_write_P+0x86>
 526:	82 2f       	mov	r24, r18
 528:	0a c0       	rjmp	.+20     	; 0x53e <usart_write_P+0x9a>
				{
                                 
 				str_null_buffer[0] = by;
 52a:	2b 87       	std	Y+11, r18	; 0x0b
				str_null_buffer[1] = '\0';
 52c:	1c 86       	std	Y+12, r1	; 0x0c
				move = atoi(str_null_buffer);
 52e:	c4 01       	movw	r24, r8
 530:	b6 d0       	rcall	.+364    	; 0x69e <atoi>
 532:	b8 2e       	mov	r11, r24
                by = pgm_read_byte(Buffer++);
 534:	f7 01       	movw	r30, r14
 536:	08 94       	sec
 538:	e1 1c       	adc	r14, r1
 53a:	f1 1c       	adc	r15, r1
 53c:	84 91       	lpm	r24, Z+
				}

			switch (by)
 53e:	89 36       	cpi	r24, 0x69	; 105
 540:	71 f0       	breq	.+28     	; 0x55e <usart_write_P+0xba>
 542:	8a 36       	cpi	r24, 0x6A	; 106
 544:	28 f4       	brcc	.+10     	; 0x550 <usart_write_P+0xac>
 546:	82 36       	cpi	r24, 0x62	; 98
 548:	61 f0       	breq	.+24     	; 0x562 <usart_write_P+0xbe>
 54a:	83 36       	cpi	r24, 0x63	; 99
 54c:	a9 f6       	brne	.-86     	; 0x4f8 <usart_write_P+0x54>
 54e:	1c c0       	rjmp	.+56     	; 0x588 <usart_write_P+0xe4>
 550:	83 37       	cpi	r24, 0x73	; 115
 552:	49 f0       	breq	.+18     	; 0x566 <usart_write_P+0xc2>
 554:	88 37       	cpi	r24, 0x78	; 120
 556:	19 f1       	breq	.+70     	; 0x59e <usart_write_P+0xfa>
 558:	8f 36       	cpi	r24, 0x6F	; 111
 55a:	71 f6       	brne	.-100    	; 0x4f8 <usart_write_P+0x54>
 55c:	1e c0       	rjmp	.+60     	; 0x59a <usart_write_P+0xf6>
 55e:	4a e0       	ldi	r20, 0x0A	; 10
 560:	1f c0       	rjmp	.+62     	; 0x5a0 <usart_write_P+0xfc>
 562:	42 e0       	ldi	r20, 0x02	; 2
 564:	1d c0       	rjmp	.+58     	; 0x5a0 <usart_write_P+0xfc>
				{
                case 's':
                    ptr = va_arg(ap,char *);
 566:	32 e0       	ldi	r19, 0x02	; 2
 568:	c3 2e       	mov	r12, r19
 56a:	d1 2c       	mov	r13, r1
 56c:	c0 0e       	add	r12, r16
 56e:	d1 1e       	adc	r13, r17
 570:	f8 01       	movw	r30, r16
 572:	00 81       	ld	r16, Z
 574:	11 81       	ldd	r17, Z+1	; 0x01
 576:	03 c0       	rjmp	.+6      	; 0x57e <usart_write_P+0xda>
                    while(*ptr) { usart_write_char(*ptr++); }
 578:	0f 5f       	subi	r16, 0xFF	; 255
 57a:	1f 4f       	sbci	r17, 0xFF	; 255
 57c:	7e df       	rcall	.-260    	; 0x47a <usart_write_char>
 57e:	f8 01       	movw	r30, r16
 580:	80 81       	ld	r24, Z
 582:	88 23       	and	r24, r24
 584:	c9 f7       	brne	.-14     	; 0x578 <usart_write_P+0xd4>
 586:	b9 cf       	rjmp	.-142    	; 0x4fa <usart_write_P+0x56>
				case 'b':
					Base = 2;
					goto ConversionLoop;
				case 'c':
					//Int to char
					format_flag = va_arg(ap,int);
 588:	22 e0       	ldi	r18, 0x02	; 2
 58a:	c2 2e       	mov	r12, r18
 58c:	d1 2c       	mov	r13, r1
 58e:	c0 0e       	add	r12, r16
 590:	d1 1e       	adc	r13, r17
					usart_write_char (format_flag++);
 592:	f8 01       	movw	r30, r16
 594:	80 81       	ld	r24, Z
 596:	71 df       	rcall	.-286    	; 0x47a <usart_write_char>
 598:	b0 cf       	rjmp	.-160    	; 0x4fa <usart_write_P+0x56>
					break;
 59a:	48 e0       	ldi	r20, 0x08	; 8
 59c:	01 c0       	rjmp	.+2      	; 0x5a0 <usart_write_P+0xfc>
				case 'i':
					Base = 10;
					goto ConversionLoop;
				case 'o':
					Base = 8;
					goto ConversionLoop;
 59e:	40 e1       	ldi	r20, 0x10	; 16
				case 'x':
					Base = 16;
					//****************************
					ConversionLoop:
					//****************************
					itoa(va_arg(ap,int),str_buffer,Base);
 5a0:	92 e0       	ldi	r25, 0x02	; 2
 5a2:	c9 2e       	mov	r12, r25
 5a4:	d1 2c       	mov	r13, r1
 5a6:	c0 0e       	add	r12, r16
 5a8:	d1 1e       	adc	r13, r17
 5aa:	f8 01       	movw	r30, r16
 5ac:	80 81       	ld	r24, Z
 5ae:	91 81       	ldd	r25, Z+1	; 0x01
 5b0:	b3 01       	movw	r22, r6
 5b2:	50 e0       	ldi	r21, 0x00	; 0
 5b4:	a3 d0       	rcall	.+326    	; 0x6fc <itoa>
 5b6:	20 e0       	ldi	r18, 0x00	; 0
 5b8:	30 e0       	ldi	r19, 0x00	; 0
					int b=0;
					while (str_buffer[b++] != 0){};
 5ba:	a9 01       	movw	r20, r18
 5bc:	4f 5f       	subi	r20, 0xFF	; 255
 5be:	5f 4f       	sbci	r21, 0xFF	; 255
 5c0:	f3 01       	movw	r30, r6
 5c2:	e2 0f       	add	r30, r18
 5c4:	f3 1f       	adc	r31, r19
 5c6:	80 81       	ld	r24, Z
 5c8:	88 23       	and	r24, r24
 5ca:	11 f0       	breq	.+4      	; 0x5d0 <usart_write_P+0x12c>
 5cc:	9a 01       	movw	r18, r20
 5ce:	f5 cf       	rjmp	.-22     	; 0x5ba <usart_write_P+0x116>
					b--;
					if (b<move)
 5d0:	8b 2d       	mov	r24, r11
 5d2:	90 e0       	ldi	r25, 0x00	; 0
 5d4:	28 17       	cp	r18, r24
 5d6:	39 07       	cpc	r19, r25
 5d8:	8c f4       	brge	.+34     	; 0x5fc <usart_write_P+0x158>
						{
						move -=b;
 5da:	b2 1a       	sub	r11, r18
 5dc:	f4 01       	movw	r30, r8
						for (tmp = 0;tmp<move;tmp++)
 5de:	c4 01       	movw	r24, r8
 5e0:	8b 0d       	add	r24, r11
 5e2:	91 1d       	adc	r25, r1
 5e4:	01 c0       	rjmp	.+2      	; 0x5e8 <usart_write_P+0x144>
							{
							str_null_buffer[tmp] = '0';
 5e6:	a1 92       	st	Z+, r10
					while (str_buffer[b++] != 0){};
					b--;
					if (b<move)
						{
						move -=b;
						for (tmp = 0;tmp<move;tmp++)
 5e8:	e8 17       	cp	r30, r24
 5ea:	f9 07       	cpc	r31, r25
 5ec:	e1 f7       	brne	.-8      	; 0x5e6 <usart_write_P+0x142>
							{
							str_null_buffer[tmp] = '0';
							}
						//tmp ++;
						str_null_buffer[tmp] = '\0';
 5ee:	10 82       	st	Z, r1
						strcat(str_null_buffer,str_buffer);
 5f0:	c4 01       	movw	r24, r8
 5f2:	b3 01       	movw	r22, r6
 5f4:	71 d0       	rcall	.+226    	; 0x6d8 <strcat>
						strcpy(str_buffer,str_null_buffer);
 5f6:	c3 01       	movw	r24, r6
 5f8:	b4 01       	movw	r22, r8
 5fa:	79 d0       	rcall	.+242    	; 0x6ee <strcpy>
						}
					usart_write_str (str_buffer);
 5fc:	c3 01       	movw	r24, r6
 5fe:	46 df       	rcall	.-372    	; 0x48c <usart_write_str>
 600:	bb 24       	eor	r11, r11
 602:	7b cf       	rjmp	.-266    	; 0x4fa <usart_write_P+0x56>
				}
			
			}	
		else
		{
			usart_write_char ( by );	
 604:	3a df       	rcall	.-396    	; 0x47a <usart_write_char>
 606:	78 cf       	rjmp	.-272    	; 0x4f8 <usart_write_P+0x54>
		}
	}
	va_end(ap);
}
 608:	64 96       	adiw	r28, 0x14	; 20
 60a:	0f b6       	in	r0, 0x3f	; 63
 60c:	f8 94       	cli
 60e:	de bf       	out	0x3e, r29	; 62
 610:	0f be       	out	0x3f, r0	; 63
 612:	cd bf       	out	0x3d, r28	; 61
 614:	cf 91       	pop	r28
 616:	df 91       	pop	r29
 618:	1f 91       	pop	r17
 61a:	0f 91       	pop	r16
 61c:	ff 90       	pop	r15
 61e:	ef 90       	pop	r14
 620:	df 90       	pop	r13
 622:	cf 90       	pop	r12
 624:	bf 90       	pop	r11
 626:	af 90       	pop	r10
 628:	9f 90       	pop	r9
 62a:	8f 90       	pop	r8
 62c:	7f 90       	pop	r7
 62e:	6f 90       	pop	r6
 630:	08 95       	ret

00000632 <__udivmodhi4>:
 632:	aa 1b       	sub	r26, r26
 634:	bb 1b       	sub	r27, r27
 636:	51 e1       	ldi	r21, 0x11	; 17
 638:	07 c0       	rjmp	.+14     	; 0x648 <__udivmodhi4_ep>

0000063a <__udivmodhi4_loop>:
 63a:	aa 1f       	adc	r26, r26
 63c:	bb 1f       	adc	r27, r27
 63e:	a6 17       	cp	r26, r22
 640:	b7 07       	cpc	r27, r23
 642:	10 f0       	brcs	.+4      	; 0x648 <__udivmodhi4_ep>
 644:	a6 1b       	sub	r26, r22
 646:	b7 0b       	sbc	r27, r23

00000648 <__udivmodhi4_ep>:
 648:	88 1f       	adc	r24, r24
 64a:	99 1f       	adc	r25, r25
 64c:	5a 95       	dec	r21
 64e:	a9 f7       	brne	.-22     	; 0x63a <__udivmodhi4_loop>
 650:	80 95       	com	r24
 652:	90 95       	com	r25
 654:	bc 01       	movw	r22, r24
 656:	cd 01       	movw	r24, r26
 658:	08 95       	ret

0000065a <__udivmodsi4>:
 65a:	a1 e2       	ldi	r26, 0x21	; 33
 65c:	1a 2e       	mov	r1, r26
 65e:	aa 1b       	sub	r26, r26
 660:	bb 1b       	sub	r27, r27
 662:	fd 01       	movw	r30, r26
 664:	0d c0       	rjmp	.+26     	; 0x680 <__udivmodsi4_ep>

00000666 <__udivmodsi4_loop>:
 666:	aa 1f       	adc	r26, r26
 668:	bb 1f       	adc	r27, r27
 66a:	ee 1f       	adc	r30, r30
 66c:	ff 1f       	adc	r31, r31
 66e:	a2 17       	cp	r26, r18
 670:	b3 07       	cpc	r27, r19
 672:	e4 07       	cpc	r30, r20
 674:	f5 07       	cpc	r31, r21
 676:	20 f0       	brcs	.+8      	; 0x680 <__udivmodsi4_ep>
 678:	a2 1b       	sub	r26, r18
 67a:	b3 0b       	sbc	r27, r19
 67c:	e4 0b       	sbc	r30, r20
 67e:	f5 0b       	sbc	r31, r21

00000680 <__udivmodsi4_ep>:
 680:	66 1f       	adc	r22, r22
 682:	77 1f       	adc	r23, r23
 684:	88 1f       	adc	r24, r24
 686:	99 1f       	adc	r25, r25
 688:	1a 94       	dec	r1
 68a:	69 f7       	brne	.-38     	; 0x666 <__udivmodsi4_loop>
 68c:	60 95       	com	r22
 68e:	70 95       	com	r23
 690:	80 95       	com	r24
 692:	90 95       	com	r25
 694:	9b 01       	movw	r18, r22
 696:	ac 01       	movw	r20, r24
 698:	bd 01       	movw	r22, r26
 69a:	cf 01       	movw	r24, r30
 69c:	08 95       	ret

0000069e <atoi>:
 69e:	fc 01       	movw	r30, r24
 6a0:	88 27       	eor	r24, r24
 6a2:	99 27       	eor	r25, r25
 6a4:	e8 94       	clt
 6a6:	21 91       	ld	r18, Z+
 6a8:	20 32       	cpi	r18, 0x20	; 32
 6aa:	e9 f3       	breq	.-6      	; 0x6a6 <atoi+0x8>
 6ac:	29 30       	cpi	r18, 0x09	; 9
 6ae:	10 f0       	brcs	.+4      	; 0x6b4 <atoi+0x16>
 6b0:	2e 30       	cpi	r18, 0x0E	; 14
 6b2:	c8 f3       	brcs	.-14     	; 0x6a6 <atoi+0x8>
 6b4:	2b 32       	cpi	r18, 0x2B	; 43
 6b6:	39 f0       	breq	.+14     	; 0x6c6 <atoi+0x28>
 6b8:	2d 32       	cpi	r18, 0x2D	; 45
 6ba:	31 f4       	brne	.+12     	; 0x6c8 <atoi+0x2a>
 6bc:	68 94       	set
 6be:	03 c0       	rjmp	.+6      	; 0x6c6 <atoi+0x28>
 6c0:	3c d0       	rcall	.+120    	; 0x73a <__mulhi_const_10>
 6c2:	82 0f       	add	r24, r18
 6c4:	91 1d       	adc	r25, r1
 6c6:	21 91       	ld	r18, Z+
 6c8:	20 53       	subi	r18, 0x30	; 48
 6ca:	2a 30       	cpi	r18, 0x0A	; 10
 6cc:	c8 f3       	brcs	.-14     	; 0x6c0 <atoi+0x22>
 6ce:	1e f4       	brtc	.+6      	; 0x6d6 <atoi+0x38>
 6d0:	90 95       	com	r25
 6d2:	81 95       	neg	r24
 6d4:	9f 4f       	sbci	r25, 0xFF	; 255
 6d6:	08 95       	ret

000006d8 <strcat>:
 6d8:	fb 01       	movw	r30, r22
 6da:	dc 01       	movw	r26, r24
 6dc:	0d 90       	ld	r0, X+
 6de:	00 20       	and	r0, r0
 6e0:	e9 f7       	brne	.-6      	; 0x6dc <strcat+0x4>
 6e2:	11 97       	sbiw	r26, 0x01	; 1
 6e4:	01 90       	ld	r0, Z+
 6e6:	0d 92       	st	X+, r0
 6e8:	00 20       	and	r0, r0
 6ea:	e1 f7       	brne	.-8      	; 0x6e4 <strcat+0xc>
 6ec:	08 95       	ret

000006ee <strcpy>:
 6ee:	fb 01       	movw	r30, r22
 6f0:	dc 01       	movw	r26, r24
 6f2:	01 90       	ld	r0, Z+
 6f4:	0d 92       	st	X+, r0
 6f6:	00 20       	and	r0, r0
 6f8:	e1 f7       	brne	.-8      	; 0x6f2 <strcpy+0x4>
 6fa:	08 95       	ret

000006fc <itoa>:
 6fc:	fb 01       	movw	r30, r22
 6fe:	9f 01       	movw	r18, r30
 700:	e8 94       	clt
 702:	42 30       	cpi	r20, 0x02	; 2
 704:	bc f0       	brlt	.+46     	; 0x734 <itoa+0x38>
 706:	45 32       	cpi	r20, 0x25	; 37
 708:	ac f4       	brge	.+42     	; 0x734 <itoa+0x38>
 70a:	4a 30       	cpi	r20, 0x0A	; 10
 70c:	29 f4       	brne	.+10     	; 0x718 <itoa+0x1c>
 70e:	97 fb       	bst	r25, 7
 710:	1e f4       	brtc	.+6      	; 0x718 <itoa+0x1c>
 712:	90 95       	com	r25
 714:	81 95       	neg	r24
 716:	9f 4f       	sbci	r25, 0xFF	; 255
 718:	64 2f       	mov	r22, r20
 71a:	77 27       	eor	r23, r23
 71c:	8a df       	rcall	.-236    	; 0x632 <__udivmodhi4>
 71e:	80 5d       	subi	r24, 0xD0	; 208
 720:	8a 33       	cpi	r24, 0x3A	; 58
 722:	0c f0       	brlt	.+2      	; 0x726 <itoa+0x2a>
 724:	89 5d       	subi	r24, 0xD9	; 217
 726:	81 93       	st	Z+, r24
 728:	cb 01       	movw	r24, r22
 72a:	00 97       	sbiw	r24, 0x00	; 0
 72c:	a9 f7       	brne	.-22     	; 0x718 <itoa+0x1c>
 72e:	16 f4       	brtc	.+4      	; 0x734 <itoa+0x38>
 730:	5d e2       	ldi	r21, 0x2D	; 45
 732:	51 93       	st	Z+, r21
 734:	10 82       	st	Z, r1
 736:	c9 01       	movw	r24, r18
 738:	08 c0       	rjmp	.+16     	; 0x74a <strrev>

0000073a <__mulhi_const_10>:
 73a:	7a e0       	ldi	r23, 0x0A	; 10
 73c:	97 9f       	mul	r25, r23
 73e:	90 2d       	mov	r25, r0
 740:	87 9f       	mul	r24, r23
 742:	80 2d       	mov	r24, r0
 744:	91 0d       	add	r25, r1
 746:	11 24       	eor	r1, r1
 748:	08 95       	ret

0000074a <strrev>:
 74a:	dc 01       	movw	r26, r24
 74c:	fc 01       	movw	r30, r24
 74e:	67 2f       	mov	r22, r23
 750:	71 91       	ld	r23, Z+
 752:	77 23       	and	r23, r23
 754:	e1 f7       	brne	.-8      	; 0x74e <strrev+0x4>
 756:	32 97       	sbiw	r30, 0x02	; 2
 758:	04 c0       	rjmp	.+8      	; 0x762 <strrev+0x18>
 75a:	7c 91       	ld	r23, X
 75c:	6d 93       	st	X+, r22
 75e:	70 83       	st	Z, r23
 760:	62 91       	ld	r22, -Z
 762:	ae 17       	cp	r26, r30
 764:	bf 07       	cpc	r27, r31
 766:	c8 f3       	brcs	.-14     	; 0x75a <strrev+0x10>
 768:	08 95       	ret

0000076a <_exit>:
 76a:	f8 94       	cli

0000076c <__stop_program>:
 76c:	ff cf       	rjmp	.-2      	; 0x76c <__stop_program>
