Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 14 20:43:41 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.597        0.000                      0                   78        0.201        0.000                      0                   78        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.597        0.000                      0                   78        0.201        0.000                      0                   78        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 A/left_motor_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 5.234ns (63.264%)  route 3.039ns (36.736%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.539     5.060    A/CLK
    SLICE_X13Y76         FDPE                                         r  A/left_motor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.516 r  A/left_motor_reg[7]/Q
                         net (fo=2, routed)           0.603     6.119    A/m0/pwm_0/Q[1]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[10])
                                                      3.656     9.775 r  A/m0/pwm_0/count_duty0/P[10]
                         net (fo=2, routed)           1.007    10.781    A/m0/pwm_0/count_duty0_n_95
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124    10.905 r  A/m0/pwm_0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.905    A/m0/pwm_0/PWM0_carry_i_8_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.437 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.437    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.551    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  A/m0/pwm_0/PWM0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    A/m0/pwm_0/PWM0_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  A/m0/pwm_0/PWM0_carry__2/CO[3]
                         net (fo=1, routed)           0.767    12.546    A/m0/pwm_0/PWM0_carry__2_n_0
    SLICE_X13Y80         LUT2 (Prop_lut2_I1_O)        0.124    12.670 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=2, routed)           0.663    13.333    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X13Y84         FDCE                                         r  A/m0/pwm_0/PWM_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.434    14.775    A/m0/pwm_0/CLK
    SLICE_X13Y84         FDCE                                         r  A/m0/pwm_0/PWM_reg_lopt_replica/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y84         FDCE (Setup_fdce_C_D)       -0.081    14.931    A/m0/pwm_0/PWM_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 A/left_motor_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 5.234ns (64.745%)  route 2.850ns (35.255%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.539     5.060    A/CLK
    SLICE_X13Y76         FDPE                                         r  A/left_motor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.516 r  A/left_motor_reg[7]/Q
                         net (fo=2, routed)           0.603     6.119    A/m0/pwm_0/Q[1]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[7]_P[10])
                                                      3.656     9.775 r  A/m0/pwm_0/count_duty0/P[10]
                         net (fo=2, routed)           1.007    10.781    A/m0/pwm_0/count_duty0_n_95
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124    10.905 r  A/m0/pwm_0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.905    A/m0/pwm_0/PWM0_carry_i_8_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.437 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.437    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.551    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  A/m0/pwm_0/PWM0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    A/m0/pwm_0/PWM0_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  A/m0/pwm_0/PWM0_carry__2/CO[3]
                         net (fo=1, routed)           0.767    12.546    A/m0/pwm_0/PWM0_carry__2_n_0
    SLICE_X13Y80         LUT2 (Prop_lut2_I1_O)        0.124    12.670 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=2, routed)           0.473    13.144    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X13Y84         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.434    14.775    A/m0/pwm_0/CLK
    SLICE_X13Y84         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y84         FDCE (Setup_fdce_C_D)       -0.067    14.945    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 3.456ns (55.187%)  route 2.806ns (44.813%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.320 r  A/m0/pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.320    A/m0/pwm_0/count_reg[28]_i_1_n_6
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.430    14.771    A/m0/pwm_0/CLK
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.448ns (55.130%)  route 2.806ns (44.870%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.312 r  A/m0/pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.312    A/m0/pwm_0/count_reg[28]_i_1_n_4
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.430    14.771    A/m0/pwm_0/CLK
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.372ns (54.578%)  route 2.806ns (45.422%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.236 r  A/m0/pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.236    A/m0/pwm_0/count_reg[28]_i_1_n_5
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.430    14.771    A/m0/pwm_0/CLK
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.352ns (54.430%)  route 2.806ns (45.570%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.216 r  A/m0/pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.216    A/m0/pwm_0/count_reg[28]_i_1_n_7
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.430    14.771    A/m0/pwm_0/CLK
    SLICE_X12Y81         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 3.339ns (54.334%)  route 2.806ns (45.666%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.203 r  A/m0/pwm_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.203    A/m0/pwm_0/count_reg[24]_i_1_n_6
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429    14.770    A/m0/pwm_0/CLK
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[25]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X12Y80         FDCE (Setup_fdce_C_D)        0.109    15.116    A/m0/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 3.331ns (54.274%)  route 2.806ns (45.726%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.195 r  A/m0/pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.195    A/m0/pwm_0/count_reg[24]_i_1_n_4
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429    14.770    A/m0/pwm_0/CLK
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X12Y80         FDCE (Setup_fdce_C_D)        0.109    15.116    A/m0/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 3.255ns (53.701%)  route 2.806ns (46.299%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.119 r  A/m0/pwm_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.119    A/m0/pwm_0/count_reg[24]_i_1_n_5
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429    14.770    A/m0/pwm_0/CLK
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[26]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X12Y80         FDCE (Setup_fdce_C_D)        0.109    15.116    A/m0/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 3.235ns (53.548%)  route 2.806ns (46.452%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.537     5.058    A/m0/pwm_0/CLK
    SLICE_X12Y75         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.576 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.998     6.574    A/m0/pwm_0/count_reg[6]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.698 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.698    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.231 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    A/m0/pwm_0/count1_carry_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.348    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.465    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.622 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.799     9.421    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X12Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.753 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.753    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.295    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.099 r  A/m0/pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.099    A/m0/pwm_0/count_reg[24]_i_1_n_7
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429    14.770    A/m0/pwm_0/CLK
    SLICE_X12Y80         FDCE                                         r  A/m0/pwm_0/count_reg[24]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X12Y80         FDCE (Setup_fdce_C_D)        0.109    15.116    A/m0/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  4.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    B/clk1/out_clk_reg_0
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  B/clk1/cnt_reg[6]/Q
                         net (fo=7, routed)           0.096     1.705    B/clk1/cnt_reg[6]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  B/clk1/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.750    B/clk1/out_clk_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  B/clk1/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.957    B/clk1/out_clk_reg_0
    SLICE_X9Y62          FDRE                                         r  B/clk1/out_clk_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.091     1.548    B/clk1/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 B/u1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.475    B/u1/CLK
    SLICE_X3Y90          FDCE                                         r  B/u1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  B/u1/count_reg[5]/Q
                         net (fo=11, routed)          0.163     1.780    B/u1/count_reg_n_0_[5]
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  B/u1/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    B/u1/count[8]_i_1__0_n_0
    SLICE_X4Y90          FDCE                                         r  B/u1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.988    B/u1/CLK
    SLICE_X4Y90          FDCE                                         r  B/u1/count_reg[8]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.092     1.602    B/u1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.755%)  route 0.159ns (43.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    B/clk1/out_clk_reg_0
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 f  B/clk1/cnt_reg[5]/Q
                         net (fo=7, routed)           0.159     1.767    B/clk1/cnt_reg[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    B/clk1/p_0_in[0]
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.959    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.582    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B/clk1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.160     1.769    B/clk1/cnt_reg[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  B/clk1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    B/clk1/p_0_in[2]
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.959    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.566    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.303%)  route 0.162ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B/clk1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.162     1.771    B/clk1/cnt_reg[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    B/clk1/p_0_in[1]
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.959    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.120     1.565    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.664%)  route 0.180ns (46.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B/clk1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.180     1.790    B/clk1/cnt_reg[3]
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  B/clk1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    B/clk1/p_0_in[5]
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.957    B/clk1/out_clk_reg_0
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121     1.580    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.390%)  route 0.182ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B/clk1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.182     1.792    B/clk1/cnt_reg[3]
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.837    B/clk1/p_0_in[4]
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.957    B/clk1/out_clk_reg_0
    SLICE_X8Y62          FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.120     1.579    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B/clk1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.173     1.782    B/clk1/cnt_reg[3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  B/clk1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    B/clk1/p_0_in[3]
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.959    B/clk1/out_clk_reg_0
    SLICE_X8Y61          FDRE                                         r  B/clk1/cnt_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.566    B/clk1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  stop_reg/Q
                         net (fo=2, routed)           0.177     1.785    B/u2/stop
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  B/u2/stop_i_1/O
                         net (fo=1, routed)           0.000     1.830    B_n_1
    SLICE_X12Y63         FDRE                                         r  stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.828     1.956    clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  stop_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X12Y63         FDRE (Hold_fdre_C_D)         0.120     1.563    stop_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.555     1.438    A/m0/pwm_0/CLK
    SLICE_X12Y79         FDCE                                         r  A/m0/pwm_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  A/m0/pwm_0/count_reg[23]/Q
                         net (fo=3, routed)           0.149     1.751    A/m0/pwm_0/count_reg[23]
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  A/m0/pwm_0/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.796    A/m0/pwm_0/count[20]_i_2_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.860 r  A/m0/pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    A/m0/pwm_0/count_reg[20]_i_1_n_4
    SLICE_X12Y79         FDCE                                         r  A/m0/pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.822     1.950    A/m0/pwm_0/CLK
    SLICE_X12Y79         FDCE                                         r  A/m0/pwm_0/count_reg[23]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X12Y79         FDCE (Hold_fdce_C_D)         0.134     1.572    A/m0/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76   A/left_motor_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76   A/left_motor_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y74   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y77   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y77   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y77   A/m0/pwm_0/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    B/u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    B/u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    B/u1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    B/u1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    B/u1/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    B/u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    B/u1/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90    B/u1/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y78   A/m0/pwm_0/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y78   A/m0/pwm_0/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y78   A/m0/pwm_0/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y78   A/m0/pwm_0/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y81   A/m0/pwm_0/count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y81   A/m0/pwm_0/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   A/m0/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y81   A/m0/pwm_0/count_reg[30]/C



