#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: DESKTOP-098QPET

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd":17:7:17:19|Top entity is set to sha256_system.
File E:\LiberoProjects\sha256_project\hdl\limiter_1cycle.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\reg_17x32.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\reg1_highonly.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\mux_9_1.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\reg_1x32.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\zero_concat.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\misc.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\usram_128to9216x8.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\hdl\gv_sha256.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\SHA256_BLOCK\SHA256_BLOCK.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\reg9_1x32\reg9_1x32.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\SHA256_Module\SHA256_Module.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd changed - recompiling
File E:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd changed - recompiling
VHDL syntax check successful!
File E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd":17:7:17:19|Synthesizing work.sha256_system.rtl 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd":22:7:22:22|Synthesizing work.sha256_system_sb.rtl 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd":17:7:17:26|Synthesizing work.sha256_system_sb_mss.rtl 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.sha256_system_sb_mss.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":8:7:8:35|Synthesizing work.sha256_system_sb_fabosc_0_osc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sha256_system_sb_fabosc_0_osc.def_arch
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":15:10:15:19|XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Pruning register count_ddr_2(13 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_rcosc_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_q1_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning register count_sdif0_enable_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning register count_ddr_enable_3  
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning register release_ext_reset  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning register EXT_RESET_OUT_int  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning register sm2_state(2 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_q1  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_clk_base  
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd":33:7:33:52|Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_coreahblsram.translated 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":33:7:33:50|Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_sramctrlif.translated 
@N: CD364 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":386:12:386:30|Removed redundant assignment
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":148:10:148:28|Signal u_ahbsram_wdata_upd is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":159:11:159:31|Signal ram_rdata_usram_xhdl1 is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":161:10:161:19|Signal u_busy_all is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":162:10:162:21|Signal u_busy_all_0 is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":163:10:163:21|Signal u_busy_all_1 is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":164:10:164:21|Signal u_busy_all_2 is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":165:10:165:21|Signal u_busy_all_3 is undriven 
@W: CD638 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":166:10:166:19|Signal l_busy_all is undriven 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":31:7:31:60|Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_lsram_2048to139264x8.translated 
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":276:12:276:14|Signal clk in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":276:17:276:25|Signal writedata in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":276:28:276:33|Signal resetn in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":276:36:276:43|Signal ckrdaddr in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":276:46:276:53|Signal readaddr in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:3:277:12|Signal readdata10 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:15:277:24|Signal readdata11 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:27:277:36|Signal readdata12 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:39:277:48|Signal readdata13 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:51:277:60|Signal readdata14 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:63:277:72|Signal readdata15 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:75:277:77|Signal wen in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:80:277:89|Signal readdata16 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":277:92:277:101|Signal readdata17 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":278:3:278:11|Signal readdata0 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":278:14:278:22|Signal readdata1 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":278:25:278:33|Signal readdata2 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":278:36:278:44|Signal readdata3 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":278:47:278:55|Signal readdata4 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":279:3:279:11|Signal readdata5 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":279:14:279:22|Signal readdata6 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":279:25:279:33|Signal readdata7 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":279:36:279:44|Signal readdata8 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":280:3:280:11|Signal readdata9 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":280:14:280:22|Signal writeaddr in the sensitivity list is not used in the process
@W: CD280 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":62:13:62:19|Unbound component RAM1K18 mapped to black box
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":62:13:62:19|Synthesizing coreahblsram_lib.ram1k18.syn_black_box 
Post processing for coreahblsram_lib.ram1k18.syn_black_box
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_lsram_2048to139264x8.translated
@W: CL169 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":263:6:263:7|Pruning register ckRdAddr_3(15 downto 9)  
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_sramctrlif.translated
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":165:10:165:21|u_BUSY_all_3 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":164:10:164:21|u_BUSY_all_2 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":163:10:163:21|u_BUSY_all_1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":162:10:162:21|u_BUSY_all_0 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":33:7:33:16|Synthesizing coreahblsram_lib.ahblsramif.translated 
Post processing for coreahblsram_lib.ahblsramif.translated
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":186:6:186:7|Pruning register HREADYIN_d_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":186:6:186:7|Pruning register HSEL_d_3  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":186:6:186:7|Pruning register HTRANS_d_3(1 downto 0)  
@W: CL169 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":186:6:186:7|Pruning register HWDATA_d_4(31 downto 0)  
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_coreahblsram.translated
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
@W: CD604 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
@W: CD604 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd":8:7:8:33|Synthesizing work.sha256_system_sb_ccc_0_fccc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sha256_system_sb_ccc_0_fccc.def_arch
Post processing for work.sha256_system_sb.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\SHA256_Module\SHA256_Module.vhd":17:7:17:19|Synthesizing work.sha256_module.rtl 
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\zero_concat.vhd":23:7:23:17|Synthesizing work.zero_concat.architecture_zero_concat 
Post processing for work.zero_concat.architecture_zero_concat
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\SHA256_BLOCK\SHA256_BLOCK.vhd":17:7:17:18|Synthesizing work.sha256_block.rtl 
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":33:7:33:23|Synthesizing work.sha256_controller.architecture_sha256_controller 
@N: CD231 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":67:20:67:21|Using onehot encoding for type state_type (wait_data="100000")
@W: CG296 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":120:4:120:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":185:38:185:44|Referenced variable counter is not in sensitivity list
Post processing for work.sha256_controller.architecture_sha256_controller
@W: CL117 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Latch generated from process for signal bytes_sel; possible missing assignment in an if or case statement.
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\reg_17x32.vhd":23:7:23:15|Synthesizing work.reg_17x32.architecture_reg_17x32 
Post processing for work.reg_17x32.architecture_reg_17x32
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\limiter_1cycle.vhd":22:7:22:20|Synthesizing work.limiter_1cycle.architecture_limiter_1cycle 
Post processing for work.limiter_1cycle.architecture_limiter_1cycle
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\gv_sha256.vhd":80:7:80:15|Synthesizing work.gv_sha256.rtl 
@W: CD638 :"E:\LiberoProjects\sha256_project\hdl\gv_sha256.vhd":156:11:156:18|Signal pad_data is undriven 
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_Ki_rom.vhd":56:7:56:19|Synthesizing work.sha256_ki_rom.behavioral 
Post processing for work.sha256_ki_rom.behavioral
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_Kt_rom.vhd":59:7:59:19|Synthesizing work.sha256_kt_rom.behavioral 
Post processing for work.sha256_kt_rom.behavioral
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_regs.vhd":55:7:55:17|Synthesizing work.sha256_regs.rtl 
Post processing for work.sha256_regs.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_hash_core.vhd":60:7:60:22|Synthesizing work.sha256_hash_core.rtl 
Post processing for work.sha256_hash_core.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd":54:7:54:20|Synthesizing work.sha256_msg_sch.rtl 
Post processing for work.sha256_msg_sch.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_padding.vhd":58:7:58:20|Synthesizing work.sha256_padding.rtl 
Post processing for work.sha256_padding.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":250:7:250:20|Synthesizing work.sha256_control.rtl 
@N: CD231 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":283:31:283:32|Using onehot encoding for type hash_toplevel_control (st_reset="1000000")
@W: CD604 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":551:12:551:25|OTHERS clause is not synthesized 
@W: CD434 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":426:86:426:94|Signal sha_reset in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":578:44:578:55|Signal padding_next in the sensitivity list is not used in the process
@W: CD434 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":578:66:578:75|Signal one_insert in the sensitivity list is not used in the process
Post processing for work.sha256_control.rtl
Post processing for work.gv_sha256.rtl
Post processing for work.sha256_block.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\component\work\reg9_1x32\reg9_1x32.vhd":17:7:17:15|Synthesizing work.reg9_1x32.rtl 
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\reg_1x32.vhd":23:7:23:14|Synthesizing work.reg_1x32.architecture_reg_1x32 
Post processing for work.reg_1x32.architecture_reg_1x32
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\mux_9_1.vhd":23:7:23:13|Synthesizing work.mux_9_1.architecture_mux_9_1 
Post processing for work.mux_9_1.architecture_mux_9_1
Post processing for work.reg9_1x32.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\reg1_highonly.vhd":25:7:25:19|Synthesizing work.reg1_highonly.architecture_reg1_highonly 
Post processing for work.reg1_highonly.architecture_reg1_highonly
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":191:10:191:13|Synthesizing smartfusion2.and2.syn_black_box 
Post processing for smartfusion2.and2.syn_black_box
Post processing for work.sha256_module.rtl
@N: CD630 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":10:7:10:21|Synthesizing work.ahb_slave_dummy.behaviour 
@W: CD604 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":128:16:128:29|OTHERS clause is not synthesized 
Post processing for work.ahb_slave_dummy.behaviour
Post processing for work.sha256_system.rtl
@N: CL201 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":69:4:69:5|Trying to extract state machine for register FSM
Extracted state machine for register FSM
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":15:4:15:8|Input port bits 31 to 11 of haddr(31 downto 0) are unused 
@W: CL246 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":15:4:15:8|Input port bits 1 to 0 of haddr(31 downto 0) are unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd":23:4:23:9|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL189 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":384:8:384:9|Register bit msg_bit_cnt_reg(0) is always 0, optimizing ...
@W: CL189 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":384:8:384:9|Register bit msg_bit_cnt_reg(1) is always 0, optimizing ...
@W: CL189 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":384:8:384:9|Register bit msg_bit_cnt_reg(2) is always 0, optimizing ...
@W: CL279 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":384:8:384:9|Pruning register bits 2 to 0 of msg_bit_cnt_reg(63 downto 0)  
@N: CL201 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":354:8:354:9|Trying to extract state machine for register hash_control_st_reg
Extracted state machine for register hash_control_st_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL249 :"E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd":354:8:354:9|Initial value is not supported on state machine hash_control_st_reg
@N: CL135 :"E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd":122:8:122:9|Found seqShift r2, depth=8, width=32
@N: CL135 :"E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd":122:8:122:9|Found seqShift r10, depth=5, width=32
@W: CL190 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":247:8:247:9|Optimizing register bit counter(4) to a constant 0
@W: CL260 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":247:8:247:9|Pruning register bit 4 of counter(4 downto 0)  
@N: CL201 :"E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd":82:8:82:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 16 to 2 of sdataready(16 downto 0) are unused 
@W: CL246 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 16 to 2 of shresp(16 downto 0) are unused 
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":186:8:186:17|Input HRDATA_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":187:8:187:20|Input HREADYOUT_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":188:8:188:16|Input HRESP_S10 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":252:8:252:17|Input HRDATA_S16 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":253:8:253:20|Input HREADYOUT_S16 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":254:8:254:16|Input HRESP_S16 is unused
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":212:6:212:7|Trying to extract state machine for register ahbcurr_state
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd":85:6:85:9|Input BUSY is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":45:6:45:14|Input writeData is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":52:6:52:8|Input wen is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":53:6:53:8|Input ren is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":54:6:54:14|Input writeAddr is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":55:6:55:13|Input readAddr is unused
@N: CL201 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":191:6:191:7|Trying to extract state machine for register sramcurr_state
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd":55:6:55:17|Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused 
@W: CL246 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd":57:6:57:10|Input port bits 31 to 20 of haddr(31 downto 0) are unused 
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused
@W: CL159 :"E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 128MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Jun 09 02:51:34 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
File E:\LiberoProjects\sha256_project\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 09 02:51:34 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Jun 09 02:51:34 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
File E:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 09 02:51:36 2017

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
@L: E:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt 
Printing clock  summary report in "E:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 127MB)

@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5322:4:5322:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5268:4:5268:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5214:4:5214:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5160:4:5160:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5106:4:5106:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5052:4:5052:16|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4944:4:4944:15|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4890:4:4890:15|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4836:4:4836:15|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4782:4:4782:15|Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_7(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_6(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_5(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_4(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_3(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_2(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_1(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_8(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance data_available of view:PrimLib.sdffrse(prim) in hierarchy view:work.reg_1x32_0(architecture_reg_1x32) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4238:4:4238:16|Removing instance masterstage_1 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4311:4:4311:16|Removing instance masterstage_2 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4384:4:4384:16|Removing instance masterstage_3 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4998:4:4998:16|Removing instance slavestage_10 of view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3299:3:3299:9|Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3335:3:3335:9|Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3371:3:3371:9|Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3407:3:3407:9|Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3443:3:3443:9|Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3479:3:3479:9|Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3515:3:3515:9|Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3551:3:3551:9|Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3587:3:3587:8|Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3623:3:3623:8|Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3659:3:3659:8|Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3695:3:3695:8|Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3731:3:3731:8|Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3767:3:3767:8|Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3803:3:3803:8|Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3839:3:3839:8|Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3875:3:3875:8|Removing sequential instance block1 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3911:3:3911:8|Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3299:3:3299:9|Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3335:3:3335:9|Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3371:3:3371:9|Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3407:3:3407:9|Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3443:3:3443:9|Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3479:3:3479:9|Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3515:3:3515:9|Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3551:3:3551:9|Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3587:3:3587:8|Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3623:3:3623:8|Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3659:3:3659:8|Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3695:3:3695:8|Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3731:3:3731:8|Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3767:3:3767:8|Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3803:3:3803:8|Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3839:3:3839:8|Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3875:3:3875:8|Removing sequential instance block1 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3911:3:3911:8|Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3299:3:3299:9|Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3335:3:3335:9|Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3371:3:3371:9|Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3407:3:3407:9|Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3443:3:3443:9|Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3479:3:3479:9|Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3515:3:3515:9|Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3551:3:3551:9|Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3587:3:3587:8|Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3623:3:3623:8|Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3659:3:3659:8|Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3695:3:3695:8|Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3731:3:3731:8|Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3767:3:3767:8|Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3803:3:3803:8|Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3839:3:3839:8|Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3875:3:3875:8|Removing sequential instance block1 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3911:3:3911:8|Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3299:3:3299:9|Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3335:3:3335:9|Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3371:3:3371:9|Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3407:3:3407:9|Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3443:3:3443:9|Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3479:3:3479:9|Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3515:3:3515:9|Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3551:3:3551:9|Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3587:3:3587:8|Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3623:3:3623:8|Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3659:3:3659:8|Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3695:3:3695:8|Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3731:3:3731:8|Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3767:3:3767:8|Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3803:3:3803:8|Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3839:3:3839:8|Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3875:3:3875:8|Removing sequential instance block1 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd":3911:3:3911:8|Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd":186:6:186:7|Removing sequential instance HADDR_d[19:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd":186:6:186:7|Removing sequential instance HSIZE_d[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN115 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":137:4:137:16|Removing instance slave_arbiter of view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] of view:PrimLib.statemachine(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_3_0(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@W: MT462 :"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Net SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un1_state_1 appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=69  set on top level netlist sha256_system

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 156MB)



@S |Clock Summary
*****************

Start                                                  Requested     Requested     Clock        Clock              
Clock                                                  Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------------
System                                                 100.0 MHz     10.000        system       system_clkgroup    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
===================================================================================================================

@W: MT532 :"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Found signal identified as System clock which controls 1 sequential elements including SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.bytes_sel.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 2206 sequential elements including AHB_slave_dummy_0.ready. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\LiberoProjects\sha256_project\synthesis\sha256_system.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 156MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 09 02:51:38 2017

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: MO171 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance sha256_system_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@N: BN362 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\sramctrlif.vhd":393:6:393:7|Removing sequential instance sram_ren_d of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_SramCtrlIf(translated) because there are no references to its outputs 
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_7.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_7.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_6.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_6.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_5.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_5.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_4.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_4.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_3.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_3.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_2.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_2.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_1.ren_pos
@W: BN132 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_1.ren_pos,  because it is equivalent to instance SHA256_Module_0.reg9_1x32_0.reg_1x32_0.ren_pos

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Net SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un1_state_1 appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

Encoding state machine FSM[0:2] (view:work.AHB_slave_dummy(behaviour))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_waddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_waddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_waddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_waddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_raddr[4] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_raddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_raddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_raddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd":69:4:69:5|Removing sequential instance lsram_raddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":155:34:155:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H7[31:0] from Inst_sha256_regs.un1_sum7[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":154:34:154:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H6[31:0] from Inst_sha256_regs.un1_sum6[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":153:34:153:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H5[31:0] from Inst_sha256_regs.un1_sum5[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":152:34:152:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H4[31:0] from Inst_sha256_regs.un1_sum4[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":151:34:151:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H3[31:0] from Inst_sha256_regs.un1_sum3[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":150:34:150:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H2[31:0] from Inst_sha256_regs.un1_sum2[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":149:34:149:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H1[31:0] from Inst_sha256_regs.un1_sum1[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd":148:34:148:35|Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H0[31:0] from Inst_sha256_regs.un1_sum0[31:0] 
Encoding state machine hash_control_st_reg[0:6] (view:work.sha256_control(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
@N:"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Found counter in view:work.sha256_control(rtl) inst st_cnt_reg[6:0]
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_msg_sch.vhd":145:26:145:27|Found addmux in view:work.sha256_msg_sch(rtl) inst next_r0[31:0] from sum0[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_hash_core.vhd":151:32:151:33|Found addmux in view:work.sha256_hash_core(rtl) inst next_reg_a[31:0] from sum0[31:0] 
@N: FX404 :"e:\liberoprojects\sha256_project\hdl\sha256_hash_core.vhd":155:32:155:33|Found addmux in view:work.sha256_hash_core(rtl) inst next_reg_e[31:0] from sum2[31:0] 
Encoding state machine state[0:5] (view:work.sha256_controller(architecture_sha256_controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":236:8:236:9|Found counter in view:work.sha256_controller(architecture_sha256_controller) inst blocks_counter[31:0]
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@W: MO160 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
Encoding state machine ahbcurr_state[0:2] (view:coreahblsram_lib.AHBLSramIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[0:2] (view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_SramCtrlIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[7] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 158MB)

@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[32] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[33] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[34] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[35] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[36] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[37] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[38] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[39] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[40] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[41] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[42] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[43] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[44] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[45] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[46] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[47] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[48] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[49] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[50] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[51] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[52] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[53] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[54] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[55] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[56] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[57] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[58] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[59] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[60] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[61] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[62] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[63] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[2] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[3] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[5] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[7] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[10] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[11] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[12] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[13] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[14] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[15] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[16] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[17] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[18] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[19] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[22] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[23] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[24] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[25] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[26] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[27] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[3] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Removing sequential instance SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.raddr_pos[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[31] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[30] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[29] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[28] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[27] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[26] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[25] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[24] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[23] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[22] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[21] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[20] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[19] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[18] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[17] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[16] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[15] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[14] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[13] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[12] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[11] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[10] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[7] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[5] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd":47:4:47:5|Removing sequential instance SHA256_Module_0.reg9_1x32_0.reg_1x32_8.line[3] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 159MB)

@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 165MB)

@W: BN132 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[10],  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6]
@N: BN362 :"e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 165MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 165MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 165MB)

@N: MO106 :"e:\liberoprojects\sha256_project\hdl\sha256_kt_rom.vhd":78:14:78:15|Found ROM, 'SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_kt_rom.next_rout[31:0]', 63 words by 32 bits 

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 165MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 197MB peak: 199MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -4.93ns		2778 /      2012
   2		0h:00m:07s		    -4.93ns		2212 /      2012
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Instance "SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[1]" with 124 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Instance "SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[2]" with 120 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Instance "SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[0]" with 137 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Instance "SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.raddr_pos[0]" with 256 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\reg_17x32.vhd":124:4:124:5|Instance "SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.raddr_pos[1]" with 128 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Instance "SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[4]" with 141 loads replicated 3 times to improve timing 
@N: FX271 :"e:\liberoprojects\sha256_project\hdl\sha256_control.vhd":397:8:397:9|Instance "SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[3]" with 93 loads replicated 3 times to improve timing 
Timing driven replication report
Added 21 Registers via timing driven replication
Added 0 LUTs via timing driven replication



   3		0h:00m:09s		    -4.93ns		2174 /      2033


   4		0h:00m:09s		    -4.93ns		2174 /      2033
@N: FP130 |Promoting Net sha256_system_sb_0.MSS_READY on CLKINT  I_986 
@N: FP130 |Promoting Net SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un2_rst_n_i on CLKINT  I_987 
@N: FP130 |Promoting Net sha256_system_sb_0_POWER_ON_RESET_N on CLKINT  I_988 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 206MB peak: 208MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 208MB peak: 209MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 2034 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks =========================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       sha256_system_sb_0.CCC_0.GL0_INST     CLKINT                 2034       sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST
==================================================================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                                                         Drive Element Type     Fanout     Sample Instance                                                  Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un1_state_2_0_a3     CFG2                   1          SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.bytes_sel     No gated clock conversion method for cell cell:ACG4.SLE
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 209MB)

Writing Analyst data base E:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_m.srm
@W: MT462 :"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Net SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un1_state_2_0_a3 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 203MB peak: 209MB)

Writing EDIF Netlist and constraint files
@W: MT462 :"e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd":61:31:61:33|Net SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.un1_state_2_0_a3 appears to be an unidentified clock source. Assuming default frequency. 
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 204MB peak: 209MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 200MB peak: 209MB)

@W: MT246 :"e:\liberoprojects\sha256_project\component\work\sha256_system_sb\ccc_0\sha256_system_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sha256_system_sb_0.CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 09 02:51:51 2017
#


Top view:               sha256_system
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.730

                                                       Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                                         Frequency     Frequency      Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     85.3 MHz       10.000        11.730        -1.730     inferred     Inferred_clkgroup_0
System                                                 100.0 MHz     1029.4 MHz     10.000        0.971         9.029      system       system_clkgroup    
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                            Ending                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              System                                              |  10.000      9.029   |  No paths    -      |  No paths    -      |  No paths    -    
System                                              sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.317   |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  System                                              |  10.000      8.817   |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -1.730  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                                                                                                        Arrival           
Instance                                                                      Reference                                              Type        Pin                Net                                                       Time        Slack 
                                                                              Clock                                                                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[24]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     5.945       -1.730
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_TRANS1       sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     5.952       -0.877
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[27]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     5.961       -0.638
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[25]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     5.952       -0.558
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[26]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     5.932       -0.498
SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.raddr_pos_fast[0]                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  raddr_pos_fast[0]                                         0.094       0.282 
SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.line8[1]                           sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  SHA256_Module_0_data_available_lastbank_8                 0.094       0.389 
SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.state[1]                   sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  state[1]                                                  0.094       0.416 
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  SDATASELInt[10]                                           0.094       0.452 
SHA256_Module_0.SHA256_BLOCK_0.reg_17x32_0.raddr_pos_fast[1]                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  raddr_pos_fast[1]                                         0.094       0.507 
================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                             Required           
Instance                                                                   Reference                                              Type     Pin     Net          Time         Slack 
                                                                           Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2]      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[3]      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[4]      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5]      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6]      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS        sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHWRITE        sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_92_i_0     9.707        -1.730
AHB_slave_dummy_0.lsram_waddr[0]                                           sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_98_i_0     9.707        -1.230
AHB_slave_dummy_0.lsram_waddr[1]                                           sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_98_i_0     9.707        -1.230
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      11.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.729

    Number of logic level(s):                6
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2] / EN
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                         MSS_060     F_HM0_ADDR[24]     Out     5.945     5.945       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                            Net         -                  -       0.977     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        Y                  Out     0.143     7.064       -         
N_163                                                                                            Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        B                  In      -         7.734       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        Y                  Out     0.143     7.877       -         
N_149                                                                                            Net         -                  -       0.749     -           11        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        C                  In      -         8.626       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        Y                  Out     0.194     8.819       -         
MADDRREADY_5_iv_0_a2_0_bm[0]                                                                     Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        A                  In      -         9.303       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        Y                  Out     0.067     9.370       -         
N_171                                                                                            Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        A                  In      -         9.853       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        Y                  Out     0.067     9.920       -         
N_150                                                                                            Net         -                  -       0.548     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        B                  In      -         10.468      -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        Y                  Out     0.125     10.593      -         
N_92_i_0                                                                                         Net         -                  -       0.843     -           8         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2]                            SLE         EN                 In      -         11.436      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 11.730 is 6.977(59.5%) logic and 4.752(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      11.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.729

    Number of logic level(s):                6
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS / EN
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                         MSS_060     F_HM0_ADDR[24]     Out     5.945     5.945       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                            Net         -                  -       0.977     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        Y                  Out     0.143     7.064       -         
N_163                                                                                            Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        B                  In      -         7.734       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        Y                  Out     0.143     7.877       -         
N_149                                                                                            Net         -                  -       0.749     -           11        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        C                  In      -         8.626       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        Y                  Out     0.194     8.819       -         
MADDRREADY_5_iv_0_a2_0_bm[0]                                                                     Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        A                  In      -         9.303       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        Y                  Out     0.067     9.370       -         
N_171                                                                                            Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        A                  In      -         9.853       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        Y                  Out     0.067     9.920       -         
N_150                                                                                            Net         -                  -       0.548     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        B                  In      -         10.468      -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        Y                  Out     0.125     10.593      -         
N_92_i_0                                                                                         Net         -                  -       0.843     -           8         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                              SLE         EN                 In      -         11.436      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 11.730 is 6.977(59.5%) logic and 4.752(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      11.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.729

    Number of logic level(s):                6
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHWRITE / EN
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                         MSS_060     F_HM0_ADDR[24]     Out     5.945     5.945       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                            Net         -                  -       0.977     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        Y                  Out     0.143     7.064       -         
N_163                                                                                            Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        B                  In      -         7.734       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        Y                  Out     0.143     7.877       -         
N_149                                                                                            Net         -                  -       0.749     -           11        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        C                  In      -         8.626       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        Y                  Out     0.194     8.819       -         
MADDRREADY_5_iv_0_a2_0_bm[0]                                                                     Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        A                  In      -         9.303       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        Y                  Out     0.067     9.370       -         
N_171                                                                                            Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        A                  In      -         9.853       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        Y                  Out     0.067     9.920       -         
N_150                                                                                            Net         -                  -       0.548     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        B                  In      -         10.468      -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        Y                  Out     0.125     10.593      -         
N_92_i_0                                                                                         Net         -                  -       0.843     -           8         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHWRITE                              SLE         EN                 In      -         11.436      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 11.730 is 6.977(59.5%) logic and 4.752(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      11.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.729

    Number of logic level(s):                6
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] / EN
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                         MSS_060     F_HM0_ADDR[24]     Out     5.945     5.945       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                            Net         -                  -       0.977     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        Y                  Out     0.143     7.064       -         
N_163                                                                                            Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        B                  In      -         7.734       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        Y                  Out     0.143     7.877       -         
N_149                                                                                            Net         -                  -       0.749     -           11        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        C                  In      -         8.626       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        Y                  Out     0.194     8.819       -         
MADDRREADY_5_iv_0_a2_0_bm[0]                                                                     Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        A                  In      -         9.303       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        Y                  Out     0.067     9.370       -         
N_171                                                                                            Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        A                  In      -         9.853       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        Y                  Out     0.067     9.920       -         
N_150                                                                                            Net         -                  -       0.548     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        B                  In      -         10.468      -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        Y                  Out     0.125     10.593      -         
N_92_i_0                                                                                         Net         -                  -       0.843     -           8         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24]                           SLE         EN                 In      -         11.436      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 11.730 is 6.977(59.5%) logic and 4.752(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      11.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.729

    Number of logic level(s):                6
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6] / EN
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                         MSS_060     F_HM0_ADDR[24]     Out     5.945     5.945       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                            Net         -                  -       0.977     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_0_m3[24]               CFG3        Y                  Out     0.143     7.064       -         
N_163                                                                                            Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        B                  In      -         7.734       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_i_o2[8]                       CFG4        Y                  Out     0.143     7.877       -         
N_149                                                                                            Net         -                  -       0.749     -           11        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        C                  In      -         8.626       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_bm[0]            CFG4        Y                  Out     0.194     8.819       -         
MADDRREADY_5_iv_0_a2_0_bm[0]                                                                     Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        A                  In      -         9.303       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.MADDRREADY_5_iv_0_a2_0_ns[0]            CFG3        Y                  Out     0.067     9.370       -         
N_171                                                                                            Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        A                  In      -         9.853       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_m3             CFG3        Y                  Out     0.067     9.920       -         
N_150                                                                                            Net         -                  -       0.548     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        B                  In      -         10.468      -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_1_RNILRB31     CFG3        Y                  Out     0.125     10.593      -         
N_92_i_0                                                                                         Net         -                  -       0.843     -           8         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6]                            SLE         EN                 In      -         11.436      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 11.730 is 6.977(59.5%) logic and 4.752(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                           Arrival          
Instance                                                         Reference     Type               Pin        Net                                                    Time        Slack
                                                                 Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.bytes_sel     System        SLE                Q          bytes_sel                                              0.094       1.317
sha256_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       9.029
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                          Required          
Instance                                                                       Reference     Type     Pin     Net                Time         Slack
                                                                               Clock                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[31]     System        SLE      D       next_reg_a[31]     9.778        1.317
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[30]     System        SLE      D       next_reg_a[30]     9.778        1.537
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_e[31]     System        SLE      D       next_reg_e[31]     9.778        1.542
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[29]     System        SLE      D       next_reg_a[29]     9.778        1.551
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[28]     System        SLE      D       next_reg_a[28]     9.778        1.565
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[27]     System        SLE      D       next_reg_a[27]     9.778        1.579
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[26]     System        SLE      D       next_reg_a[26]     9.778        1.594
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[25]     System        SLE      D       next_reg_a[25]     9.778        1.608
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[24]     System        SLE      D       next_reg_a[24]     9.778        1.622
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[23]     System        SLE      D       next_reg_a[23]     9.778        1.636
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      8.461
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.317

    Number of logic level(s):                30
    Starting point:                          SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.bytes_sel / Q
    Ending point:                            SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
SHA256_Module_0.SHA256_BLOCK_0.sha256_controller_0.bytes_sel                              SLE      Q        Out     0.094     0.094       -         
bytes_sel                                                                                 Net      -        -       0.848     -           12        
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m1_e_4                   CFG4     C        In      -         0.943       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m1_e_4                   CFG4     Y        Out     0.182     1.125       -         
N_361                                                                                     Net      -        -       0.689     -           7         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_0_a2_2_d_0[15]     CFG2     A        In      -         1.814       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_0_a2_2_d_0[15]     CFG2     Y        Out     0.076     1.890       -         
W_out_2_0_a2_2_d_1[15]                                                                    Net      -        -       0.483     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_o2_4[8]          CFG4     C        In      -         2.373       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_o2_4[8]          CFG4     Y        Out     0.182     2.555       -         
N_90                                                                                      Net      -        -       0.689     -           7         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_1_RNO[9]         CFG4     D        In      -         3.244       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_1_RNO[9]         CFG4     Y        Out     0.250     3.494       -         
N_262                                                                                     Net      -        -       0.483     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_1[9]             CFG4     C        In      -         3.977       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_1[9]             CFG4     Y        Out     0.182     4.160       -         
W_out_2_i_1[9]                                                                            Net      -        -       0.483     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_msg_sch.next_r0[9]                 CFG4     D        In      -         4.643       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_msg_sch.next_r0[9]                 CFG4     Y        Out     0.276     4.919       -         
Wt_data[9]                                                                                Net      -        -       0.548     -           2         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_9               ARI1     B        In      -         5.466       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_9               ARI1     FCO      Out     0.171     5.638       -         
sum3_cry_9                                                                                Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_10              ARI1     FCI      In      -         5.638       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_10              ARI1     FCO      Out     0.013     5.650       -         
sum3_cry_10                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_11              ARI1     FCI      In      -         5.650       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_11              ARI1     FCO      Out     0.013     5.663       -         
sum3_cry_11                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_12              ARI1     FCI      In      -         5.663       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_12              ARI1     FCO      Out     0.013     5.676       -         
sum3_cry_12                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_13              ARI1     FCI      In      -         5.676       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_13              ARI1     FCO      Out     0.013     5.688       -         
sum3_cry_13                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_14              ARI1     FCI      In      -         5.688       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_14              ARI1     FCO      Out     0.013     5.701       -         
sum3_cry_14                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_15              ARI1     FCI      In      -         5.701       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_15              ARI1     FCO      Out     0.013     5.714       -         
sum3_cry_15                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_16              ARI1     FCI      In      -         5.714       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_16              ARI1     FCO      Out     0.013     5.726       -         
sum3_cry_16                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_17              ARI1     FCI      In      -         5.726       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_17              ARI1     FCO      Out     0.013     5.739       -         
sum3_cry_17                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_18              ARI1     FCI      In      -         5.739       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_18              ARI1     FCO      Out     0.013     5.752       -         
sum3_cry_18                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_19              ARI1     FCI      In      -         5.752       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_19              ARI1     FCO      Out     0.013     5.765       -         
sum3_cry_19                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_20              ARI1     FCI      In      -         5.765       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_20              ARI1     FCO      Out     0.013     5.777       -         
sum3_cry_20                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_21              ARI1     FCI      In      -         5.777       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_21              ARI1     FCO      Out     0.013     5.790       -         
sum3_cry_21                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_22              ARI1     FCI      In      -         5.790       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_22              ARI1     FCO      Out     0.013     5.803       -         
sum3_cry_22                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_23              ARI1     FCI      In      -         5.803       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_23              ARI1     FCO      Out     0.013     5.815       -         
sum3_cry_23                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_24              ARI1     FCI      In      -         5.815       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_24              ARI1     FCO      Out     0.013     5.828       -         
sum3_cry_24                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_25              ARI1     FCI      In      -         5.828       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_25              ARI1     FCO      Out     0.013     5.841       -         
sum3_cry_25                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_26              ARI1     FCI      In      -         5.841       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_26              ARI1     FCO      Out     0.013     5.853       -         
sum3_cry_26                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_27              ARI1     FCI      In      -         5.853       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_27              ARI1     FCO      Out     0.013     5.866       -         
sum3_cry_27                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_28              ARI1     FCI      In      -         5.866       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_28              ARI1     FCO      Out     0.013     5.879       -         
sum3_cry_28                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_29              ARI1     FCI      In      -         5.879       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_29              ARI1     FCO      Out     0.013     5.891       -         
sum3_cry_29                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_30              ARI1     FCI      In      -         5.891       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_30              ARI1     FCO      Out     0.013     5.904       -         
sum3_cry_30                                                                               Net      -        -       0.000     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_s_31                ARI1     FCI      In      -         5.904       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_s_31                ARI1     S        Out     0.063     5.968       -         
sum3[31]                                                                                  Net      -        -       0.977     -           2         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.next_reg_a_s_31          ARI1     D        In      -         6.944       -         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.next_reg_a_s_31          ARI1     S        Out     0.545     7.490       -         
next_reg_a[31]                                                                            Net      -        -       0.971     -           1         
SHA256_Module_0.SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[31]                SLE      D        In      -         8.461       -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 8.683 is 2.511(28.9%) logic and 6.172(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 200MB peak: 209MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 200MB peak: 209MB)

---------------------------------------
Resource Usage Report for sha256_system 

Mapping to part: m2s060fbga484-1
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          4 uses
MSS_060         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           2 uses
CFG2           118 uses
CFG3           553 uses
CFG4           964 uses

Carry primitives used for arithmetic functions:
ARI1           677 uses


Sequential Cells: 
SLE            2034 uses

DSP Blocks:    0

I/O ports: 2
I/O primitives: 1
OUTBUF         1 use


Global Clock Buffers: 4


Total LUTs:    2314

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2034 + 0 + 0 + 0 = 2034;
Total number of LUTs after P&R:  2314 + 0 + 0 + 0 = 2314;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 59MB peak: 209MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Fri Jun 09 02:51:51 2017

###########################################################]
