// Seed: 1014163176
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12
);
  assign id_6 = -1 == -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    output uwire id_9,
    output wor id_10
);
  always @(*) release id_4;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_3,
      id_10,
      id_8,
      id_5,
      id_6,
      id_10,
      id_8,
      id_9
  );
endmodule
