
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:10: parameter 'FifoDepth' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:565: parameter 'I2C_INTR_STATE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:566: parameter 'I2C_INTR_ENABLE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:567: parameter 'I2C_INTR_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:568: parameter 'I2C_ALERT_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:569: parameter 'I2C_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:570: parameter 'I2C_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:571: parameter 'I2C_RDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:572: parameter 'I2C_FDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:573: parameter 'I2C_FIFO_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:574: parameter 'I2C_FIFO_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:575: parameter 'I2C_OVRD_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:576: parameter 'I2C_VAL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:577: parameter 'I2C_TIMING0_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:578: parameter 'I2C_TIMING1_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:579: parameter 'I2C_TIMING2_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:580: parameter 'I2C_TIMING3_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:581: parameter 'I2C_TIMING4_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:582: parameter 'I2C_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:583: parameter 'I2C_TARGET_ID_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:584: parameter 'I2C_ACQDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:585: parameter 'I2C_TXDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:586: parameter 'I2C_STRETCH_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:587: parameter 'I2C_HOST_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:590: parameter 'I2C_INTR_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:591: parameter 'I2C_INTR_TEST_FMT_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:592: parameter 'I2C_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:593: parameter 'I2C_INTR_TEST_FMT_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:594: parameter 'I2C_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:595: parameter 'I2C_INTR_TEST_NAK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:596: parameter 'I2C_INTR_TEST_SCL_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:597: parameter 'I2C_INTR_TEST_SDA_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:598: parameter 'I2C_INTR_TEST_STRETCH_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:599: parameter 'I2C_INTR_TEST_SDA_UNSTABLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:600: parameter 'I2C_INTR_TEST_TRANS_COMPLETE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:601: parameter 'I2C_INTR_TEST_TX_EMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:602: parameter 'I2C_INTR_TEST_TX_NONEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:603: parameter 'I2C_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:604: parameter 'I2C_INTR_TEST_ACQ_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:605: parameter 'I2C_INTR_TEST_ACK_STOP_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:606: parameter 'I2C_INTR_TEST_HOST_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:607: parameter 'I2C_ALERT_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:608: parameter 'I2C_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:609: parameter 'I2C_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:610: parameter 'I2C_STATUS_FMTEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:611: parameter 'I2C_STATUS_HOSTIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:612: parameter 'I2C_STATUS_TARGETIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:613: parameter 'I2C_STATUS_RXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:614: parameter 'I2C_STATUS_TXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:615: parameter 'I2C_STATUS_ACQEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:616: parameter 'I2C_RDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:617: parameter 'I2C_FIFO_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:618: parameter 'I2C_VAL_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:619: parameter 'I2C_ACQDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:649: parameter 'I2C_PERMIT' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:31: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top i2c -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top i2c

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] i2c.sv:7: compiling module 'i2c'
VERIFIC-INFO [VERI-1018] i2c_reg_top.sv:8: compiling module 'i2c_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=7)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VDB-1002] tlul_adapter_reg.sv:43: net 'malformed_meta_err' does not have a driver
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] i2c_core.sv:7: compiling module 'i2c_core'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] i2c_fsm.sv:7: compiling module 'i2c_fsm'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module i2c.
Importing module i2c_core.
Importing module i2c_fsm.
Importing module i2c_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Importing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=7).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \i2c
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \i2c
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=7).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module i2c_reg_top.
<suppressed ~2 debug messages>
Optimizing module i2c_fsm.
<suppressed ~34 debug messages>
Optimizing module i2c_core.
<suppressed ~5 debug messages>
Optimizing module i2c.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=7).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Deleting now unused module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
Deleting now unused module i2c_reg_top.
Deleting now unused module i2c_fsm.
Deleting now unused module i2c_core.
<suppressed ~157 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~53 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 334 unused cells and 6459 unused wires.
<suppressed ~1620 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module i2c...
Warning: Wire i2c.\cio_sda_o is used but has no driver.
Warning: Wire i2c.\cio_sda_en_o is used but has no driver.
Warning: Wire i2c.\cio_scl_o is used but has no driver.
Warning: Wire i2c.\cio_scl_en_o is used but has no driver.
Warning: Wire i2c.\u_reg.u_reg_if.malformed_meta_err is used but has no driver.
Found and reported 5 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~68 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_68$prim_fifo_sync.sv:141$6421.
Removed 1 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5858: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2527$2941 $flatten\u_reg.$verific$n2536$2950 $flatten\u_reg.$verific$n2539$2953 $flatten\u_reg.$verific$n2542$2956 $flatten\u_reg.$verific$n2548$2962 $flatten\u_reg.$verific$n2551$2965 $flatten\u_reg.$verific$n2554$2968 $flatten\u_reg.$verific$n2557$2971 $flatten\u_reg.$verific$n2560$2974 $flatten\u_reg.$verific$n2563$2977 $flatten\u_reg.$verific$n2566$2980 $flatten\u_reg.$verific$n2569$2983 $flatten\u_reg.$verific$n2572$2986 $flatten\u_reg.$verific$n2575$2989 $flatten\u_reg.$verific$n2578$2992 $flatten\u_reg.$verific$n2581$2995 $flatten\u_reg.$verific$n2587$3001 $flatten\u_reg.$verific$n2590$3004 $flatten\u_reg.$verific$n2592$3006 }
  Optimizing cells in module \i2c.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_txdata.$verific$qe_reg$prim_subreg.sv:67$6646 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$5970 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$5971 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$5972 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6769 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6768 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6767 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6777 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6757 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6778 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$6062 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6449 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6059 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6449 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6593 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6574 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$qe_reg$prim_subreg.sv:67$6533 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$5973 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5969 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_fbyte.$verific$qe_reg$prim_subreg.sv:67$6646 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6061 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6060 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3156 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6133 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6140 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6223 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6230 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2522 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2614 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2617 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_reg$i2c_fsm.sv:181$2530 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stop_det_reg$i2c_fsm.sv:273$2574 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2748 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$start_det_reg$i2c_fsm.sv:261$2569 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$sda_i_q_reg$i2c_fsm.sv:236$2558 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_i_q_reg$i2c_fsm.sv:236$2557 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_high_cnt_reg$i2c_fsm.sv:301$2592 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2541 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2563 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2608 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2612 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2553 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2536 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2587 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6399 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6406 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6309 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6316 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_nonempty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_trans_complete.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_stretch_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_unstable.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_scl_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_nak.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_host_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_acq_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$sda_rx_val_reg$i2c_core.sv:205$1375 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$scl_rx_val_reg$i2c_core.sv:205$1374 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$rx_watermark_q_reg$i2c_core.sv:242$1408 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6061 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6060 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6059 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$fmt_watermark_q_reg$i2c_core.sv:242$1407 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6449 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6449 ($aldff) from module i2c.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6466 ($aldff) from module i2c.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 8 unused cells and 68 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~5 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6593 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6574 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_fdata_fbyte.$verific$q_reg$prim_subreg.sv:72$6650 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_nakok.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_rcont.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_read.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_start.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fdata_stop.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_acqrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6574 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6574 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6593 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6593 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6593 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$q_reg[0]$prim_subreg.sv:72$6536 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6669 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6631 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6612 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6555 ($dlatch) from module i2c.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~69 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5858: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2953 $flatten\u_reg.$verific$n2542$2956 $flatten\u_reg.$verific$n2551$2965 $flatten\u_reg.$verific$n2557$2971 $flatten\u_reg.$verific$n2581$2995 $flatten\u_reg.$verific$n2587$3001 $flatten\u_reg.$verific$n2592$3006 }
  Optimizing cells in module \i2c.
Performed a total of 3 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6486 ($adff) from module i2c.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 36 unused cells and 126 unused wires.
<suppressed ~60 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1 debug messages>

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_tx.q).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6502 ($adff) from module i2c (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_acq.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6769 ($adff) from module i2c (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6768 ($adff) from module i2c (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6767 ($adff) from module i2c (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6777 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n182$6727, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6757 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n75$6707, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6778 ($adff) from module i2c (D = $flatten\u_reg.\u_reg_if.$verific$n248$6709, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_nonempty.d, Q = \u_reg.u_intr_state_tx_nonempty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.tx_empty.d, Q = \u_reg.u_intr_state_tx_empty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.trans_complete.d, Q = \u_reg.u_intr_state_trans_complete.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.stretch_timeout.d, Q = \u_reg.u_intr_state_stretch_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.sda_unstable.d, Q = \u_reg.u_intr_state_sda_unstable.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.sda_interference.d, Q = \u_reg.u_intr_state_sda_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.scl_interference.d, Q = \u_reg.u_intr_state_scl_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.nak.d, Q = \u_reg.u_intr_state_nak.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.host_timeout.d, Q = \u_reg.u_intr_state_host_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.fmt_watermark.d, Q = \u_reg.u_intr_state_fmt_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.fmt_overflow.d, Q = \u_reg.u_intr_state_fmt_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.acq_overflow.d, Q = \u_reg.u_intr_state_acq_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6519 ($adff) from module i2c (D = \i2c_core.hw2reg.intr_state.ack_stop.d, Q = \u_reg.u_intr_state_ack_stop.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3156 ($adff) from module i2c (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6133 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n125$6090, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6140 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n203$6096, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6223 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n125$6181, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6230 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n203$6187, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2522 ($adff) from module i2c (D = \i2c_core.u_i2c_fsm.tcount_d, Q = \i2c_core.u_i2c_fsm.tcount_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2614 ($adff) from module i2c (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_tx_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2617 ($adff) from module i2c (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_acq_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2541 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n933$2381, Q = \i2c_core.u_i2c_fsm.read_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2563 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1081$2262, Q = \i2c_core.u_i2c_fsm.no_stop).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2608 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1445$2408, Q = \i2c_core.u_i2c_fsm.input_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2612 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1088$2264, Q = \i2c_core.u_i2c_fsm.host_ack).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2553 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1044$2389, Q = \i2c_core.u_i2c_fsm.byte_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2536 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n886$2377, Q = \i2c_core.u_i2c_fsm.bit_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2587 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1159$2397, Q = \i2c_core.u_i2c_fsm.bit_idx).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6399 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n125$6356, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6406 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n203$6362, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6309 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n125$6267, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6316 ($adff) from module i2c (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n203$6273, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7751 ($adffe) from module i2c.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7751 ($adffe) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7750 ($adffe) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7749 ($adffe) from module i2c.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 38 unused cells and 36 unused wires.
<suppressed ~39 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~9 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5858: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2953 $flatten\u_reg.$verific$n2542$2956 $flatten\u_reg.$verific$n2551$2965 $flatten\u_reg.$verific$n2557$2971 $flatten\u_reg.$verific$n2581$2995 $flatten\u_reg.$verific$n2592$3006 }
  Optimizing cells in module \i2c.
Performed a total of 1 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell i2c.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6737 ($eq).
Removed top 31 bits (of 32) from port A of cell i2c.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7385 ($shl).
Removed top 28 bits (of 32) from port Y of cell i2c.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7385 ($shl).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_49$i2c_reg_top.sv:2668$5565 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_47$i2c_reg_top.sv:2667$5564 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_45$i2c_reg_top.sv:2666$5563 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_43$i2c_reg_top.sv:2665$5562 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_41$i2c_reg_top.sv:2664$5561 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_39$i2c_reg_top.sv:2663$5560 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_37$i2c_reg_top.sv:2662$5559 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_35$i2c_reg_top.sv:2661$5558 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_33$i2c_reg_top.sv:2660$5557 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_31$i2c_reg_top.sv:2659$5556 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_29$i2c_reg_top.sv:2658$5555 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_27$i2c_reg_top.sv:2657$5554 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_25$i2c_reg_top.sv:2656$5553 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_23$i2c_reg_top.sv:2655$5552 ($eq).
Removed top 4 bits (of 5) from port B of cell i2c.$flatten\u_reg.$verific$equal_21$i2c_reg_top.sv:2654$5551 ($eq).
Removed top 19 bits (of 20) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2515 ($sub).
Removed top 2 bits (of 4) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$inv_841$i2c_fsm.sv:1044$2524 ($not).
Removed top 30 bits (of 31) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2527 ($add).
Removed top 2 bits (of 3) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2532 ($sub).
Removed top 31 bits (of 32) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2752 ($lt).
Removed top 8 bits (of 9) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2549 ($sub).
Removed top 3 bits (of 4) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2581 ($add).
Removed top 31 bits (of 32) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2589 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$and_280$i2c_fsm.sv:305$2593 ($and).
Removed top 19 bits (of 20) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_383$i2c_fsm.sv:506$2629 ($eq).
Removed top 8 bits (of 9) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_388$i2c_fsm.sv:521$2633 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_438$i2c_fsm.sv:635$2644 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2690 ($eq).
Removed top 1 bits (of 2) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$and_844$i2c_fsm.sv:1044$2712 ($and).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6286 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6286 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6287 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6288 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6304 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6312 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6110 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6110 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6111 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6112 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6128 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6136 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6200 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6200 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6201 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6202 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6218 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6226 ($add).
Removed top 1 bits (of 7) from port A of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6376 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6376 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6377 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6378 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6394 ($add).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6402 ($add).
Removed top 6 bits (of 7) from port A of cell i2c.$flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1421 ($le).
Removed top 6 bits (of 7) from port B of cell i2c.$flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1409 ($le).
Removed top 2 bits (of 4) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1772$2419.
Removed top 4 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1915$2429.
Removed top 2 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n1984$2435.
Removed top 3 bits (of 5) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2146$2450.
Removed top 1 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2204$2456.
Removed top 1 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2216$2457.
Removed top 3 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2347$2472.
Removed top 1 bits (of 4) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2471$2486.
Removed top 3 bits (of 6) from wire i2c.$flatten\i2c_core.\u_i2c_fsm.$verific$n2507$2489.
Removed top 2 bits (of 4) from wire i2c.$flatten\u_reg.$verific$n1464$3010.
Removed top 3 bits (of 4) from wire i2c.$flatten\u_reg.$verific$n1480$3011.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c:
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6288 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6304 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6312 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6287 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6286 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6378 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6394 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6402 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6377 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6376 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2527 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2581 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2589 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2515 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2532 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2549 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6202 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6218 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6226 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6201 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6200 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6112 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6128 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6136 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6111 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6110 ($sub).
  merging $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6111 into $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6112.
  merging $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6201 into $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6202.
  merging $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6377 into $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6378.
  merging $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6287 into $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6288.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6200.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6136.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6226.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6218.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2549.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2532.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2515.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2589.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2581.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2527.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6376.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6128.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6402.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6394.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6286.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6110.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6312.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6304.
  creating $macc cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6378: $auto$alumacc.cc:365:replace_macc$7850
  creating $macc cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6202: $auto$alumacc.cc:365:replace_macc$7851
  creating $macc cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6112: $auto$alumacc.cc:365:replace_macc$7852
  creating $macc cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6288: $auto$alumacc.cc:365:replace_macc$7853
  creating $alu model for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1421 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1409 ($le): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2752 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2690 ($eq): merged with $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1409.
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2752: $auto$alumacc.cc:485:replace_alu$7857
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1409, $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2690: $auto$alumacc.cc:485:replace_alu$7862
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1421: $auto$alumacc.cc:485:replace_alu$7875
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6304: $auto$alumacc.cc:485:replace_alu$7884
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6312: $auto$alumacc.cc:485:replace_alu$7887
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6110: $auto$alumacc.cc:485:replace_alu$7890
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6286: $auto$alumacc.cc:485:replace_alu$7893
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6394: $auto$alumacc.cc:485:replace_alu$7896
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6402: $auto$alumacc.cc:485:replace_alu$7899
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6128: $auto$alumacc.cc:485:replace_alu$7902
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6376: $auto$alumacc.cc:485:replace_alu$7905
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2527: $auto$alumacc.cc:485:replace_alu$7908
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2581: $auto$alumacc.cc:485:replace_alu$7911
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2589: $auto$alumacc.cc:485:replace_alu$7914
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2515: $auto$alumacc.cc:485:replace_alu$7917
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2532: $auto$alumacc.cc:485:replace_alu$7920
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2549: $auto$alumacc.cc:485:replace_alu$7923
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6218: $auto$alumacc.cc:485:replace_alu$7926
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6226: $auto$alumacc.cc:485:replace_alu$7929
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6136: $auto$alumacc.cc:485:replace_alu$7932
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6200: $auto$alumacc.cc:485:replace_alu$7935
  created 21 $alu and 4 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 4 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== i2c ===

   Number of wires:               3009
   Number of wire bits:          10369
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               3
   Number of memory bits:         1984
   Number of processes:              0
   Number of cells:                692
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          48
     $eq                            44
     $logic_not                      7
     $macc                           4
     $memrd                          3
     $memwr                          3
     $mux                          122
     $ne                             2
     $not                           83
     $or                           100
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing i2c.i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c.i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c': no output FF found.
Checking read port `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== i2c ===

   Number of wires:               3009
   Number of wire bits:          10369
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                689
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          48
     $eq                            44
     $logic_not                      7
     $macc                           4
     $mem_v2                         3
     $mux                          122
     $ne                             2
     $not                           83
     $or                           100
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> stat

3.24. Printing statistics.

=== i2c ===

   Number of wires:               3009
   Number of wire bits:          10369
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                689
     $adff                          37
     $adffe                         39
     $alu                           21
     $and                          108
     $bmux                          48
     $eq                            44
     $logic_not                      7
     $macc                           4
     $mem_v2                         3
     $mux                          122
     $ne                             2
     $not                           83
     $or                           100
     $reduce_and                     7
     $reduce_bool                    9
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
Using template $paramod$6c81291721330265e6c07b74fdf28bc634f0db8b\_80_rs_alu for cells of type $alu.
  add \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
No more expansions possible.
<suppressed ~3733 debug messages>

yosys> stat

3.26. Printing statistics.

=== i2c ===

   Number of wires:               4882
   Number of wire bits:          45715
   Number of public wires:        2529
   Number of public wire bits:    8369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8892
     $_AND_                        840
     $_DFFE_PN0P_                  149
     $_DFFE_PN1P_                   23
     $_DFF_PN0_                    123
     $_DFF_PN1_                     14
     $_MUX_                       5124
     $_NOT_                        436
     $_OR_                         796
     $_XOR_                       1356
     $mem_v2                         3
     adder_carry                    28


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~5057 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~2250 debug messages>
Removed a total of 750 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9870 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$9868 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$9869 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 153 unused cells and 1497 unused wires.
<suppressed ~154 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~52 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9857 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$9856 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$9803 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$9802 ($_DFF_PN0_) from module i2c (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$15024 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [5], Q = \i2c_core.u_i2c_fsm.state_q [5]).
Adding EN signal on $auto$ff.cc:262:slice$15023 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [4], Q = \i2c_core.u_i2c_fsm.state_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$15022 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [3], Q = \i2c_core.u_i2c_fsm.state_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$15021 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [2], Q = \i2c_core.u_i2c_fsm.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$15020 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [1], Q = \i2c_core.u_i2c_fsm.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$15019 ($_DFF_PN0_) from module i2c (D = \i2c_core.u_i2c_fsm.state_d [0], Q = \i2c_core.u_i2c_fsm.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 124 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~550 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~2091 debug messages>
Removed a total of 697 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 525 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~620 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~369 debug messages>
Removed a total of 123 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$15372 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15370 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15371 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15368 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15369 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15366 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15367 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15081 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15082 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15076 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15077 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15078 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15079 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$15080 ($_DFFE_PN0P_) from module i2c (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$8261 ($_DFFE_PN0P_) from module i2c (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8261 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8253 ($_DFF_PN0_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15080 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15079 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15078 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15077 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15076 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15082 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15081 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15367 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15366 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15369 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15368 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15371 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15370 ($_DLATCH_N_) from module i2c.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$15372 ($_DLATCH_N_) from module i2c.

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 2775 unused cells and 1235 unused wires.
<suppressed ~3034 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~115 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9841 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$9825
        $auto$simplemap.cc:278:simplemap_mux$9821

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$9846 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$9826
        $auto$simplemap.cc:278:simplemap_mux$9822


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~2 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  41 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7756, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18953, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18873, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$18728, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$18745, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 40 gates and 54 wires to a netlist network with 13 inputs and 16 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               AND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.3. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7756, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.4. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      160
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.5. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18953, asynchronously reset by !\rst_ni
Extracted 22 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.6. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18873, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 6 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.7. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$18728, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.8. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$18745, asynchronously reset by !\rst_ni
Extracted 41 gates and 62 wires to a netlist network with 19 inputs and 11 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:                OR cells:        9
ABC RESULTS:               AND cells:       10
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.9. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21248$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 23 gates and 38 wires to a netlist network with 14 inputs and 16 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       16
Removing temp directory.

yosys> abc -script /tmp/yosys_PGpaKf/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 353 gates and 474 wires to a netlist network with 121 inputs and 32 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_PGpaKf/abc_tmp_1.scr 
ABC:   #Luts =   102  Max Lvl =  11  Avg Lvl =   2.91  [   0.28 sec. at Pass 0]
ABC:   #Luts =    86  Max Lvl =  10  Avg Lvl =   2.66  [   4.93 sec. at Pass 1]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.53  [   0.78 sec. at Pass 2]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.53  [   1.20 sec. at Pass 3]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.53  [   0.95 sec. at Pass 4]
ABC:   #Luts =    81  Max Lvl =   9  Avg Lvl =   2.53  [   1.44 sec. at Pass 5]
ABC:   #Luts =    81  Max Lvl =   9  Avg Lvl =   2.53  [   1.24 sec. at Pass 6]
ABC:   #Luts =    81  Max Lvl =   9  Avg Lvl =   2.53  [   1.60 sec. at Pass 7]
ABC:   #Luts =    81  Max Lvl =   9  Avg Lvl =   2.53  [   1.20 sec. at Pass 8]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       81
ABC RESULTS:        internal signals:      321
ABC RESULTS:           input signals:      121
ABC RESULTS:          output signals:       32
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 934 unused wires.
<suppressed ~83 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== i2c ===

   Number of wires:               2283
   Number of wire bits:           7633
   Number of public wires:        2189
   Number of public wire bits:    7539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     $_DFFE_PN0P_                   21
     $_DFF_PN0_                     17
     $lut                           80
     $mux                            2


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== i2c ===

   Number of wires:               2283
   Number of wire bits:           7633
   Number of public wires:        2189
   Number of public wire bits:    7539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     $_DFFE_PN0P_                   21
     $_DFF_PN0_                     17
     $lut                           80
     $mux                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~256 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~1416 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~3033 debug messages>
Removed a total of 1011 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 275 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_PGpaKf/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 551 gates and 672 wires to a netlist network with 119 inputs and 28 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_PGpaKf/abc_tmp_2.scr 
ABC:   #Luts =    78  Max Lvl =  10  Avg Lvl =   3.04  [   0.28 sec. at Pass 0]
ABC:   #Luts =    78  Max Lvl =  10  Avg Lvl =   3.04  [   3.27 sec. at Pass 1]
ABC:   #Luts =    78  Max Lvl =  10  Avg Lvl =   3.04  [   0.61 sec. at Pass 2]
ABC:   #Luts =    78  Max Lvl =   9  Avg Lvl =   2.79  [   1.34 sec. at Pass 3]
ABC:   #Luts =    78  Max Lvl =   9  Avg Lvl =   2.79  [   1.27 sec. at Pass 4]
ABC:   #Luts =    78  Max Lvl =   9  Avg Lvl =   2.79  [   1.61 sec. at Pass 5]
ABC:   #Luts =    78  Max Lvl =   9  Avg Lvl =   2.79  [   1.26 sec. at Pass 6]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       78
ABC RESULTS:        internal signals:      525
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       28
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 472 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \i2c

3.48.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== i2c ===

   Number of wires:               2279
   Number of wire bits:           7629
   Number of public wires:        2189
   Number of public wire bits:    7539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $lut                           78
     dffsre                         38


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 2129 unused wires.
<suppressed ~2129 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\i2c'.

Warnings: 513 unique messages, 513 total
End of script. Logfile hash: a4e169911e, CPU: user 16.93s system 0.22s, MEM: 58.30 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 83% 3x abc (86 sec), 4% 52x opt_expr (4 sec), ...
real 58.47
user 93.11
sys 10.09
