{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700426513833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700426513834 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SUPER_IO_BOARD EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SUPER_IO_BOARD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700426513865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700426513907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700426513907 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700426513955 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "21mux:inst294\|5 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for 21mux:inst294\|5 port" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700426513955 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700426513955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700426514055 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700426514062 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700426514262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700426514262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700426514262 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700426514262 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 7953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700426514278 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700426514278 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700426514279 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700426514279 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700426514279 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700426514283 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700426514342 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "208 " "The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700426515295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SUPER_IO_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700426515300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700426515301 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700426515309 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700426515375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700426515379 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700426515381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst294\|5 (placed in counter C1 of PLL_2) " "Automatically promoted node 21mux:inst294\|5 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 7917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "db/pll01_50_altpll1.v" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "T80s.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|RD_n " "Destination node Microcomputer:inst\|T80s:cpu1\|RD_n" {  } { { "T80s.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/T80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "t80.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700426515652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "microcomputer.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/cntr_rqh.tdf" 72 2 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/db/cntr_rqh.tdf" 192 17 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[0\]~4 " "Destination node inst159\[0\]~4" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[0\]~22 " "Destination node inst159\[0\]~22" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|10~6 " "Destination node 74244:inst264\|10~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[4\]~2 " "Destination node inst79\[4\]~2" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[0\]~5 " "Destination node inst79\[0\]~5" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[6\]~8 " "Destination node inst79\[6\]~8" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1816 -6192 -6144 1848 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~1 " "Destination node 74244:inst255\|11~1" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~2 " "Destination node 74244:inst255\|31~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|6~4 " "Destination node 74244:inst264\|6~4" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst159\[7\]~18 " "Destination node inst159\[7\]~18" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700426515652 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1896 -6800 -6736 1944 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "ps2_keyboard.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700426515653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700426515653 ""}  } { { "debounce.vhd" "" { Text "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst257  " "Automatically promoted node inst257 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515653 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 5832 -5792 -5728 5880 "inst257" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst93  " "Automatically promoted node inst93 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515653 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 7184 -5936 -5872 7232 "inst93" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15~0  " "Automatically promoted node inst15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~1 " "Destination node 74244:inst255\|11~1" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~2 " "Destination node 74244:inst255\|31~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|36~2 " "Destination node 74244:inst255\|36~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700426515653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700426515653 ""}  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4344 -6024 -5960 4392 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 4452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700426515653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700426516237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700426516241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700426516241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700426516247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700426516254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700426516261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700426516261 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700426516265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700426516517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700426516522 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700426516522 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700426516696 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700426516717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700426517494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700426518715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700426518753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700426527728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700426527728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700426528630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 10.5% " "3e+03 ns of routing delay (approximately 10.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1700426532707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700426533987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700426533987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700426549957 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700426549957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700426549962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.40 " "Total time spent on timing analysis during the Fitter is 6.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700426550182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700426550211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700426550850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700426550852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700426551716 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700426553184 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI0 3.3-V LVTTL D11 " "Pin S100_DI0 uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 144 -4784 -4608 160 "S100_DI0" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI1 3.3-V LVTTL F10 " "Pin S100_DI1 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 176 -4784 -4608 192 "S100_DI1" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI2 3.3-V LVTTL B13 " "Pin S100_DI2 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 208 -4784 -4608 224 "S100_DI2" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI3 3.3-V LVTTL B12 " "Pin S100_DI3 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 240 -4784 -4608 256 "S100_DI3" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI4 3.3-V LVTTL A11 " "Pin S100_DI4 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 272 -4784 -4608 288 "S100_DI4" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI5 3.3-V LVTTL A10 " "Pin S100_DI5 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 296 -4784 -4608 312 "S100_DI5" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI6 3.3-V LVTTL C9 " "Pin S100_DI6 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 320 -4784 -4608 336 "S100_DI6" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI7 3.3-V LVTTL C8 " "Pin S100_DI7 uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DI7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 352 -4784 -4608 368 "S100_DI7" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SI 3.3-V LVTTL F8 " "Pin RTC_SPI_SI uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RTC_SPI_SI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SI" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8512 -6208 -6032 8528 "RTC_SPI_SI" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_S100_SERIAL_PORTS- 3.3-V LVTTL E8 " "Pin FPGA_S100_SERIAL_PORTS- uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_S100_SERIAL_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_S100_SERIAL_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 13648 -7000 -6752 13664 "FPGA_S100_SERIAL_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sOUT 3.3-V LVTTL K6 " "Pin S100_sOUT uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_sOUT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sOUT" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 368 -6136 -5960 384 "S100_sOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pWR- 3.3-V LVTTL F6 " "Pin S100_pWR- uses I/O standard 3.3-V LVTTL at F6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_pWR- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pWR-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 328 -6144 -5968 344 "S100_pWR-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A3 3.3-V LVTTL D5 " "Pin S100_A3 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 288 -6792 -6616 304 "S100_A3" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sINP 3.3-V LVTTL J6 " "Pin S100_sINP uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_sINP } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sINP" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 280 -6152 -5976 296 "S100_sINP" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_HIGH_ADDRESS_LINES- 3.3-V LVTTL J12 " "Pin S100_HIGH_ADDRESS_LINES- uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_HIGH_ADDRESS_LINES- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_HIGH_ADDRESS_LINES-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 136 -6760 -6504 152 "S100_HIGH_ADDRESS_LINES-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A1 3.3-V LVTTL B8 " "Pin S100_A1 uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 256 -6816 -6640 272 "S100_A1" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A0 3.3-V LVTTL A7 " "Pin S100_A0 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 240 -6816 -6640 256 "S100_A0" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A2 3.3-V LVTTL B9 " "Pin S100_A2 uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_A2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 272 -6792 -6616 288 "S100_A2" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_UART_8255_SELECT- 3.3-V LVTTL D6 " "Pin FPGA_UART_8255_SELECT- uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_UART_8255_SELECT- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_UART_8255_SELECT-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 20368 -6904 -6664 20384 "FPGA_UART_8255_SELECT-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_INTERFACE_PORTS- 3.3-V LVTTL G11 " "Pin FPGA_INTERFACE_PORTS- uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_INTERFACE_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_INTERFACE_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 5704 -7200 -6960 5720 "FPGA_INTERFACE_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pDBIN 3.3-V LVTTL F7 " "Pin S100_pDBIN uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_pDBIN } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pDBIN" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 248 -6144 -5968 264 "S100_pDBIN" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SPI_I2C_PORTS- 3.3-V LVTTL E9 " "Pin FPGA_SPI_I2C_PORTS- uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SPI_I2C_PORTS- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPI_I2C_PORTS-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 22176 -6832 -6624 22192 "FPGA_SPI_I2C_PORTS-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PRN_BUSY 3.3-V LVTTL N16 " "Pin FPGA_IN_PRN_BUSY uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PRN_BUSY } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PRN_BUSY" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10728 -5664 -5448 10744 "FPGA_IN_PRN_BUSY" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BOARD_RESET- 3.3-V LVTTL C3 " "Pin FPGA_BOARD_RESET- uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_BOARD_RESET- } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BOARD_RESET-" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -680 -4848 -4632 -664 "FPGA_BOARD_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50 3.3-V LVTTL E16 " "Pin CLK_50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO1 3.3-V LVTTL E11 " "Pin S100_DO1 uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 160 -4392 -4216 176 "S100_DO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO0 3.3-V LVTTL B14 " "Pin S100_DO0 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 128 -4392 -4216 144 "S100_DO0" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO2 3.3-V LVTTL A14 " "Pin S100_DO2 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 192 -4392 -4216 208 "S100_DO2" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO3 3.3-V LVTTL A13 " "Pin S100_DO3 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 232 -4400 -4224 248 "S100_DO3" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PRN_ACK 3.3-V LVTTL L16 " "Pin FPGA_IN_PRN_ACK uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PRN_ACK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PRN_ACK" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10976 -6040 -5832 10992 "FPGA_IN_PRN_ACK" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO7 3.3-V LVTTL D8 " "Pin S100_DO7 uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 368 -4392 -4216 384 "S100_DO7" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFP_BUSY 3.3-V LVTTL N13 " "Pin DFP_BUSY uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DFP_BUSY } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DFP_BUSY" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 17832 -5096 -4920 17848 "DFP_BUSY" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MONITOR_TX 3.3-V LVTTL P6 " "Pin MONITOR_TX uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MONITOR_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MONITOR_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2928 -7128 -6952 2944 "MONITOR_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FX_SOUND_PORT_TX 3.3-V LVTTL L7 " "Pin FX_SOUND_PORT_TX uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FX_SOUND_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FX_SOUND_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 16000 -7232 -7016 16016 "FX_SOUND_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DFP_SOUND_PORT_TX 3.3-V LVTTL F15 " "Pin DFP_SOUND_PORT_TX uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DFP_SOUND_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DFP_SOUND_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 17592 -7144 -6920 17608 "DFP_SOUND_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "WIFI_TX 3.3-V LVTTL D15 " "Pin WIFI_TX uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WIFI_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 19120 -6888 -6720 19136 "WIFI_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SERIAL_TX_A 3.3-V LVTTL L6 " "Pin FPGA_SERIAL_TX_A uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SERIAL_TX_A } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SERIAL_TX_A" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 20992 -6792 -6592 21008 "FPGA_SERIAL_TX_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_PORT_TX 3.3-V LVTTL G2 " "Pin USB_PORT_TX uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { USB_PORT_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_PORT_TX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 14384 -6856 -6680 14400 "USB_PORT_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_SPEECH_RX 3.3-V LVTTL L2 " "Pin FPGA_SPEECH_RX uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_SPEECH_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SPEECH_RX" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 21048 -2832 -2640 21064 "FPGA_SPEECH_RX" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP4 3.3-V LVTTL K9 " "Pin FPGA_IN_DIP4 uses I/O standard 3.3-V LVTTL at K9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4464 -5800 -5624 4480 "FPGA_IN_DIP4" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP2 3.3-V LVTTL R3 " "Pin FPGA_IN_DIP2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP2" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4240 -5752 -5576 4256 "FPGA_IN_DIP2" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO5 3.3-V LVTTL B11 " "Pin S100_DO5 uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 304 -4392 -4216 320 "S100_DO5" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO4 3.3-V LVTTL A12 " "Pin S100_DO4 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO4" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 264 -4392 -4216 280 "S100_DO4" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP3 3.3-V LVTTL M9 " "Pin FPGA_IN_DIP3 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP3" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4344 -5752 -5576 4360 "FPGA_IN_DIP3" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP7 3.3-V LVTTL M6 " "Pin FPGA_IN_DIP7 uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP7" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4776 -5752 -5584 4792 "FPGA_IN_DIP7" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO6 3.3-V LVTTL D9 " "Pin S100_DO6 uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { S100_DO6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 328 -4392 -4216 344 "S100_DO6" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP1 3.3-V LVTTL R4 " "Pin FPGA_IN_DIP1 uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP1" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4104 -5752 -5576 4120 "FPGA_IN_DIP1" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP0 3.3-V LVTTL R5 " "Pin FPGA_IN_DIP0 uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP0" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3984 -6256 -6080 4000 "FPGA_IN_DIP0" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP6 3.3-V LVTTL M7 " "Pin FPGA_IN_DIP6 uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP6 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP6" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4680 -5760 -5592 4696 "FPGA_IN_DIP6" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP5 3.3-V LVTTL L8 " "Pin FPGA_IN_DIP5 uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP5 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP5" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4568 -5760 -5592 4584 "FPGA_IN_DIP5" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SO 3.3-V LVTTL F9 " "Pin RTC_SPI_SO uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RTC_SPI_SO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SO" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8704 -6992 -6816 8720 "RTC_SPI_SO" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PS2_CLK 3.3-V LVTTL T8 " "Pin FPGA_IN_PS2_CLK uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PS2_CLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PS2_CLK" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12760 -6984 -6784 12776 "FPGA_IN_PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_PS2_DATA 3.3-V LVTTL T7 " "Pin FPGA_IN_PS2_DATA uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_IN_PS2_DATA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_PS2_DATA" } } } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12808 -7000 -6792 12824 "FPGA_IN_PS2_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700426553602 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700426553602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/output_files/SUPER_IO_BOARD.fit.smsg " "Generated suppressed messages file C:/src/Repos/zoggins/RC2014/Z80-S100/SUPER_IO/SUPER_IO_BOARD/output_files/SUPER_IO_BOARD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700426553911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5516 " "Peak virtual memory: 5516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700426555342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:42:35 2023 " "Processing ended: Sun Nov 19 12:42:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700426555342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700426555342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700426555342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700426555342 ""}
