<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/efm32/chip/efm32_cmu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_8dfab90a75044f6cd2f639cef1452c1a.html">efm32</a></li><li class="navelem"><a class="el" href="dir_180c156e5b4f0639689d485c4fa15571.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">efm32_cmu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/efm32/chip/efm32_cmu.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *    (C) Copyright 2014 Silicon Laboratories, Inc. http://www.silabs.com</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Permission is granted to anyone to use this software for any purpose,</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * including commercial applications, and to alter it and redistribute it</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * freely, subject to the following restrictions:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. The origin of this software must not be misrepresented; you must not</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    claim that you wrote the original software.@n</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 2. Altered source versions must be plainly marked as such, and must not be</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    misrepresented as being the original software.@n</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3. This notice may not be removed or altered from any source distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * has no obligation to support this Software. Silicon Laboratories, Inc. is</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * providing the Software &quot;AS IS&quot;, with no express or implied warranties of any</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * kind, including, but not limited to, any implied warranties of</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * merchantability or fitness for any particular purpose or warranties against</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * infringement of any proprietary rights of a third party.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * Silicon Laboratories, Inc. will not be liable for any consequential,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * incidental, or special damages, or any other relief, or for any claim by</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * any third party, arising from your use of this Software.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *   Copyright (C) 2014 Pierre-noel Bouteville . All rights reserved.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *   Copyright (C) 2014 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *   Authors: Pierre-noel Bouteville &lt;pnb990@gmail.com&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *            Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *******************************************************************************************************************************/</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_EFM32_CHIP_EFM32_CMU_H</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_EFM32_CHIP_EFM32_CMU_H</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*******************************************************************************************************************************</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *******************************************************************************************************************************/</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;chip/efm32_memorymap.h&quot;</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if !defined(CONFIG_EFM32_EFM32GG) &amp;&amp; !defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  warning This is the EFM32GG/G header file; Review/modification needed for this archtecture</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*******************************************************************************************************************************</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *******************************************************************************************************************************/</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Maximum allowed core frequency when using 0 wait states on flash access */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CMU_MAX_FREQ_0WS                           16000000</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Maximum allowed core frequency when using 1 wait states on flash access */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define CMU_MAX_FREQ_1WS                           32000000</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Maximum allowed core frequency when using 1 wait states on flash access */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define CMU_MAX_FREQ_2WS                           48000000</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Maximum frequency that HFLE needs to be enabled on Giant, Leopard and Wonder parts. */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_MAX_FREQ_HFLE                        32000000</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* CMU Register Offsets ********************************************************************************************************/</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define EFM32_CMU_CTRL_OFFSET                      0x0000  </span><span class="comment">/* CMU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFCORECLKDIV_OFFSET              0x0004  </span><span class="comment">/* High Frequency Core Clock Division Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFPERCLKDIV_OFFSET               0x0008  </span><span class="comment">/* High Frequency Peripheral Clock Division Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFRCOCTRL_OFFSET                 0x000c  </span><span class="comment">/* HFRCO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFRCOCTRL_OFFSET                 0x0010  </span><span class="comment">/* LFRCO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_AUXHFRCOCTRL_OFFSET              0x0014  </span><span class="comment">/* AUXHFRCO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CALCTRL_OFFSET                   0x0018  </span><span class="comment">/* Calibration Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CALCNT_OFFSET                    0x001c  </span><span class="comment">/* Calibration Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_OSCENCMD_OFFSET                  0x0020  </span><span class="comment">/* Oscillator Enable/Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CMD_OFFSET                       0x0024  </span><span class="comment">/* Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFCLKSEL_OFFSET                  0x0028  </span><span class="comment">/* Low Frequency Clock Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_STATUS_OFFSET                    0x002c  </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IF_OFFSET                        0x0030  </span><span class="comment">/* Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IFS_OFFSET                       0x0034  </span><span class="comment">/* Interrupt Flag Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IFC_OFFSET                       0x0038  </span><span class="comment">/* Interrupt Flag Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IEN_OFFSET                       0x003c  </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFCORECLKEN0_OFFSET              0x0040  </span><span class="comment">/* High Frequency Core Clock Enable Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFPERCLKEN0_OFFSET               0x0044  </span><span class="comment">/* High Frequency Peripheral Clock Enable Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_SYNCBUSY_OFFSET                  0x0050  </span><span class="comment">/* Synchronization Busy Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_FREEZE_OFFSET                    0x0054  </span><span class="comment">/* Freeze Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFACLKEN0_OFFSET                 0x0058  </span><span class="comment">/* Low Frequency A Clock Enable Register 0 (Async Reg) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFBCLKEN0_OFFSET                 0x0060  </span><span class="comment">/* Low Frequency B Clock Enable Register 0 (Async Reg) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFAPRESC0_OFFSET                 0x0068  </span><span class="comment">/* Low Frequency A Prescaler Register 0 (Async Reg) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFBPRESC0_OFFSET                 0x0070  </span><span class="comment">/* Low Frequency B Prescaler Register 0 (Async Reg) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_PCNTCTRL_OFFSET                  0x0078  </span><span class="comment">/* PCNT Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LCDCTRL_OFFSET                   0x007c  </span><span class="comment">/* LCD Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_ROUTE_OFFSET                     0x0080  </span><span class="comment">/* I/O Routing Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LOCK_OFFSET                      0x0084  </span><span class="comment">/* Configuration Lock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* CMU Register Addresses ******************************************************************************************************/</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define EFM32_CMU_CTRL                             (EFM32_CMU_BASE+EFM32_CMU_CTRL_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFCORECLKDIV                     (EFM32_CMU_BASE+EFM32_CMU_HFCORECLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFPERCLKDIV                      (EFM32_CMU_BASE+EFM32_CMU_HFPERCLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFRCOCTRL                        (EFM32_CMU_BASE+EFM32_CMU_HFRCOCTRL_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFRCOCTRL                        (EFM32_CMU_BASE+EFM32_CMU_LFRCOCTRL_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_AUXHFRCOCTRL                     (EFM32_CMU_BASE+EFM32_CMU_AUXHFRCOCTRL_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CALCTRL                          (EFM32_CMU_BASE+EFM32_CMU_CALCTRL_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CALCNT                           (EFM32_CMU_BASE+EFM32_CMU_CALCNT_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_OSCENCMD                         (EFM32_CMU_BASE+EFM32_CMU_OSCENCMD_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_CMD                              (EFM32_CMU_BASE+EFM32_CMU_CMD_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFCLKSEL                         (EFM32_CMU_BASE+EFM32_CMU_LFCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_STATUS                           (EFM32_CMU_BASE+EFM32_CMU_STATUS_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IF                               (EFM32_CMU_BASE+EFM32_CMU_IF_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IFS                              (EFM32_CMU_BASE+EFM32_CMU_IFS_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IFC                              (EFM32_CMU_BASE+EFM32_CMU_IFC_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_IEN                              (EFM32_CMU_BASE+EFM32_CMU_IEN_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFCORECLKEN0                     (EFM32_CMU_BASE+EFM32_CMU_HFCORECLKEN0_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_HFPERCLKEN0                      (EFM32_CMU_BASE+EFM32_CMU_HFPERCLKEN0_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_SYNCBUSY                         (EFM32_CMU_BASE+EFM32_CMU_SYNCBUSY_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_FREEZE                           (EFM32_CMU_BASE+EFM32_CMU_FREEZE_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFACLKEN0                        (EFM32_CMU_BASE+EFM32_CMU_LFACLKEN0_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFBCLKEN0                        (EFM32_CMU_BASE+EFM32_CMU_LFBCLKEN0_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFAPRESC0                        (EFM32_CMU_BASE+EFM32_CMU_LFAPRESC0_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LFBPRESC0                        (EFM32_CMU_BASE+EFM32_CMU_LFBPRESC0_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_PCNTCTRL                         (EFM32_CMU_BASE+EFM32_CMU_PCNTCTRL_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LCDCTRL                          (EFM32_CMU_BASE+EFM32_CMU_LCDCTRL_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_ROUTE                            (EFM32_CMU_BASE+EFM32_CMU_ROUTE_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFM32_CMU_LOCK                             (EFM32_CMU_BASE+EFM32_CMU_LOCK_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* CMU Register Bit Definitions ************************************************************************************************/</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Bit fields for CMU CTRL */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_RESETVALUE                     0x000C262CUL                                </span><span class="comment">/* Default value for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_MASK                           0x13FE3EEFUL                                </span><span class="comment">/* Mask for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_RESETVALUE                     0x000C062CUL                                </span><span class="comment">/* Default value for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_MASK                           0x53FFFEEFUL                                </span><span class="comment">/* Mask for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_SHIFT                   0                                           </span><span class="comment">/* Shift value for CMU_HFXOMODE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOMODE_MASK                    0x3UL                                       </span><span class="comment">/* Bit mask for CMU_HFXOMODE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOMODE_DEFAULT                 0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOMODE_XTAL                    0x00000000UL                                </span><span class="comment">/* Mode XTAL for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOMODE_BUFEXTCLK               0x00000001UL                                </span><span class="comment">/* Mode BUFEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOMODE_DIGEXTCLK               0x00000002UL                                </span><span class="comment">/* Mode DIGEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOMODE_DEFAULT                  (_CMU_CTRL_HFXOMODE_DEFAULT &lt;&lt; 0)           </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOMODE_XTAL                     (_CMU_CTRL_HFXOMODE_XTAL &lt;&lt; 0)              </span><span class="comment">/* Shifted mode XTAL for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOMODE_BUFEXTCLK                (_CMU_CTRL_HFXOMODE_BUFEXTCLK &lt;&lt; 0)         </span><span class="comment">/* Shifted mode BUFEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOMODE_DIGEXTCLK                (_CMU_CTRL_HFXOMODE_DIGEXTCLK &lt;&lt; 0)         </span><span class="comment">/* Shifted mode DIGEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_SHIFT                  2                                           </span><span class="comment">/* Shift value for CMU_HFXOBOOST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_MASK                   0xCUL                                       </span><span class="comment">/* Bit mask for CMU_HFXOBOOST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_50PCENT                0x00000000UL                                </span><span class="comment">/* Mode 50PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_70PCENT                0x00000001UL                                </span><span class="comment">/* Mode 70PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_80PCENT                0x00000002UL                                </span><span class="comment">/* Mode 80PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_DEFAULT                0x00000003UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_100PCENT               0x00000003UL                                </span><span class="comment">/* Mode 100PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBOOST_50PCENT                 (_CMU_CTRL_HFXOBOOST_50PCENT &lt;&lt; 2)          </span><span class="comment">/* Shifted mode 50PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBOOST_70PCENT                 (_CMU_CTRL_HFXOBOOST_70PCENT &lt;&lt; 2)          </span><span class="comment">/* Shifted mode 70PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBOOST_80PCENT                 (_CMU_CTRL_HFXOBOOST_80PCENT &lt;&lt; 2)          </span><span class="comment">/* Shifted mode 80PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBOOST_DEFAULT                 (_CMU_CTRL_HFXOBOOST_DEFAULT &lt;&lt; 2)          </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBOOST_100PCENT                (_CMU_CTRL_HFXOBOOST_100PCENT &lt;&lt; 2)         </span><span class="comment">/* Shifted mode 100PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_SHIFT                 5                                           </span><span class="comment">/* Shift value for CMU_HFXOBUFCUR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_MASK                  0x60UL                                      </span><span class="comment">/* Bit mask for CMU_HFXOBUFCUR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_DEFAULT               0x00000001UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ      0x00000001UL                                </span><span class="comment">/* Mode BOOSTUPTO32MHZ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ     0x00000003UL                                </span><span class="comment">/* Mode BOOSTABOVE32MHZ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOBUFCUR_DEFAULT                (_CMU_CTRL_HFXOBUFCUR_DEFAULT &lt;&lt; 5)         </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ       (_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ &lt;&lt; 5)  </span><span class="comment">/* Shifted mode BOOSTUPTO32MHZ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ      (_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ &lt;&lt; 5) </span><span class="comment">/* Shifted mode BOOSTABOVE32MHZ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOGLITCHDETEN                   (0x1UL &lt;&lt; 7)                                </span><span class="comment">/* HFXO Glitch Detector Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_SHIFT            7                                           </span><span class="comment">/* Shift value for CMU_HFXOGLITCHDETEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_MASK             0x80UL                                      </span><span class="comment">/* Bit mask for CMU_HFXOGLITCHDETEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_DEFAULT          0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOGLITCHDETEN_DEFAULT           (_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT &lt;&lt; 7)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_SHIFT                9                                           </span><span class="comment">/* Shift value for CMU_HFXOTIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_MASK                 0x600UL                                     </span><span class="comment">/* Bit mask for CMU_HFXOTIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_8CYCLES              0x00000000UL                                </span><span class="comment">/* Mode 8CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_256CYCLES            0x00000001UL                                </span><span class="comment">/* Mode 256CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_1KCYCLES             0x00000002UL                                </span><span class="comment">/* Mode 1KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_DEFAULT              0x00000003UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_16KCYCLES            0x00000003UL                                </span><span class="comment">/* Mode 16KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_8CYCLES               (_CMU_CTRL_HFXOTIMEOUT_8CYCLES &lt;&lt; 9)        </span><span class="comment">/* Shifted mode 8CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_256CYCLES             (_CMU_CTRL_HFXOTIMEOUT_256CYCLES &lt;&lt; 9)      </span><span class="comment">/* Shifted mode 256CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_1KCYCLES              (_CMU_CTRL_HFXOTIMEOUT_1KCYCLES &lt;&lt; 9)       </span><span class="comment">/* Shifted mode 1KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_DEFAULT               (_CMU_CTRL_HFXOTIMEOUT_DEFAULT &lt;&lt; 9)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_16KCYCLES             (_CMU_CTRL_HFXOTIMEOUT_16KCYCLES &lt;&lt; 9)      </span><span class="comment">/* Shifted mode 16KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_SHIFT                   11                                          </span><span class="comment">/* Shift value for CMU_LFXOMODE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_MASK                    0x1800UL                                    </span><span class="comment">/* Bit mask for CMU_LFXOMODE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_DEFAULT                 0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_XTAL                    0x00000000UL                                </span><span class="comment">/* Mode XTAL for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_BUFEXTCLK               0x00000001UL                                </span><span class="comment">/* Mode BUFEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOMODE_DIGEXTCLK               0x00000002UL                                </span><span class="comment">/* Mode DIGEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOMODE_DEFAULT                  (_CMU_CTRL_LFXOMODE_DEFAULT &lt;&lt; 11)          </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOMODE_XTAL                     (_CMU_CTRL_LFXOMODE_XTAL &lt;&lt; 11)             </span><span class="comment">/* Shifted mode XTAL for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOMODE_BUFEXTCLK                (_CMU_CTRL_LFXOMODE_BUFEXTCLK &lt;&lt; 11)        </span><span class="comment">/* Shifted mode BUFEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOMODE_DIGEXTCLK                (_CMU_CTRL_LFXOMODE_DIGEXTCLK &lt;&lt; 11)        </span><span class="comment">/* Shifted mode DIGEXTCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBOOST                         (0x1UL &lt;&lt; 13)                               </span><span class="comment">/* LFXO Start-up Boost Current */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_SHIFT                  13                                          </span><span class="comment">/* Shift value for CMU_LFXOBOOST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_MASK                   0x2000UL                                    </span><span class="comment">/* Bit mask for CMU_LFXOBOOST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_70PCENT                0x00000000UL                                </span><span class="comment">/* Mode 70PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_DEFAULT                0x00000001UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_100PCENT               0x00000001UL                                </span><span class="comment">/* Mode 100PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBOOST_70PCENT                 (_CMU_CTRL_LFXOBOOST_70PCENT &lt;&lt; 13)         </span><span class="comment">/* Shifted mode 70PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBOOST_DEFAULT                 (_CMU_CTRL_LFXOBOOST_DEFAULT &lt;&lt; 13)         </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBOOST_100PCENT                (_CMU_CTRL_LFXOBOOST_100PCENT &lt;&lt; 13)        </span><span class="comment">/* Shifted mode 100PCENT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFCLKDIV_SHIFT                 14                                          </span><span class="comment">/* Shift value for CMU_HFCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFCLKDIV_MASK                  0x1C000UL                                   </span><span class="comment">/* Bit mask for CMU_HFCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFCLKDIV_DEFAULT               0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CTRL_HFCLKDIV_DEFAULT                (_CMU_CTRL_HFCLKDIV_DEFAULT &lt;&lt; 14)          </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBUFCUR                        (0x1UL &lt;&lt; 17)                               </span><span class="comment">/* LFXO Boost Buffer Current */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_SHIFT                 17                                          </span><span class="comment">/* Shift value for CMU_LFXOBUFCUR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_MASK                  0x20000UL                                   </span><span class="comment">/* Bit mask for CMU_LFXOBUFCUR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_DEFAULT               0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOBUFCUR_DEFAULT                (_CMU_CTRL_LFXOBUFCUR_DEFAULT &lt;&lt; 17)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_SHIFT                18                                          </span><span class="comment">/* Shift value for CMU_LFXOTIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_MASK                 0xC0000UL                                   </span><span class="comment">/* Bit mask for CMU_LFXOTIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_8CYCLES              0x00000000UL                                </span><span class="comment">/* Mode 8CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_1KCYCLES             0x00000001UL                                </span><span class="comment">/* Mode 1KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_16KCYCLES            0x00000002UL                                </span><span class="comment">/* Mode 16KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_DEFAULT              0x00000003UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_32KCYCLES            0x00000003UL                                </span><span class="comment">/* Mode 32KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_8CYCLES               (_CMU_CTRL_LFXOTIMEOUT_8CYCLES &lt;&lt; 18)       </span><span class="comment">/* Shifted mode 8CYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_1KCYCLES              (_CMU_CTRL_LFXOTIMEOUT_1KCYCLES &lt;&lt; 18)      </span><span class="comment">/* Shifted mode 1KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_16KCYCLES             (_CMU_CTRL_LFXOTIMEOUT_16KCYCLES &lt;&lt; 18)     </span><span class="comment">/* Shifted mode 16KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_DEFAULT               (_CMU_CTRL_LFXOTIMEOUT_DEFAULT &lt;&lt; 18)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_32KCYCLES             (_CMU_CTRL_LFXOTIMEOUT_32KCYCLES &lt;&lt; 18)     </span><span class="comment">/* Shifted mode 32KCYCLES for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_SHIFT                 20                                          </span><span class="comment">/* Shift value for CMU_CLKOUTSEL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_MASK                  0x700000UL                                  </span><span class="comment">/* Bit mask for CMU_CLKOUTSEL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_DEFAULT               0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFRCO                 0x00000000UL                                </span><span class="comment">/* Mode HFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFXO                  0x00000001UL                                </span><span class="comment">/* Mode HFXO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK2                0x00000002UL                                </span><span class="comment">/* Mode HFCLK2 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK4                0x00000003UL                                </span><span class="comment">/* Mode HFCLK4 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK8                0x00000004UL                                </span><span class="comment">/* Mode HFCLK8 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK16               0x00000005UL                                </span><span class="comment">/* Mode HFCLK16 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_ULFRCO                0x00000006UL                                </span><span class="comment">/* Mode ULFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_AUXHFRCO              0x00000007UL                                </span><span class="comment">/* Mode AUXHFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_DEFAULT                (_CMU_CTRL_CLKOUTSEL0_DEFAULT &lt;&lt; 20)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFRCO                  (_CMU_CTRL_CLKOUTSEL0_HFRCO &lt;&lt; 20)          </span><span class="comment">/* Shifted mode HFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFXO                   (_CMU_CTRL_CLKOUTSEL0_HFXO &lt;&lt; 20)           </span><span class="comment">/* Shifted mode HFXO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK2                 (_CMU_CTRL_CLKOUTSEL0_HFCLK2 &lt;&lt; 20)         </span><span class="comment">/* Shifted mode HFCLK2 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK4                 (_CMU_CTRL_CLKOUTSEL0_HFCLK4 &lt;&lt; 20)         </span><span class="comment">/* Shifted mode HFCLK4 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK8                 (_CMU_CTRL_CLKOUTSEL0_HFCLK8 &lt;&lt; 20)         </span><span class="comment">/* Shifted mode HFCLK8 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK16                (_CMU_CTRL_CLKOUTSEL0_HFCLK16 &lt;&lt; 20)        </span><span class="comment">/* Shifted mode HFCLK16 for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_ULFRCO                 (_CMU_CTRL_CLKOUTSEL0_ULFRCO &lt;&lt; 20)         </span><span class="comment">/* Shifted mode ULFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_AUXHFRCO               (_CMU_CTRL_CLKOUTSEL0_AUXHFRCO &lt;&lt; 20)       </span><span class="comment">/* Shifted mode AUXHFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_SHIFT                 23                                          </span><span class="comment">/* Shift value for CMU_CLKOUTSEL1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_MASK                  0x3800000UL                                 </span><span class="comment">/* Bit mask for CMU_CLKOUTSEL1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_DEFAULT               0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFRCO                 0x00000000UL                                </span><span class="comment">/* Mode LFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFXO                  0x00000001UL                                </span><span class="comment">/* Mode LFXO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFCLK                 0x00000002UL                                </span><span class="comment">/* Mode HFCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFXOQ                 0x00000003UL                                </span><span class="comment">/* Mode LFXOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFXOQ                 0x00000004UL                                </span><span class="comment">/* Mode HFXOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFRCOQ                0x00000005UL                                </span><span class="comment">/* Mode LFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFRCOQ                0x00000006UL                                </span><span class="comment">/* Mode HFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ             0x00000007UL                                </span><span class="comment">/* Mode AUXHFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_DEFAULT                (_CMU_CTRL_CLKOUTSEL1_DEFAULT &lt;&lt; 23)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFRCO                  (_CMU_CTRL_CLKOUTSEL1_LFRCO &lt;&lt; 23)          </span><span class="comment">/* Shifted mode LFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFXO                   (_CMU_CTRL_CLKOUTSEL1_LFXO &lt;&lt; 23)           </span><span class="comment">/* Shifted mode LFXO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFCLK                  (_CMU_CTRL_CLKOUTSEL1_HFCLK &lt;&lt; 23)          </span><span class="comment">/* Shifted mode HFCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFXOQ                  (_CMU_CTRL_CLKOUTSEL1_LFXOQ &lt;&lt; 23)          </span><span class="comment">/* Shifted mode LFXOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFXOQ                  (_CMU_CTRL_CLKOUTSEL1_HFXOQ &lt;&lt; 23)          </span><span class="comment">/* Shifted mode HFXOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFRCOQ                 (_CMU_CTRL_CLKOUTSEL1_LFRCOQ &lt;&lt; 23)         </span><span class="comment">/* Shifted mode LFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFRCOQ                 (_CMU_CTRL_CLKOUTSEL1_HFRCOQ &lt;&lt; 23)         </span><span class="comment">/* Shifted mode HFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ              (_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ &lt;&lt; 23)      </span><span class="comment">/* Shifted mode AUXHFRCOQ for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_DBGCLK                            (0x1UL &lt;&lt; 28)                               </span><span class="comment">/* Debug Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_DBGCLK_SHIFT                     28                                          </span><span class="comment">/* Shift value for CMU_DBGCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_DBGCLK_MASK                      0x10000000UL                                </span><span class="comment">/* Bit mask for CMU_DBGCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_DBGCLK_DEFAULT                   0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_DBGCLK_AUXHFRCO                  0x00000000UL                                </span><span class="comment">/* Mode AUXHFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CTRL_DBGCLK_HFCLK                     0x00000001UL                                </span><span class="comment">/* Mode HFCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_DBGCLK_DEFAULT                    (_CMU_CTRL_DBGCLK_DEFAULT &lt;&lt; 28)            </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_DBGCLK_AUXHFRCO                   (_CMU_CTRL_DBGCLK_AUXHFRCO &lt;&lt; 28)           </span><span class="comment">/* Shifted mode AUXHFRCO for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CTRL_DBGCLK_HFCLK                      (_CMU_CTRL_DBGCLK_HFCLK &lt;&lt; 28)              </span><span class="comment">/* Shifted mode HFCLK for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CTRL_HFLE                            (0x1UL &lt;&lt; 30)                               </span><span class="comment">/* High-Frequency LE Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFLE_SHIFT                     30                                          </span><span class="comment">/* Shift value for CMU_HFLE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFLE_MASK                      0x40000000UL                                </span><span class="comment">/* Bit mask for CMU_HFLE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CTRL_HFLE_DEFAULT                   0x00000000UL                                </span><span class="comment">/* Mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CTRL_HFLE_DEFAULT                    (_CMU_CTRL_HFLE_DEFAULT &lt;&lt; 30)              </span><span class="comment">/* Shifted mode DEFAULT for CMU_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* Bit fields for CMU HFCORECLKDIV */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_RESETVALUE               0x00000000UL                                    </span><span class="comment">/* Default value for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_MASK                   0x0000000FUL                                    </span><span class="comment">/* Mask for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_MASK                   0x0000010FUL                                    </span><span class="comment">/* Mask for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT       0                                               </span><span class="comment">/* Shift value for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_MASK        0xFUL                                           </span><span class="comment">/* Bit mask for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT     0x00000000UL                                    </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK       0x00000000UL                                    </span><span class="comment">/* Mode HFCLK for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2      0x00000001UL                                    </span><span class="comment">/* Mode HFCLK2 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4      0x00000002UL                                    </span><span class="comment">/* Mode HFCLK4 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8      0x00000003UL                                    </span><span class="comment">/* Mode HFCLK8 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16     0x00000004UL                                    </span><span class="comment">/* Mode HFCLK16 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32     0x00000005UL                                    </span><span class="comment">/* Mode HFCLK32 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64     0x00000006UL                                    </span><span class="comment">/* Mode HFCLK64 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128    0x00000007UL                                    </span><span class="comment">/* Mode HFCLK128 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256    0x00000008UL                                    </span><span class="comment">/* Mode HFCLK256 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512    0x00000009UL                                    </span><span class="comment">/* Mode HFCLK512 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT      (_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT &lt;&lt; 0)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK        (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK &lt;&lt; 0)     </span><span class="comment">/* Shifted mode HFCLK for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 &lt;&lt; 0)    </span><span class="comment">/* Shifted mode HFCLK2 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 &lt;&lt; 0)    </span><span class="comment">/* Shifted mode HFCLK4 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 &lt;&lt; 0)    </span><span class="comment">/* Shifted mode HFCLK8 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK16 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK32 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK64 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128     (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK128 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256     (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK256 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512     (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK512 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKDIV_HFCORECLKLEDIV          (0x1UL &lt;&lt; 8)                                    </span><span class="comment">/* Additional Division Factor For HFCORECLKLE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT   8                                               </span><span class="comment">/* Shift value for CMU_HFCORECLKLEDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK    0x100UL                                         </span><span class="comment">/* Bit mask for CMU_HFCORECLKLEDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT 0x00000000UL                                    </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2    0x00000000UL                                    </span><span class="comment">/* Mode DIV2 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4    0x00000001UL                                    </span><span class="comment">/* Mode DIV4 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT  (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT &lt;&lt; 8) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2     (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DIV2 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4     (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DIV4 for CMU_HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Bit fields for CMU HFPERCLKDIV */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_RESETVALUE                0x00000100UL                                 </span><span class="comment">/* Default value for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_MASK                      0x0000010FUL                                 </span><span class="comment">/* Mask for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT         0                                            </span><span class="comment">/* Shift value for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_MASK          0xFUL                                        </span><span class="comment">/* Bit mask for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT       0x00000000UL                                 </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK         0x00000000UL                                 </span><span class="comment">/* Mode HFCLK for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2        0x00000001UL                                 </span><span class="comment">/* Mode HFCLK2 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4        0x00000002UL                                 </span><span class="comment">/* Mode HFCLK4 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8        0x00000003UL                                 </span><span class="comment">/* Mode HFCLK8 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16       0x00000004UL                                 </span><span class="comment">/* Mode HFCLK16 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32       0x00000005UL                                 </span><span class="comment">/* Mode HFCLK32 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64       0x00000006UL                                 </span><span class="comment">/* Mode HFCLK64 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128      0x00000007UL                                 </span><span class="comment">/* Mode HFCLK128 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256      0x00000008UL                                 </span><span class="comment">/* Mode HFCLK256 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512      0x00000009UL                                 </span><span class="comment">/* Mode HFCLK512 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT        (_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK          (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK &lt;&lt; 0)    </span><span class="comment">/* Shifted mode HFCLK for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK2 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK4 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 &lt;&lt; 0)   </span><span class="comment">/* Shifted mode HFCLK8 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK16 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK32 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 &lt;&lt; 0)  </span><span class="comment">/* Shifted mode HFCLK64 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128       (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 &lt;&lt; 0) </span><span class="comment">/* Shifted mode HFCLK128 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256       (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 &lt;&lt; 0) </span><span class="comment">/* Shifted mode HFCLK256 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512       (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 &lt;&lt; 0) </span><span class="comment">/* Shifted mode HFCLK512 for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKEN                 (0x1UL &lt;&lt; 8)                                 </span><span class="comment">/* HFPERCLK Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT          8                                            </span><span class="comment">/* Shift value for CMU_HFPERCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_MASK           0x100UL                                      </span><span class="comment">/* Bit mask for CMU_HFPERCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT        0x00000001UL                                 </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT         (_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT &lt;&lt; 8)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Bit fields for CMU HFRCOCTRL */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_RESETVALUE                  0x00000380UL                           </span><span class="comment">/* Default value for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_MASK                        0x0001F7FFUL                           </span><span class="comment">/* Mask for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_SHIFT                0                                      </span><span class="comment">/* Shift value for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_MASK                 0xFFUL                                 </span><span class="comment">/* Bit mask for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_DEFAULT              0x00000080UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_TUNING_DEFAULT               (_CMU_HFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_SHIFT                  8                                      </span><span class="comment">/* Shift value for CMU_BAND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_MASK                   0x700UL                                </span><span class="comment">/* Bit mask for CMU_BAND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_1MHZ                   0x00000000UL                           </span><span class="comment">/* Mode 1MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_7MHZ                   0x00000001UL                           </span><span class="comment">/* Mode 7MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_11MHZ                  0x00000002UL                           </span><span class="comment">/* Mode 11MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_DEFAULT                0x00000003UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_14MHZ                  0x00000003UL                           </span><span class="comment">/* Mode 14MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_21MHZ                  0x00000004UL                           </span><span class="comment">/* Mode 21MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_28MHZ                  0x00000005UL                           </span><span class="comment">/* Mode 28MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_1MHZ                    (_CMU_HFRCOCTRL_BAND_1MHZ &lt;&lt; 8)        </span><span class="comment">/* Shifted mode 1MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_7MHZ                    (_CMU_HFRCOCTRL_BAND_7MHZ &lt;&lt; 8)        </span><span class="comment">/* Shifted mode 7MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_11MHZ                   (_CMU_HFRCOCTRL_BAND_11MHZ &lt;&lt; 8)       </span><span class="comment">/* Shifted mode 11MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_DEFAULT                 (_CMU_HFRCOCTRL_BAND_DEFAULT &lt;&lt; 8)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_14MHZ                   (_CMU_HFRCOCTRL_BAND_14MHZ &lt;&lt; 8)       </span><span class="comment">/* Shifted mode 14MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_21MHZ                   (_CMU_HFRCOCTRL_BAND_21MHZ &lt;&lt; 8)       </span><span class="comment">/* Shifted mode 21MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_BAND_28MHZ                   (_CMU_HFRCOCTRL_BAND_28MHZ &lt;&lt; 8)       </span><span class="comment">/* Shifted mode 28MHZ for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_SHIFT               12                                     </span><span class="comment">/* Shift value for CMU_SUDELAY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_MASK                0x1F000UL                              </span><span class="comment">/* Bit mask for CMU_SUDELAY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_DEFAULT             0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_HFRCOCTRL_SUDELAY_DEFAULT              (_CMU_HFRCOCTRL_SUDELAY_DEFAULT &lt;&lt; 12) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Bit fields for CMU LFRCOCTRL */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_RESETVALUE                  0x00000040UL                         </span><span class="comment">/* Default value for CMU_LFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFRCOCTRL_MASK                        0x0000007FUL                         </span><span class="comment">/* Mask for CMU_LFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_SHIFT                0                                    </span><span class="comment">/* Shift value for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_MASK                 0x7FUL                               </span><span class="comment">/* Bit mask for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_DEFAULT              0x00000040UL                         </span><span class="comment">/* Mode DEFAULT for CMU_LFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFRCOCTRL_TUNING_DEFAULT               (_CMU_LFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* Bit fields for CMU AUXHFRCOCTRL */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_RESETVALUE               0x00000080UL                            </span><span class="comment">/* Default value for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_MASK                     0x000007FFUL                            </span><span class="comment">/* Mask for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_SHIFT             0                                       </span><span class="comment">/* Shift value for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_MASK              0xFFUL                                  </span><span class="comment">/* Bit mask for CMU_TUNING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_DEFAULT           0x00000080UL                            </span><span class="comment">/* Mode DEFAULT for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_TUNING_DEFAULT            (_CMU_AUXHFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_SHIFT               8                                       </span><span class="comment">/* Shift value for CMU_BAND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_MASK                0x700UL                                 </span><span class="comment">/* Bit mask for CMU_BAND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_DEFAULT             0x00000000UL                            </span><span class="comment">/* Mode DEFAULT for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_14MHZ               0x00000000UL                            </span><span class="comment">/* Mode 14MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_11MHZ               0x00000001UL                            </span><span class="comment">/* Mode 11MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_7MHZ                0x00000002UL                            </span><span class="comment">/* Mode 7MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_1MHZ                0x00000003UL                            </span><span class="comment">/* Mode 1MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_28MHZ               0x00000006UL                            </span><span class="comment">/* Mode 28MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_21MHZ               0x00000007UL                            </span><span class="comment">/* Mode 21MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_DEFAULT              (_CMU_AUXHFRCOCTRL_BAND_DEFAULT &lt;&lt; 8)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_14MHZ                (_CMU_AUXHFRCOCTRL_BAND_14MHZ &lt;&lt; 8)     </span><span class="comment">/* Shifted mode 14MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_11MHZ                (_CMU_AUXHFRCOCTRL_BAND_11MHZ &lt;&lt; 8)     </span><span class="comment">/* Shifted mode 11MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_7MHZ                 (_CMU_AUXHFRCOCTRL_BAND_7MHZ &lt;&lt; 8)      </span><span class="comment">/* Shifted mode 7MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_1MHZ                 (_CMU_AUXHFRCOCTRL_BAND_1MHZ &lt;&lt; 8)      </span><span class="comment">/* Shifted mode 1MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_28MHZ                (_CMU_AUXHFRCOCTRL_BAND_28MHZ &lt;&lt; 8)     </span><span class="comment">/* Shifted mode 28MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_21MHZ                (_CMU_AUXHFRCOCTRL_BAND_21MHZ &lt;&lt; 8)     </span><span class="comment">/* Shifted mode 21MHZ for CMU_AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* Bit fields for CMU CALCTRL */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_RESETVALUE                    0x00000000UL                         </span><span class="comment">/* Default value for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_MASK                          0x0000007FUL                         </span><span class="comment">/* Mask for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_SHIFT                   0                                    </span><span class="comment">/* Shift value for CMU_UPSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_MASK                    0x7UL                                </span><span class="comment">/* Bit mask for CMU_UPSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_DEFAULT                 0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_HFXO                    0x00000000UL                         </span><span class="comment">/* Mode HFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_LFXO                    0x00000001UL                         </span><span class="comment">/* Mode LFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_HFRCO                   0x00000002UL                         </span><span class="comment">/* Mode HFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_LFRCO                   0x00000003UL                         </span><span class="comment">/* Mode LFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_UPSEL_AUXHFRCO                0x00000004UL                         </span><span class="comment">/* Mode AUXHFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_DEFAULT                  (_CMU_CALCTRL_UPSEL_DEFAULT &lt;&lt; 0)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_HFXO                     (_CMU_CALCTRL_UPSEL_HFXO &lt;&lt; 0)       </span><span class="comment">/* Shifted mode HFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_LFXO                     (_CMU_CALCTRL_UPSEL_LFXO &lt;&lt; 0)       </span><span class="comment">/* Shifted mode LFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_HFRCO                    (_CMU_CALCTRL_UPSEL_HFRCO &lt;&lt; 0)      </span><span class="comment">/* Shifted mode HFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_LFRCO                    (_CMU_CALCTRL_UPSEL_LFRCO &lt;&lt; 0)      </span><span class="comment">/* Shifted mode LFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_UPSEL_AUXHFRCO                 (_CMU_CALCTRL_UPSEL_AUXHFRCO &lt;&lt; 0)   </span><span class="comment">/* Shifted mode AUXHFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_SHIFT                 3                                    </span><span class="comment">/* Shift value for CMU_DOWNSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_MASK                  0x38UL                               </span><span class="comment">/* Bit mask for CMU_DOWNSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_DEFAULT               0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFCLK                 0x00000000UL                         </span><span class="comment">/* Mode HFCLK for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFXO                  0x00000001UL                         </span><span class="comment">/* Mode HFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_LFXO                  0x00000002UL                         </span><span class="comment">/* Mode LFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFRCO                 0x00000003UL                         </span><span class="comment">/* Mode HFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_LFRCO                 0x00000004UL                         </span><span class="comment">/* Mode LFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_AUXHFRCO              0x00000005UL                         </span><span class="comment">/* Mode AUXHFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_DEFAULT                (_CMU_CALCTRL_DOWNSEL_DEFAULT &lt;&lt; 3)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFCLK                  (_CMU_CALCTRL_DOWNSEL_HFCLK &lt;&lt; 3)    </span><span class="comment">/* Shifted mode HFCLK for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFXO                   (_CMU_CALCTRL_DOWNSEL_HFXO &lt;&lt; 3)     </span><span class="comment">/* Shifted mode HFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_LFXO                   (_CMU_CALCTRL_DOWNSEL_LFXO &lt;&lt; 3)     </span><span class="comment">/* Shifted mode LFXO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFRCO                  (_CMU_CALCTRL_DOWNSEL_HFRCO &lt;&lt; 3)    </span><span class="comment">/* Shifted mode HFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_LFRCO                  (_CMU_CALCTRL_DOWNSEL_LFRCO &lt;&lt; 3)    </span><span class="comment">/* Shifted mode LFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_AUXHFRCO               (_CMU_CALCTRL_DOWNSEL_AUXHFRCO &lt;&lt; 3) </span><span class="comment">/* Shifted mode AUXHFRCO for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_CONT                           (0x1UL &lt;&lt; 6)                         </span><span class="comment">/* Continuous Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_CONT_SHIFT                    6                                    </span><span class="comment">/* Shift value for CMU_CONT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_CONT_MASK                     0x40UL                               </span><span class="comment">/* Bit mask for CMU_CONT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCTRL_CONT_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCTRL_CONT_DEFAULT                   (_CMU_CALCTRL_CONT_DEFAULT &lt;&lt; 6)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* Bit fields for CMU CALCNT */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define _CMU_CALCNT_RESETVALUE                     0x00000000UL                      </span><span class="comment">/* Default value for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCNT_MASK                           0x000FFFFFUL                      </span><span class="comment">/* Mask for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define _CMU_CALCNT_CALCNT_SHIFT                   0                                 </span><span class="comment">/* Shift value for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCNT_CALCNT_MASK                    0xFFFFFUL                         </span><span class="comment">/* Bit mask for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CALCNT_CALCNT_DEFAULT                 0x00000000UL                      </span><span class="comment">/* Mode DEFAULT for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CALCNT_CALCNT_DEFAULT                  (_CMU_CALCNT_CALCNT_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* Bit fields for CMU OSCENCMD */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_RESETVALUE                   0x00000000UL                             </span><span class="comment">/* Default value for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_MASK                         0x000003FFUL                             </span><span class="comment">/* Mask for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFRCOEN                       (0x1UL &lt;&lt; 0)                             </span><span class="comment">/* HFRCO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_SHIFT                0                                        </span><span class="comment">/* Shift value for CMU_HFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_MASK                 0x1UL                                    </span><span class="comment">/* Bit mask for CMU_HFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_DEFAULT              0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFRCOEN_DEFAULT               (_CMU_OSCENCMD_HFRCOEN_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFRCODIS                      (0x1UL &lt;&lt; 1)                             </span><span class="comment">/* HFRCO Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_SHIFT               1                                        </span><span class="comment">/* Shift value for CMU_HFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_MASK                0x2UL                                    </span><span class="comment">/* Bit mask for CMU_HFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_DEFAULT             0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFRCODIS_DEFAULT              (_CMU_OSCENCMD_HFRCODIS_DEFAULT &lt;&lt; 1)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFXOEN                        (0x1UL &lt;&lt; 2)                             </span><span class="comment">/* HFXO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_SHIFT                 2                                        </span><span class="comment">/* Shift value for CMU_HFXOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_MASK                  0x4UL                                    </span><span class="comment">/* Bit mask for CMU_HFXOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFXOEN_DEFAULT                (_CMU_OSCENCMD_HFXOEN_DEFAULT &lt;&lt; 2)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFXODIS                       (0x1UL &lt;&lt; 3)                             </span><span class="comment">/* HFXO Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_SHIFT                3                                        </span><span class="comment">/* Shift value for CMU_HFXODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_MASK                 0x8UL                                    </span><span class="comment">/* Bit mask for CMU_HFXODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_DEFAULT              0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_HFXODIS_DEFAULT               (_CMU_OSCENCMD_HFXODIS_DEFAULT &lt;&lt; 3)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCOEN                    (0x1UL &lt;&lt; 4)                             </span><span class="comment">/* AUXHFRCO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_SHIFT             4                                        </span><span class="comment">/* Shift value for CMU_AUXHFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_MASK              0x10UL                                   </span><span class="comment">/* Bit mask for CMU_AUXHFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_DEFAULT           0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCOEN_DEFAULT            (_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCODIS                   (0x1UL &lt;&lt; 5)                             </span><span class="comment">/* AUXHFRCO Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_SHIFT            5                                        </span><span class="comment">/* Shift value for CMU_AUXHFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_MASK             0x20UL                                   </span><span class="comment">/* Bit mask for CMU_AUXHFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_DEFAULT          0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCODIS_DEFAULT           (_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT &lt;&lt; 5) </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFRCOEN                       (0x1UL &lt;&lt; 6)                             </span><span class="comment">/* LFRCO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_SHIFT                6                                        </span><span class="comment">/* Shift value for CMU_LFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_MASK                 0x40UL                                   </span><span class="comment">/* Bit mask for CMU_LFRCOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_DEFAULT              0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFRCOEN_DEFAULT               (_CMU_OSCENCMD_LFRCOEN_DEFAULT &lt;&lt; 6)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFRCODIS                      (0x1UL &lt;&lt; 7)                             </span><span class="comment">/* LFRCO Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_SHIFT               7                                        </span><span class="comment">/* Shift value for CMU_LFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_MASK                0x80UL                                   </span><span class="comment">/* Bit mask for CMU_LFRCODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_DEFAULT             0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFRCODIS_DEFAULT              (_CMU_OSCENCMD_LFRCODIS_DEFAULT &lt;&lt; 7)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFXOEN                        (0x1UL &lt;&lt; 8)                             </span><span class="comment">/* LFXO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_SHIFT                 8                                        </span><span class="comment">/* Shift value for CMU_LFXOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_MASK                  0x100UL                                  </span><span class="comment">/* Bit mask for CMU_LFXOEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFXOEN_DEFAULT                (_CMU_OSCENCMD_LFXOEN_DEFAULT &lt;&lt; 8)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFXODIS                       (0x1UL &lt;&lt; 9)                             </span><span class="comment">/* LFXO Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_SHIFT                9                                        </span><span class="comment">/* Shift value for CMU_LFXODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_MASK                 0x200UL                                  </span><span class="comment">/* Bit mask for CMU_LFXODIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_DEFAULT              0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_OSCENCMD_LFXODIS_DEFAULT               (_CMU_OSCENCMD_LFXODIS_DEFAULT &lt;&lt; 9)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* Bit fields for CMU CMD */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define _CMU_CMD_RESETVALUE                        0x00000000UL                          </span><span class="comment">/* Default value for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_MASK                            0x0000001FUL                          </span><span class="comment">/* Mask for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_MASK                            0x0000007FUL                          </span><span class="comment">/* Mask for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_SHIFT                    0                                     </span><span class="comment">/* Shift value for CMU_HFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_MASK                     0x7UL                                 </span><span class="comment">/* Bit mask for CMU_HFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_DEFAULT                  0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_HFRCO                    0x00000001UL                          </span><span class="comment">/* Mode HFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_HFXO                     0x00000002UL                          </span><span class="comment">/* Mode HFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_LFRCO                    0x00000003UL                          </span><span class="comment">/* Mode LFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_HFCLKSEL_LFXO                     0x00000004UL                          </span><span class="comment">/* Mode LFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_HFCLKSEL_DEFAULT                   (_CMU_CMD_HFCLKSEL_DEFAULT &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_HFCLKSEL_HFRCO                     (_CMU_CMD_HFCLKSEL_HFRCO &lt;&lt; 0)        </span><span class="comment">/* Shifted mode HFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_HFCLKSEL_HFXO                      (_CMU_CMD_HFCLKSEL_HFXO &lt;&lt; 0)         </span><span class="comment">/* Shifted mode HFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_HFCLKSEL_LFRCO                     (_CMU_CMD_HFCLKSEL_LFRCO &lt;&lt; 0)        </span><span class="comment">/* Shifted mode LFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_HFCLKSEL_LFXO                      (_CMU_CMD_HFCLKSEL_LFXO &lt;&lt; 0)         </span><span class="comment">/* Shifted mode LFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_CALSTART                           (0x1UL &lt;&lt; 3)                          </span><span class="comment">/* Calibration Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTART_SHIFT                    3                                     </span><span class="comment">/* Shift value for CMU_CALSTART */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTART_MASK                     0x8UL                                 </span><span class="comment">/* Bit mask for CMU_CALSTART */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTART_DEFAULT                  0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_CALSTART_DEFAULT                   (_CMU_CMD_CALSTART_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_CALSTOP                            (0x1UL &lt;&lt; 4)                          </span><span class="comment">/* Calibration Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTOP_SHIFT                     4                                     </span><span class="comment">/* Shift value for CMU_CALSTOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTOP_MASK                      0x10UL                                </span><span class="comment">/* Bit mask for CMU_CALSTOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_CMD_CALSTOP_DEFAULT                   0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_CMD_CALSTOP_DEFAULT                    (_CMU_CMD_CALSTOP_DEFAULT &lt;&lt; 4)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_SHIFT                5                                     </span><span class="comment">/* Shift value for CMU_USBCCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_MASK                 0x60UL                                </span><span class="comment">/* Bit mask for CMU_USBCCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_DEFAULT              0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_HFCLKNODIV           0x00000001UL                          </span><span class="comment">/* Mode HFCLKNODIV for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_LFXO                 0x00000002UL                          </span><span class="comment">/* Mode LFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_CMD_USBCCLKSEL_LFRCO                0x00000003UL                          </span><span class="comment">/* Mode LFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CMD_USBCCLKSEL_DEFAULT               (_CMU_CMD_USBCCLKSEL_DEFAULT &lt;&lt; 5)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CMD_USBCCLKSEL_HFCLKNODIV            (_CMU_CMD_USBCCLKSEL_HFCLKNODIV &lt;&lt; 5) </span><span class="comment">/* Shifted mode HFCLKNODIV for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CMD_USBCCLKSEL_LFXO                  (_CMU_CMD_USBCCLKSEL_LFXO &lt;&lt; 5)       </span><span class="comment">/* Shifted mode LFXO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_CMD_USBCCLKSEL_LFRCO                 (_CMU_CMD_USBCCLKSEL_LFRCO &lt;&lt; 5)      </span><span class="comment">/* Shifted mode LFRCO for CMU_CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* Bit fields for CMU LFCLKSEL */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_RESETVALUE                 0x00000005UL                             </span><span class="comment">/* Default value for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_MASK                       0x0011000FUL                             </span><span class="comment">/* Mask for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_RESETVALUE                 0x00000005UL                             </span><span class="comment">/* Default value for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_MASK                       0x0011000FUL                             </span><span class="comment">/* Mask for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_SHIFT                    0                                        </span><span class="comment">/* Shift value for CMU_LFA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_MASK                     0x3UL                                    </span><span class="comment">/* Bit mask for CMU_LFA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_DISABLED                 0x00000000UL                             </span><span class="comment">/* Mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_DEFAULT                  0x00000001UL                             </span><span class="comment">/* Mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_LFRCO                    0x00000001UL                             </span><span class="comment">/* Mode LFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_LFXO                     0x00000002UL                             </span><span class="comment">/* Mode LFXO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2          0x00000003UL                             </span><span class="comment">/* Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFA_DISABLED                  (_CMU_LFCLKSEL_LFA_DISABLED &lt;&lt; 0)        </span><span class="comment">/* Shifted mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFA_DEFAULT                   (_CMU_LFCLKSEL_LFA_DEFAULT &lt;&lt; 0)         </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFA_LFRCO                     (_CMU_LFCLKSEL_LFA_LFRCO &lt;&lt; 0)           </span><span class="comment">/* Shifted mode LFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFA_LFXO                      (_CMU_LFCLKSEL_LFA_LFXO &lt;&lt; 0)            </span><span class="comment">/* Shifted mode LFXO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2           (_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 &lt;&lt; 0) </span><span class="comment">/* Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_SHIFT                    2                                        </span><span class="comment">/* Shift value for CMU_LFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_MASK                     0xCUL                                    </span><span class="comment">/* Bit mask for CMU_LFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_DISABLED                 0x00000000UL                             </span><span class="comment">/* Mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_DEFAULT                  0x00000001UL                             </span><span class="comment">/* Mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_LFRCO                    0x00000001UL                             </span><span class="comment">/* Mode LFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_LFXO                     0x00000002UL                             </span><span class="comment">/* Mode LFXO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2          0x00000003UL                             </span><span class="comment">/* Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFB_DISABLED                  (_CMU_LFCLKSEL_LFB_DISABLED &lt;&lt; 2)        </span><span class="comment">/* Shifted mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFB_DEFAULT                   (_CMU_LFCLKSEL_LFB_DEFAULT &lt;&lt; 2)         </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFB_LFRCO                     (_CMU_LFCLKSEL_LFB_LFRCO &lt;&lt; 2)           </span><span class="comment">/* Shifted mode LFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFB_LFXO                      (_CMU_LFCLKSEL_LFB_LFXO &lt;&lt; 2)            </span><span class="comment">/* Shifted mode LFXO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2           (_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 &lt;&lt; 2) </span><span class="comment">/* Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFAE                        (0x1UL &lt;&lt; 16)                            </span><span class="comment">/* Clock Select for LFA Extended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFAE_SHIFT                 16                                       </span><span class="comment">/* Shift value for CMU_LFAE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFAE_MASK                  0x10000UL                                </span><span class="comment">/* Bit mask for CMU_LFAE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFAE_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFAE_DISABLED              0x00000000UL                             </span><span class="comment">/* Mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFAE_ULFRCO                0x00000001UL                             </span><span class="comment">/* Mode ULFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFAE_DEFAULT                (_CMU_LFCLKSEL_LFAE_DEFAULT &lt;&lt; 16)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFAE_DISABLED               (_CMU_LFCLKSEL_LFAE_DISABLED &lt;&lt; 16)      </span><span class="comment">/* Shifted mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFAE_ULFRCO                 (_CMU_LFCLKSEL_LFAE_ULFRCO &lt;&lt; 16)        </span><span class="comment">/* Shifted mode ULFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFBE                        (0x1UL &lt;&lt; 20)                            </span><span class="comment">/* Clock Select for LFB Extended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFBE_SHIFT                 20                                       </span><span class="comment">/* Shift value for CMU_LFBE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFBE_MASK                  0x100000UL                               </span><span class="comment">/* Bit mask for CMU_LFBE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFBE_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFBE_DISABLED              0x00000000UL                             </span><span class="comment">/* Mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFCLKSEL_LFBE_ULFRCO                0x00000001UL                             </span><span class="comment">/* Mode ULFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFBE_DEFAULT                (_CMU_LFCLKSEL_LFBE_DEFAULT &lt;&lt; 20)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFBE_DISABLED               (_CMU_LFCLKSEL_LFBE_DISABLED &lt;&lt; 20)      </span><span class="comment">/* Shifted mode DISABLED for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFCLKSEL_LFBE_ULFRCO                 (_CMU_LFCLKSEL_LFBE_ULFRCO &lt;&lt; 20)        </span><span class="comment">/* Shifted mode ULFRCO for CMU_LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* Bit fields for CMU STATUS */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define _CMU_STATUS_RESETVALUE                     0x00000403UL                             </span><span class="comment">/* Default value for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_MASK                         0x00007FFFUL                             </span><span class="comment">/* Mask for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_MASK                         0x0003FFFFUL                             </span><span class="comment">/* Mask for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCOENS                        (0x1UL &lt;&lt; 0)                             </span><span class="comment">/* HFRCO Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOENS_SHIFT                 0                                        </span><span class="comment">/* Shift value for CMU_HFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOENS_MASK                  0x1UL                                    </span><span class="comment">/* Bit mask for CMU_HFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOENS_DEFAULT               0x00000001UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFRCOENS_DEFAULT                (_CMU_STATUS_HFRCOENS_DEFAULT &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFRCORDY                        (0x1UL &lt;&lt; 1)                             </span><span class="comment">/* HFRCO Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCORDY_SHIFT                 1                                        </span><span class="comment">/* Shift value for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCORDY_MASK                  0x2UL                                    </span><span class="comment">/* Bit mask for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCORDY_DEFAULT               0x00000001UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFRCORDY_DEFAULT                (_CMU_STATUS_HFRCORDY_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXOENS                         (0x1UL &lt;&lt; 2)                             </span><span class="comment">/* HFXO Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOENS_SHIFT                  2                                        </span><span class="comment">/* Shift value for CMU_HFXOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOENS_MASK                   0x4UL                                    </span><span class="comment">/* Bit mask for CMU_HFXOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOENS_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXOENS_DEFAULT                 (_CMU_STATUS_HFXOENS_DEFAULT &lt;&lt; 2)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXORDY                         (0x1UL &lt;&lt; 3)                             </span><span class="comment">/* HFXO Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXORDY_SHIFT                  3                                        </span><span class="comment">/* Shift value for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXORDY_MASK                   0x8UL                                    </span><span class="comment">/* Bit mask for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXORDY_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXORDY_DEFAULT                 (_CMU_STATUS_HFXORDY_DEFAULT &lt;&lt; 3)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_AUXHFRCOENS                     (0x1UL &lt;&lt; 4)                             </span><span class="comment">/* AUXHFRCO Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_SHIFT              4                                        </span><span class="comment">/* Shift value for CMU_AUXHFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_MASK               0x10UL                                   </span><span class="comment">/* Bit mask for CMU_AUXHFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_DEFAULT            0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_AUXHFRCOENS_DEFAULT             (_CMU_STATUS_AUXHFRCOENS_DEFAULT &lt;&lt; 4)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_AUXHFRCORDY                     (0x1UL &lt;&lt; 5)                             </span><span class="comment">/* AUXHFRCO Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_SHIFT              5                                        </span><span class="comment">/* Shift value for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_MASK               0x20UL                                   </span><span class="comment">/* Bit mask for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_DEFAULT            0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_AUXHFRCORDY_DEFAULT             (_CMU_STATUS_AUXHFRCORDY_DEFAULT &lt;&lt; 5)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCOENS                        (0x1UL &lt;&lt; 6)                             </span><span class="comment">/* LFRCO Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOENS_SHIFT                 6                                        </span><span class="comment">/* Shift value for CMU_LFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOENS_MASK                  0x40UL                                   </span><span class="comment">/* Bit mask for CMU_LFRCOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOENS_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCOENS_DEFAULT                (_CMU_STATUS_LFRCOENS_DEFAULT &lt;&lt; 6)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCORDY                        (0x1UL &lt;&lt; 7)                             </span><span class="comment">/* LFRCO Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCORDY_SHIFT                 7                                        </span><span class="comment">/* Shift value for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCORDY_MASK                  0x80UL                                   </span><span class="comment">/* Bit mask for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCORDY_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCORDY_DEFAULT                (_CMU_STATUS_LFRCORDY_DEFAULT &lt;&lt; 7)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXOENS                         (0x1UL &lt;&lt; 8)                             </span><span class="comment">/* LFXO Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOENS_SHIFT                  8                                        </span><span class="comment">/* Shift value for CMU_LFXOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOENS_MASK                   0x100UL                                  </span><span class="comment">/* Bit mask for CMU_LFXOENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOENS_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXOENS_DEFAULT                 (_CMU_STATUS_LFXOENS_DEFAULT &lt;&lt; 8)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXORDY                         (0x1UL &lt;&lt; 9)                             </span><span class="comment">/* LFXO Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXORDY_SHIFT                  9                                        </span><span class="comment">/* Shift value for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXORDY_MASK                   0x200UL                                  </span><span class="comment">/* Bit mask for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXORDY_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXORDY_DEFAULT                 (_CMU_STATUS_LFXORDY_DEFAULT &lt;&lt; 9)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFRCOSEL                        (0x1UL &lt;&lt; 10)                            </span><span class="comment">/* HFRCO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_SHIFT                 10                                       </span><span class="comment">/* Shift value for CMU_HFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_MASK                  0x400UL                                  </span><span class="comment">/* Bit mask for CMU_HFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_DEFAULT               0x00000001UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFRCOSEL_DEFAULT                (_CMU_STATUS_HFRCOSEL_DEFAULT &lt;&lt; 10)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXOSEL                         (0x1UL &lt;&lt; 11)                            </span><span class="comment">/* HFXO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOSEL_SHIFT                  11                                       </span><span class="comment">/* Shift value for CMU_HFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOSEL_MASK                   0x800UL                                  </span><span class="comment">/* Bit mask for CMU_HFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_HFXOSEL_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_HFXOSEL_DEFAULT                 (_CMU_STATUS_HFXOSEL_DEFAULT &lt;&lt; 11)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCOSEL                        (0x1UL &lt;&lt; 12)                            </span><span class="comment">/* LFRCO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_SHIFT                 12                                       </span><span class="comment">/* Shift value for CMU_LFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_MASK                  0x1000UL                                 </span><span class="comment">/* Bit mask for CMU_LFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_DEFAULT               0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFRCOSEL_DEFAULT                (_CMU_STATUS_LFRCOSEL_DEFAULT &lt;&lt; 12)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXOSEL                         (0x1UL &lt;&lt; 13)                            </span><span class="comment">/* LFXO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOSEL_SHIFT                  13                                       </span><span class="comment">/* Shift value for CMU_LFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOSEL_MASK                   0x2000UL                                 </span><span class="comment">/* Bit mask for CMU_LFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_LFXOSEL_DEFAULT                0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_LFXOSEL_DEFAULT                 (_CMU_STATUS_LFXOSEL_DEFAULT &lt;&lt; 13)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_CALBSY                          (0x1UL &lt;&lt; 14)                            </span><span class="comment">/* Calibration Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_CALBSY_SHIFT                   14                                       </span><span class="comment">/* Shift value for CMU_CALBSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_CALBSY_MASK                    0x4000UL                                 </span><span class="comment">/* Bit mask for CMU_CALBSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_STATUS_CALBSY_DEFAULT                 0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_STATUS_CALBSY_DEFAULT                  (_CMU_STATUS_CALBSY_DEFAULT &lt;&lt; 14)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCHFCLKSEL                  (0x1UL &lt;&lt; 15)                            </span><span class="comment">/* USBC HFCLK Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCHFCLKSEL_SHIFT           15                                       </span><span class="comment">/* Shift value for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCHFCLKSEL_MASK            0x8000UL                                 </span><span class="comment">/* Bit mask for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCHFCLKSEL_DEFAULT         0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCHFCLKSEL_DEFAULT          (_CMU_STATUS_USBCHFCLKSEL_DEFAULT &lt;&lt; 15) </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCLFXOSEL                   (0x1UL &lt;&lt; 16)                            </span><span class="comment">/* USBC LFXO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFXOSEL_SHIFT            16                                       </span><span class="comment">/* Shift value for CMU_USBCLFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFXOSEL_MASK             0x10000UL                                </span><span class="comment">/* Bit mask for CMU_USBCLFXOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFXOSEL_DEFAULT          0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCLFXOSEL_DEFAULT           (_CMU_STATUS_USBCLFXOSEL_DEFAULT &lt;&lt; 16)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCLFRCOSEL                  (0x1UL &lt;&lt; 17)                            </span><span class="comment">/* USBC LFRCO Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFRCOSEL_SHIFT           17                                       </span><span class="comment">/* Shift value for CMU_USBCLFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFRCOSEL_MASK            0x20000UL                                </span><span class="comment">/* Bit mask for CMU_USBCLFRCOSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_STATUS_USBCLFRCOSEL_DEFAULT         0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_STATUS_USBCLFRCOSEL_DEFAULT          (_CMU_STATUS_USBCLFRCOSEL_DEFAULT &lt;&lt; 17) </span><span class="comment">/* Shifted mode DEFAULT for CMU_STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* Bit fields for CMU IF */</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define _CMU_IF_RESETVALUE                         0x00000001UL                        </span><span class="comment">/* Default value for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IF_MASK                             0x0000007FUL                        </span><span class="comment">/* Mask for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IF_MASK                             0x000000FFUL                        </span><span class="comment">/* Mask for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define CMU_IF_HFRCORDY                            (0x1UL &lt;&lt; 0)                        </span><span class="comment">/* HFRCO Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFRCORDY_SHIFT                     0                                   </span><span class="comment">/* Shift value for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFRCORDY_MASK                      0x1UL                               </span><span class="comment">/* Bit mask for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFRCORDY_DEFAULT                   0x00000001UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_HFRCORDY_DEFAULT                    (_CMU_IF_HFRCORDY_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_HFXORDY                             (0x1UL &lt;&lt; 1)                        </span><span class="comment">/* HFXO Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFXORDY_SHIFT                      1                                   </span><span class="comment">/* Shift value for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFXORDY_MASK                       0x2UL                               </span><span class="comment">/* Bit mask for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_HFXORDY_DEFAULT                    0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_HFXORDY_DEFAULT                     (_CMU_IF_HFXORDY_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_LFRCORDY                            (0x1UL &lt;&lt; 2)                        </span><span class="comment">/* LFRCO Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFRCORDY_SHIFT                     2                                   </span><span class="comment">/* Shift value for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFRCORDY_MASK                      0x4UL                               </span><span class="comment">/* Bit mask for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFRCORDY_DEFAULT                   0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_LFRCORDY_DEFAULT                    (_CMU_IF_LFRCORDY_DEFAULT &lt;&lt; 2)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_LFXORDY                             (0x1UL &lt;&lt; 3)                        </span><span class="comment">/* LFXO Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFXORDY_SHIFT                      3                                   </span><span class="comment">/* Shift value for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFXORDY_MASK                       0x8UL                               </span><span class="comment">/* Bit mask for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_LFXORDY_DEFAULT                    0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_LFXORDY_DEFAULT                     (_CMU_IF_LFXORDY_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_AUXHFRCORDY                         (0x1UL &lt;&lt; 4)                        </span><span class="comment">/* AUXHFRCO Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_SHIFT                  4                                   </span><span class="comment">/* Shift value for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_MASK                   0x10UL                              </span><span class="comment">/* Bit mask for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_DEFAULT                0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_AUXHFRCORDY_DEFAULT                 (_CMU_IF_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_CALRDY                              (0x1UL &lt;&lt; 5)                        </span><span class="comment">/* Calibration Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALRDY_SHIFT                       5                                   </span><span class="comment">/* Shift value for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALRDY_MASK                        0x20UL                              </span><span class="comment">/* Bit mask for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALRDY_DEFAULT                     0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_CALRDY_DEFAULT                      (_CMU_IF_CALRDY_DEFAULT &lt;&lt; 5)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_CALOF                               (0x1UL &lt;&lt; 6)                        </span><span class="comment">/* Calibration Overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALOF_SHIFT                        6                                   </span><span class="comment">/* Shift value for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALOF_MASK                         0x40UL                              </span><span class="comment">/* Bit mask for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IF_CALOF_DEFAULT                      0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IF_CALOF_DEFAULT                       (_CMU_IF_CALOF_DEFAULT &lt;&lt; 6)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IF_USBCHFCLKSEL                        (0x1UL &lt;&lt; 7)                        </span><span class="comment">/* USBC HFCLK Selected Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IF_USBCHFCLKSEL_SHIFT                 7                                   </span><span class="comment">/* Shift value for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IF_USBCHFCLKSEL_MASK                  0x80UL                              </span><span class="comment">/* Bit mask for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IF_USBCHFCLKSEL_DEFAULT               0x00000000UL                        </span><span class="comment">/* Mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IF_USBCHFCLKSEL_DEFAULT                (_CMU_IF_USBCHFCLKSEL_DEFAULT &lt;&lt; 7) </span><span class="comment">/* Shifted mode DEFAULT for CMU_IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* Bit fields for CMU IFS */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define _CMU_IFS_RESETVALUE                        0x00000000UL                         </span><span class="comment">/* Default value for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFS_MASK                            0x0000007FUL                         </span><span class="comment">/* Mask for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFS_MASK                            0x000000FFUL                         </span><span class="comment">/* Mask for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define CMU_IFS_HFRCORDY                           (0x1UL &lt;&lt; 0)                         </span><span class="comment">/* HFRCO Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFRCORDY_SHIFT                    0                                    </span><span class="comment">/* Shift value for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFRCORDY_MASK                     0x1UL                                </span><span class="comment">/* Bit mask for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_HFRCORDY_DEFAULT                   (_CMU_IFS_HFRCORDY_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_HFXORDY                            (0x1UL &lt;&lt; 1)                         </span><span class="comment">/* HFXO Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFXORDY_SHIFT                     1                                    </span><span class="comment">/* Shift value for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFXORDY_MASK                      0x2UL                                </span><span class="comment">/* Bit mask for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_HFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_HFXORDY_DEFAULT                    (_CMU_IFS_HFXORDY_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_LFRCORDY                           (0x1UL &lt;&lt; 2)                         </span><span class="comment">/* LFRCO Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFRCORDY_SHIFT                    2                                    </span><span class="comment">/* Shift value for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFRCORDY_MASK                     0x4UL                                </span><span class="comment">/* Bit mask for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_LFRCORDY_DEFAULT                   (_CMU_IFS_LFRCORDY_DEFAULT &lt;&lt; 2)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_LFXORDY                            (0x1UL &lt;&lt; 3)                         </span><span class="comment">/* LFXO Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFXORDY_SHIFT                     3                                    </span><span class="comment">/* Shift value for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFXORDY_MASK                      0x8UL                                </span><span class="comment">/* Bit mask for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_LFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_LFXORDY_DEFAULT                    (_CMU_IFS_LFXORDY_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_AUXHFRCORDY                        (0x1UL &lt;&lt; 4)                         </span><span class="comment">/* AUXHFRCO Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_SHIFT                 4                                    </span><span class="comment">/* Shift value for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_MASK                  0x10UL                               </span><span class="comment">/* Bit mask for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_DEFAULT               0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_AUXHFRCORDY_DEFAULT                (_CMU_IFS_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_CALRDY                             (0x1UL &lt;&lt; 5)                         </span><span class="comment">/* Calibration Ready Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALRDY_SHIFT                      5                                    </span><span class="comment">/* Shift value for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALRDY_MASK                       0x20UL                               </span><span class="comment">/* Bit mask for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALRDY_DEFAULT                    0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_CALRDY_DEFAULT                     (_CMU_IFS_CALRDY_DEFAULT &lt;&lt; 5)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_CALOF                              (0x1UL &lt;&lt; 6)                         </span><span class="comment">/* Calibration Overflow Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALOF_SHIFT                       6                                    </span><span class="comment">/* Shift value for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALOF_MASK                        0x40UL                               </span><span class="comment">/* Bit mask for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFS_CALOF_DEFAULT                     0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFS_CALOF_DEFAULT                      (_CMU_IFS_CALOF_DEFAULT &lt;&lt; 6)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IFS_USBCHFCLKSEL                     (0x1UL &lt;&lt; 7)                         </span><span class="comment">/* USBC HFCLK Selected Interrupt Flag Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFS_USBCHFCLKSEL_SHIFT              7                                    </span><span class="comment">/* Shift value for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFS_USBCHFCLKSEL_MASK               0x80UL                               </span><span class="comment">/* Bit mask for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFS_USBCHFCLKSEL_DEFAULT            0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IFS_USBCHFCLKSEL_DEFAULT             (_CMU_IFS_USBCHFCLKSEL_DEFAULT &lt;&lt; 7) </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">/* Bit fields for CMU IFC */</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define _CMU_IFC_RESETVALUE                        0x00000000UL                         </span><span class="comment">/* Default value for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFC_MASK                            0x0000007FUL                         </span><span class="comment">/* Mask for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFC_MASK                            0x000000FFUL                         </span><span class="comment">/* Mask for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define CMU_IFC_HFRCORDY                           (0x1UL &lt;&lt; 0)                         </span><span class="comment">/* HFRCO Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFRCORDY_SHIFT                    0                                    </span><span class="comment">/* Shift value for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFRCORDY_MASK                     0x1UL                                </span><span class="comment">/* Bit mask for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_HFRCORDY_DEFAULT                   (_CMU_IFC_HFRCORDY_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_HFXORDY                            (0x1UL &lt;&lt; 1)                         </span><span class="comment">/* HFXO Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFXORDY_SHIFT                     1                                    </span><span class="comment">/* Shift value for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFXORDY_MASK                      0x2UL                                </span><span class="comment">/* Bit mask for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_HFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_HFXORDY_DEFAULT                    (_CMU_IFC_HFXORDY_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_LFRCORDY                           (0x1UL &lt;&lt; 2)                         </span><span class="comment">/* LFRCO Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFRCORDY_SHIFT                    2                                    </span><span class="comment">/* Shift value for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFRCORDY_MASK                     0x4UL                                </span><span class="comment">/* Bit mask for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_LFRCORDY_DEFAULT                   (_CMU_IFC_LFRCORDY_DEFAULT &lt;&lt; 2)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_LFXORDY                            (0x1UL &lt;&lt; 3)                         </span><span class="comment">/* LFXO Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFXORDY_SHIFT                     3                                    </span><span class="comment">/* Shift value for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFXORDY_MASK                      0x8UL                                </span><span class="comment">/* Bit mask for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_LFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_LFXORDY_DEFAULT                    (_CMU_IFC_LFXORDY_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_AUXHFRCORDY                        (0x1UL &lt;&lt; 4)                         </span><span class="comment">/* AUXHFRCO Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_SHIFT                 4                                    </span><span class="comment">/* Shift value for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_MASK                  0x10UL                               </span><span class="comment">/* Bit mask for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_DEFAULT               0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_AUXHFRCORDY_DEFAULT                (_CMU_IFC_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_CALRDY                             (0x1UL &lt;&lt; 5)                         </span><span class="comment">/* Calibration Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALRDY_SHIFT                      5                                    </span><span class="comment">/* Shift value for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALRDY_MASK                       0x20UL                               </span><span class="comment">/* Bit mask for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALRDY_DEFAULT                    0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_CALRDY_DEFAULT                     (_CMU_IFC_CALRDY_DEFAULT &lt;&lt; 5)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_CALOF                              (0x1UL &lt;&lt; 6)                         </span><span class="comment">/* Calibration Overflow Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALOF_SHIFT                       6                                    </span><span class="comment">/* Shift value for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALOF_MASK                        0x40UL                               </span><span class="comment">/* Bit mask for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IFC_CALOF_DEFAULT                     0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IFC_CALOF_DEFAULT                      (_CMU_IFC_CALOF_DEFAULT &lt;&lt; 6)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IFC_USBCHFCLKSEL                     (0x1UL &lt;&lt; 7)                         </span><span class="comment">/* USBC HFCLK Selected Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFC_USBCHFCLKSEL_SHIFT              7                                    </span><span class="comment">/* Shift value for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFC_USBCHFCLKSEL_MASK               0x80UL                               </span><span class="comment">/* Bit mask for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IFC_USBCHFCLKSEL_DEFAULT            0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IFC_USBCHFCLKSEL_DEFAULT             (_CMU_IFC_USBCHFCLKSEL_DEFAULT &lt;&lt; 7) </span><span class="comment">/* Shifted mode DEFAULT for CMU_IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* Bit fields for CMU IEN */</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define _CMU_IEN_RESETVALUE                        0x00000000UL                         </span><span class="comment">/* Default value for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG) || defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IEN_MASK                            0x0000007FUL                         </span><span class="comment">/* Mask for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IEN_MASK                            0x000000FFUL                         </span><span class="comment">/* Mask for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define CMU_IEN_HFRCORDY                           (0x1UL &lt;&lt; 0)                         </span><span class="comment">/* HFRCO Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFRCORDY_SHIFT                    0                                    </span><span class="comment">/* Shift value for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFRCORDY_MASK                     0x1UL                                </span><span class="comment">/* Bit mask for CMU_HFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_HFRCORDY_DEFAULT                   (_CMU_IEN_HFRCORDY_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_HFXORDY                            (0x1UL &lt;&lt; 1)                         </span><span class="comment">/* HFXO Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFXORDY_SHIFT                     1                                    </span><span class="comment">/* Shift value for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFXORDY_MASK                      0x2UL                                </span><span class="comment">/* Bit mask for CMU_HFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_HFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_HFXORDY_DEFAULT                    (_CMU_IEN_HFXORDY_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_LFRCORDY                           (0x1UL &lt;&lt; 2)                         </span><span class="comment">/* LFRCO Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFRCORDY_SHIFT                    2                                    </span><span class="comment">/* Shift value for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFRCORDY_MASK                     0x4UL                                </span><span class="comment">/* Bit mask for CMU_LFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFRCORDY_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_LFRCORDY_DEFAULT                   (_CMU_IEN_LFRCORDY_DEFAULT &lt;&lt; 2)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_LFXORDY                            (0x1UL &lt;&lt; 3)                         </span><span class="comment">/* LFXO Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFXORDY_SHIFT                     3                                    </span><span class="comment">/* Shift value for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFXORDY_MASK                      0x8UL                                </span><span class="comment">/* Bit mask for CMU_LFXORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_LFXORDY_DEFAULT                   0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_LFXORDY_DEFAULT                    (_CMU_IEN_LFXORDY_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_AUXHFRCORDY                        (0x1UL &lt;&lt; 4)                         </span><span class="comment">/* AUXHFRCO Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_SHIFT                 4                                    </span><span class="comment">/* Shift value for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_MASK                  0x10UL                               </span><span class="comment">/* Bit mask for CMU_AUXHFRCORDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_DEFAULT               0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_AUXHFRCORDY_DEFAULT                (_CMU_IEN_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_CALRDY                             (0x1UL &lt;&lt; 5)                         </span><span class="comment">/* Calibration Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALRDY_SHIFT                      5                                    </span><span class="comment">/* Shift value for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALRDY_MASK                       0x20UL                               </span><span class="comment">/* Bit mask for CMU_CALRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALRDY_DEFAULT                    0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_CALRDY_DEFAULT                     (_CMU_IEN_CALRDY_DEFAULT &lt;&lt; 5)       </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_CALOF                              (0x1UL &lt;&lt; 6)                         </span><span class="comment">/* Calibration Overflow Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALOF_SHIFT                       6                                    </span><span class="comment">/* Shift value for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALOF_MASK                        0x40UL                               </span><span class="comment">/* Bit mask for CMU_CALOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_IEN_CALOF_DEFAULT                     0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_IEN_CALOF_DEFAULT                      (_CMU_IEN_CALOF_DEFAULT &lt;&lt; 6)        </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IEN_USBCHFCLKSEL                     (0x1UL &lt;&lt; 7)                         </span><span class="comment">/* USBC HFCLK Selected Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IEN_USBCHFCLKSEL_SHIFT              7                                    </span><span class="comment">/* Shift value for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IEN_USBCHFCLKSEL_MASK               0x80UL                               </span><span class="comment">/* Bit mask for CMU_USBCHFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_IEN_USBCHFCLKSEL_DEFAULT            0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_IEN_USBCHFCLKSEL_DEFAULT             (_CMU_IEN_USBCHFCLKSEL_DEFAULT &lt;&lt; 7) </span><span class="comment">/* Shifted mode DEFAULT for CMU_IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* Bit fields for CMU HFCORECLKEN0 */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_RESETVALUE             0x00000000UL                          </span><span class="comment">/* Default value for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_MASK                   0x00000007UL                          </span><span class="comment">/* Mask for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#  define CMU_HFCORECLKEN0_AES                     (0x1UL &lt;&lt; 0)                          </span><span class="comment">/* Advanced Encryption Standard Accelerator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_SHIFT              0                                     </span><span class="comment">/* Shift value for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_MASK               0x1UL                                 </span><span class="comment">/* Bit mask for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_AES_DEFAULT             (_CMU_HFCORECLKEN0_AES_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA                     (0x1UL &lt;&lt; 1)                          </span><span class="comment">/* Direct Memory Access Controller Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_SHIFT              1                                     </span><span class="comment">/* Shift value for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_MASK               0x2UL                                 </span><span class="comment">/* Bit mask for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA_DEFAULT             (_CMU_HFCORECLKEN0_DMA_DEFAULT &lt;&lt; 1)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE                      (0x1UL &lt;&lt; 2)                          </span><span class="comment">/* Low Energy Peripheral Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_SHIFT               2                                     </span><span class="comment">/* Shift value for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_MASK                0x4UL                                 </span><span class="comment">/* Bit mask for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_DEFAULT             0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE_DEFAULT              (_CMU_HFCORECLKEN0_LE_DEFAULT &lt;&lt; 2)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_RESETVALUE             0x00000000UL                          </span><span class="comment">/* Default value for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_MASK                   0x00000007UL                          </span><span class="comment">/* Mask for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#  define CMU_HFCORECLKEN0_AES                     (0x1UL &lt;&lt; 0)                          </span><span class="comment">/* Advanced Encryption Standard Accelerator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_SHIFT              0                                     </span><span class="comment">/* Shift value for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_MASK               0x1UL                                 </span><span class="comment">/* Bit mask for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_AES_DEFAULT             (_CMU_HFCORECLKEN0_AES_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA                     (0x1UL &lt;&lt; 1)                          </span><span class="comment">/* Direct Memory Access Controller Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_SHIFT              1                                     </span><span class="comment">/* Shift value for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_MASK               0x2UL                                 </span><span class="comment">/* Bit mask for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA_DEFAULT             (_CMU_HFCORECLKEN0_DMA_DEFAULT &lt;&lt; 1)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE                      (0x1UL &lt;&lt; 2)                          </span><span class="comment">/* Low Energy Peripheral Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_SHIFT               2                                     </span><span class="comment">/* Shift value for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_MASK                0x4UL                                 </span><span class="comment">/* Bit mask for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_DEFAULT             0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE_DEFAULT              (_CMU_HFCORECLKEN0_LE_DEFAULT &lt;&lt; 2)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_EBI                     (0x1UL &lt;&lt; 3)                          </span><span class="comment">/* External Bus Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_SHIFT              3                                     </span><span class="comment">/* Shift value for CMU_EBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_MASK               0x8UL                                </span><span class="comment">/* Bit mask for CMU_EBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_EBI_DEFAULT             (_CMU_HFCORECLKEN0_EBI_DEFAULT &lt;&lt; 3)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_RESETVALUE             0x00000000UL                          </span><span class="comment">/* Default value for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_MASK                   0x0000003FUL                          </span><span class="comment">/* Mask for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA                     (0x1UL &lt;&lt; 0)                          </span><span class="comment">/* Direct Memory Access Controller Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_SHIFT              0                                     </span><span class="comment">/* Shift value for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_MASK               0x1UL                                 </span><span class="comment">/* Bit mask for CMU_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_DMA_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_DMA_DEFAULT             (_CMU_HFCORECLKEN0_DMA_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_AES                     (0x1UL &lt;&lt; 1)                          </span><span class="comment">/* Advanced Encryption Standard Accelerator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_SHIFT              1                                     </span><span class="comment">/* Shift value for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_MASK               0x2UL                                 </span><span class="comment">/* Bit mask for CMU_AES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_AES_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_AES_DEFAULT             (_CMU_HFCORECLKEN0_AES_DEFAULT &lt;&lt; 1)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_USBC                    (0x1UL &lt;&lt; 2)                          </span><span class="comment">/* Universal Serial Bus Interface Core Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USBC_SHIFT             2                                     </span><span class="comment">/* Shift value for CMU_USBC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USBC_MASK              0x4UL                                 </span><span class="comment">/* Bit mask for CMU_USBC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USBC_DEFAULT           0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_USBC_DEFAULT            (_CMU_HFCORECLKEN0_USBC_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_USB                     (0x1UL &lt;&lt; 3)                          </span><span class="comment">/* Universal Serial Bus Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USB_SHIFT              3                                     </span><span class="comment">/* Shift value for CMU_USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USB_MASK               0x8UL                                 </span><span class="comment">/* Bit mask for CMU_USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_USB_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_USB_DEFAULT             (_CMU_HFCORECLKEN0_USB_DEFAULT &lt;&lt; 3)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE                      (0x1UL &lt;&lt; 4)                          </span><span class="comment">/* Low Energy Peripheral Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_SHIFT               4                                     </span><span class="comment">/* Shift value for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_MASK                0x10UL                                </span><span class="comment">/* Bit mask for CMU_LE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_LE_DEFAULT             0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_LE_DEFAULT              (_CMU_HFCORECLKEN0_LE_DEFAULT &lt;&lt; 4)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_EBI                     (0x1UL &lt;&lt; 5)                          </span><span class="comment">/* External Bus Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_SHIFT              5                                     </span><span class="comment">/* Shift value for CMU_EBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_MASK               0x20UL                                </span><span class="comment">/* Bit mask for CMU_EBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFCORECLKEN0_EBI_DEFAULT            0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFCORECLKEN0_EBI_DEFAULT             (_CMU_HFCORECLKEN0_EBI_DEFAULT &lt;&lt; 5)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/* Bit fields for CMU HFPERCLKEN0 */</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_RESETVALUE              0x00000000UL                           </span><span class="comment">/* Default value for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_MASK                    0x00000FFFUL                           </span><span class="comment">/* Mask for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0                    (0x1UL &lt;&lt; 0)                           </span><span class="comment">/* Analog Comparator 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_SHIFT             0                                      </span><span class="comment">/* Shift value for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_MASK              0x1UL                                  </span><span class="comment">/* Bit mask for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0_DEFAULT            (_CMU_HFPERCLKEN0_ACMP0_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1                    (0x1UL &lt;&lt; 1)                           </span><span class="comment">/* Analog Comparator 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_SHIFT             1                                      </span><span class="comment">/* Shift value for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_MASK              0x2UL                                  </span><span class="comment">/* Bit mask for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1_DEFAULT            (_CMU_HFPERCLKEN0_ACMP1_DEFAULT &lt;&lt; 1)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0                   (0x1UL &lt;&lt; 2)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_SHIFT            2                                      </span><span class="comment">/* Shift value for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_MASK             0x4UL                                  </span><span class="comment">/* Bit mask for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0_DEFAULT           (_CMU_HFPERCLKEN0_USART0_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1                   (0x1UL &lt;&lt; 3)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_SHIFT            3                                      </span><span class="comment">/* Shift value for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_MASK             0x8UL                                  </span><span class="comment">/* Bit mask for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1_DEFAULT           (_CMU_HFPERCLKEN0_USART1_DEFAULT &lt;&lt; 3) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0                   (0x1UL &lt;&lt; 4)                           </span><span class="comment">/* Timer 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_SHIFT            4                                      </span><span class="comment">/* Shift value for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_MASK             0x10UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0_DEFAULT           (_CMU_HFPERCLKEN0_TIMER0_DEFAULT &lt;&lt; 4) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1                   (0x1UL &lt;&lt; 5)                           </span><span class="comment">/* Timer 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_SHIFT            5                                      </span><span class="comment">/* Shift value for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_MASK             0x20UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1_DEFAULT           (_CMU_HFPERCLKEN0_TIMER1_DEFAULT &lt;&lt; 5) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO                     (0x1UL &lt;&lt; 6)                           </span><span class="comment">/* General purpose Input/Output Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_SHIFT              6                                      </span><span class="comment">/* Shift value for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_MASK               0x40UL                                 </span><span class="comment">/* Bit mask for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO_DEFAULT             (_CMU_HFPERCLKEN0_GPIO_DEFAULT &lt;&lt; 6)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP                     (0x1UL &lt;&lt; 7)                           </span><span class="comment">/* Voltage Comparator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_SHIFT              7                                      </span><span class="comment">/* Shift value for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_MASK               0x80UL                                 </span><span class="comment">/* Bit mask for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP_DEFAULT             (_CMU_HFPERCLKEN0_VCMP_DEFAULT &lt;&lt; 7)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS                      (0x1UL &lt;&lt; 8)                           </span><span class="comment">/* Peripheral Reflex System Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_SHIFT               8                                      </span><span class="comment">/* Shift value for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_MASK                0x100UL                                </span><span class="comment">/* Bit mask for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_DEFAULT             0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS_DEFAULT              (_CMU_HFPERCLKEN0_PRS_DEFAULT &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0                     (0x1UL &lt;&lt; 9)                           </span><span class="comment">/* Analog to Digital Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_SHIFT              9                                      </span><span class="comment">/* Shift value for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_MASK               0x200UL                                </span><span class="comment">/* Bit mask for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0_DEFAULT             (_CMU_HFPERCLKEN0_ADC0_DEFAULT &lt;&lt; 9)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0                     (0x1UL &lt;&lt; 10)                          </span><span class="comment">/* Digital to Analog Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_SHIFT              10                                     </span><span class="comment">/* Shift value for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_MASK               0x400UL                                </span><span class="comment">/* Bit mask for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0_DEFAULT             (_CMU_HFPERCLKEN0_DAC0_DEFAULT &lt;&lt; 10)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0                     (0x1UL &lt;&lt; 11)                          </span><span class="comment">/* I2C 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_SHIFT              11                                     </span><span class="comment">/* Shift value for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_MASK               0x800UL                                </span><span class="comment">/* Bit mask for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0_DEFAULT             (_CMU_HFPERCLKEN0_I2C0_DEFAULT &lt;&lt; 11)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_RESETVALUE              0x00000000UL                           </span><span class="comment">/* Default value for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_MASK                    0x0000FDFFUL                           </span><span class="comment">/* Mask for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0                   (0x1UL &lt;&lt; 0)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_SHIFT            0                                      </span><span class="comment">/* Shift value for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_MASK             0x1UL                                  </span><span class="comment">/* Bit mask for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0_DEFAULT           (_CMU_HFPERCLKEN0_USART0_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1                   (0x1UL &lt;&lt; 1)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_SHIFT            1                                      </span><span class="comment">/* Shift value for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_MASK             0x2UL                                  </span><span class="comment">/* Bit mask for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1_DEFAULT           (_CMU_HFPERCLKEN0_USART1_DEFAULT &lt;&lt; 1) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART2                   (0x1UL &lt;&lt; 2)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_SHIFT            2                                      </span><span class="comment">/* Shift value for CMU_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_MASK             0x4UL                                  </span><span class="comment">/* Bit mask for CMU_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART2_DEFAULT           (_CMU_HFPERCLKEN0_USART2_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART0                    (0x1UL &lt;&lt; 3)                           </span><span class="comment">/* Universal Asynchronous Receiver/Transmitter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_SHIFT             3                                      </span><span class="comment">/* Shift value for CMU_UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_MASK              0x8UL                                  </span><span class="comment">/* Bit mask for CMU_UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART0_DEFAULT            (_CMU_HFPERCLKEN0_UART0_DEFAULT &lt;&lt; 3)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0                   (0x1UL &lt;&lt; 4)                           </span><span class="comment">/* Timer 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_SHIFT            4                                      </span><span class="comment">/* Shift value for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_MASK             0x10UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0_DEFAULT           (_CMU_HFPERCLKEN0_TIMER0_DEFAULT &lt;&lt; 4) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1                   (0x1UL &lt;&lt; 5)                           </span><span class="comment">/* Timer 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_SHIFT            5                                      </span><span class="comment">/* Shift value for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_MASK             0x20UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1_DEFAULT           (_CMU_HFPERCLKEN0_TIMER1_DEFAULT &lt;&lt; 5) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER2                   (0x1UL &lt;&lt; 6)                           </span><span class="comment">/* Timer 2 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_SHIFT            6                                      </span><span class="comment">/* Shift value for CMU_TIMER2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_MASK             0x40UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER2_DEFAULT           (_CMU_HFPERCLKEN0_TIMER2_DEFAULT &lt;&lt; 6) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0                    (0x1UL &lt;&lt; 7)                           </span><span class="comment">/* Analog Comparator 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_SHIFT             7                                      </span><span class="comment">/* Shift value for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_MASK              0x80UL                                 </span><span class="comment">/* Bit mask for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0_DEFAULT            (_CMU_HFPERCLKEN0_ACMP0_DEFAULT &lt;&lt; 7)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1                    (0x1UL &lt;&lt; 8)                           </span><span class="comment">/* Analog Comparator 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_SHIFT             8                                      </span><span class="comment">/* Shift value for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_MASK              0x100UL                                </span><span class="comment">/* Bit mask for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1_DEFAULT            (_CMU_HFPERCLKEN0_ACMP1_DEFAULT &lt;&lt; 8)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS                      (0x1UL &lt;&lt; 10)                          </span><span class="comment">/* Peripheral Reflex System Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_SHIFT               10                                     </span><span class="comment">/* Shift value for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_MASK                0x400UL                                </span><span class="comment">/* Bit mask for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_DEFAULT             0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS_DEFAULT              (_CMU_HFPERCLKEN0_PRS_DEFAULT &lt;&lt; 10)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0                     (0x1UL &lt;&lt; 11)                          </span><span class="comment">/* Digital to Analog Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_SHIFT              11                                     </span><span class="comment">/* Shift value for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_MASK               0x800UL                                </span><span class="comment">/* Bit mask for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0_DEFAULT             (_CMU_HFPERCLKEN0_DAC0_DEFAULT &lt;&lt; 11)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO                     (0x1UL &lt;&lt; 12)                          </span><span class="comment">/* General purpose Input/Output Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_SHIFT              12                                     </span><span class="comment">/* Shift value for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_MASK               0x1000UL                               </span><span class="comment">/* Bit mask for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO_DEFAULT             (_CMU_HFPERCLKEN0_GPIO_DEFAULT &lt;&lt; 12)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP                     (0x1UL &lt;&lt; 13)                          </span><span class="comment">/* Voltage Comparator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_SHIFT              13                                     </span><span class="comment">/* Shift value for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_MASK               0x2000UL                               </span><span class="comment">/* Bit mask for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP_DEFAULT             (_CMU_HFPERCLKEN0_VCMP_DEFAULT &lt;&lt; 13)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0                     (0x1UL &lt;&lt; 14)                          </span><span class="comment">/* Analog to Digital Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_SHIFT              14                                     </span><span class="comment">/* Shift value for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_MASK               0x40000UL                              </span><span class="comment">/* Bit mask for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0_DEFAULT             (_CMU_HFPERCLKEN0_ADC0_DEFAULT &lt;&lt; 14)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0                     (0x1UL &lt;&lt; 15)                          </span><span class="comment">/* I2C 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_SHIFT              15                                     </span><span class="comment">/* Shift value for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_MASK               0x8000UL                               </span><span class="comment">/* Bit mask for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0_DEFAULT             (_CMU_HFPERCLKEN0_I2C0_DEFAULT &lt;&lt; 15)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_RESETVALUE              0x00000000UL                           </span><span class="comment">/* Default value for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_MASK                    0x0003FFFFUL                           </span><span class="comment">/* Mask for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0                   (0x1UL &lt;&lt; 0)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_SHIFT            0                                      </span><span class="comment">/* Shift value for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_MASK             0x1UL                                  </span><span class="comment">/* Bit mask for CMU_USART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART0_DEFAULT           (_CMU_HFPERCLKEN0_USART0_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1                   (0x1UL &lt;&lt; 1)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_SHIFT            1                                      </span><span class="comment">/* Shift value for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_MASK             0x2UL                                  </span><span class="comment">/* Bit mask for CMU_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART1_DEFAULT           (_CMU_HFPERCLKEN0_USART1_DEFAULT &lt;&lt; 1) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART2                   (0x1UL &lt;&lt; 2)                           </span><span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_SHIFT            2                                      </span><span class="comment">/* Shift value for CMU_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_MASK             0x4UL                                  </span><span class="comment">/* Bit mask for CMU_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_USART2_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_USART2_DEFAULT           (_CMU_HFPERCLKEN0_USART2_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART0                    (0x1UL &lt;&lt; 3)                           </span><span class="comment">/* Universal Asynchronous Receiver/Transmitter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_SHIFT             3                                      </span><span class="comment">/* Shift value for CMU_UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_MASK              0x8UL                                  </span><span class="comment">/* Bit mask for CMU_UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART0_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART0_DEFAULT            (_CMU_HFPERCLKEN0_UART0_DEFAULT &lt;&lt; 3)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART1                    (0x1UL &lt;&lt; 4)                           </span><span class="comment">/* Universal Asynchronous Receiver/Transmitter 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART1_SHIFT             4                                      </span><span class="comment">/* Shift value for CMU_UART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART1_MASK              0x10UL                                 </span><span class="comment">/* Bit mask for CMU_UART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_UART1_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_UART1_DEFAULT            (_CMU_HFPERCLKEN0_UART1_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0                   (0x1UL &lt;&lt; 5)                           </span><span class="comment">/* Timer 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_SHIFT            5                                      </span><span class="comment">/* Shift value for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_MASK             0x20UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER0_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER0_DEFAULT           (_CMU_HFPERCLKEN0_TIMER0_DEFAULT &lt;&lt; 5) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1                   (0x1UL &lt;&lt; 6)                           </span><span class="comment">/* Timer 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_SHIFT            6                                      </span><span class="comment">/* Shift value for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_MASK             0x40UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER1_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER1_DEFAULT           (_CMU_HFPERCLKEN0_TIMER1_DEFAULT &lt;&lt; 6) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER2                   (0x1UL &lt;&lt; 7)                           </span><span class="comment">/* Timer 2 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_SHIFT            7                                      </span><span class="comment">/* Shift value for CMU_TIMER2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_MASK             0x80UL                                 </span><span class="comment">/* Bit mask for CMU_TIMER2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER2_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER2_DEFAULT           (_CMU_HFPERCLKEN0_TIMER2_DEFAULT &lt;&lt; 7) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER3                   (0x1UL &lt;&lt; 8)                           </span><span class="comment">/* Timer 3 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER3_SHIFT            8                                      </span><span class="comment">/* Shift value for CMU_TIMER3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER3_MASK             0x100UL                                </span><span class="comment">/* Bit mask for CMU_TIMER3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_TIMER3_DEFAULT          0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_TIMER3_DEFAULT           (_CMU_HFPERCLKEN0_TIMER3_DEFAULT &lt;&lt; 8) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0                    (0x1UL &lt;&lt; 9)                           </span><span class="comment">/* Analog Comparator 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_SHIFT             9                                      </span><span class="comment">/* Shift value for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_MASK              0x200UL                                </span><span class="comment">/* Bit mask for CMU_ACMP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP0_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP0_DEFAULT            (_CMU_HFPERCLKEN0_ACMP0_DEFAULT &lt;&lt; 9)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1                    (0x1UL &lt;&lt; 10)                          </span><span class="comment">/* Analog Comparator 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_SHIFT             10                                     </span><span class="comment">/* Shift value for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_MASK              0x400UL                                </span><span class="comment">/* Bit mask for CMU_ACMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ACMP1_DEFAULT           0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ACMP1_DEFAULT            (_CMU_HFPERCLKEN0_ACMP1_DEFAULT &lt;&lt; 10) </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0                     (0x1UL &lt;&lt; 11)                          </span><span class="comment">/* I2C 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_SHIFT              11                                     </span><span class="comment">/* Shift value for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_MASK               0x800UL                                </span><span class="comment">/* Bit mask for CMU_I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C0_DEFAULT             (_CMU_HFPERCLKEN0_I2C0_DEFAULT &lt;&lt; 11)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C1                     (0x1UL &lt;&lt; 12)                          </span><span class="comment">/* I2C 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C1_SHIFT              12                                     </span><span class="comment">/* Shift value for CMU_I2C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C1_MASK               0x1000UL                               </span><span class="comment">/* Bit mask for CMU_I2C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_I2C1_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_I2C1_DEFAULT             (_CMU_HFPERCLKEN0_I2C1_DEFAULT &lt;&lt; 12)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO                     (0x1UL &lt;&lt; 13)                          </span><span class="comment">/* General purpose Input/Output Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_SHIFT              13                                     </span><span class="comment">/* Shift value for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_MASK               0x2000UL                               </span><span class="comment">/* Bit mask for CMU_GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_GPIO_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_GPIO_DEFAULT             (_CMU_HFPERCLKEN0_GPIO_DEFAULT &lt;&lt; 13)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP                     (0x1UL &lt;&lt; 14)                          </span><span class="comment">/* Voltage Comparator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_SHIFT              14                                     </span><span class="comment">/* Shift value for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_MASK               0x4000UL                               </span><span class="comment">/* Bit mask for CMU_VCMP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_VCMP_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_VCMP_DEFAULT             (_CMU_HFPERCLKEN0_VCMP_DEFAULT &lt;&lt; 14)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS                      (0x1UL &lt;&lt; 15)                          </span><span class="comment">/* Peripheral Reflex System Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_SHIFT               15                                     </span><span class="comment">/* Shift value for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_MASK                0x8000UL                               </span><span class="comment">/* Bit mask for CMU_PRS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_PRS_DEFAULT             0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_PRS_DEFAULT              (_CMU_HFPERCLKEN0_PRS_DEFAULT &lt;&lt; 15)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0                     (0x1UL &lt;&lt; 16)                          </span><span class="comment">/* Analog to Digital Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_SHIFT              16                                     </span><span class="comment">/* Shift value for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_MASK               0x10000UL                              </span><span class="comment">/* Bit mask for CMU_ADC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_ADC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_ADC0_DEFAULT             (_CMU_HFPERCLKEN0_ADC0_DEFAULT &lt;&lt; 16)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0                     (0x1UL &lt;&lt; 17)                          </span><span class="comment">/* Digital to Analog Converter 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_SHIFT              17                                     </span><span class="comment">/* Shift value for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_MASK               0x20000UL                              </span><span class="comment">/* Bit mask for CMU_DAC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_HFPERCLKEN0_DAC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_HFPERCLKEN0_DAC0_DEFAULT             (_CMU_HFPERCLKEN0_DAC0_DEFAULT &lt;&lt; 17)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">/* Bit fields for CMU SYNCBUSY */</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_RESETVALUE                   0x00000000UL                           </span><span class="comment">/* Default value for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_MASK                         0x00000055UL                           </span><span class="comment">/* Mask for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFACLKEN0                     (0x1UL &lt;&lt; 0)                           </span><span class="comment">/* Low Frequency A Clock Enable 0 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_SHIFT              0                                      </span><span class="comment">/* Shift value for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_MASK               0x1UL                                  </span><span class="comment">/* Bit mask for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFACLKEN0_DEFAULT             (_CMU_SYNCBUSY_LFACLKEN0_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFAPRESC0                     (0x1UL &lt;&lt; 2)                           </span><span class="comment">/* Low Frequency A Prescaler 0 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_SHIFT              2                                      </span><span class="comment">/* Shift value for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_MASK               0x4UL                                  </span><span class="comment">/* Bit mask for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFAPRESC0_DEFAULT             (_CMU_SYNCBUSY_LFAPRESC0_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFBCLKEN0                     (0x1UL &lt;&lt; 4)                           </span><span class="comment">/* Low Frequency B Clock Enable 0 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_SHIFT              4                                      </span><span class="comment">/* Shift value for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_MASK               0x10UL                                 </span><span class="comment">/* Bit mask for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFBCLKEN0_DEFAULT             (_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT &lt;&lt; 4) </span><span class="comment">/* Shifted mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFBPRESC0                     (0x1UL &lt;&lt; 6)                           </span><span class="comment">/* Low Frequency B Prescaler 0 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_SHIFT              6                                      </span><span class="comment">/* Shift value for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_MASK               0x40UL                                 </span><span class="comment">/* Bit mask for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_SYNCBUSY_LFBPRESC0_DEFAULT             (_CMU_SYNCBUSY_LFBPRESC0_DEFAULT &lt;&lt; 6) </span><span class="comment">/* Shifted mode DEFAULT for CMU_SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/* Bit fields for CMU FREEZE */</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define _CMU_FREEZE_RESETVALUE                     0x00000000UL                         </span><span class="comment">/* Default value for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_MASK                           0x00000001UL                         </span><span class="comment">/* Mask for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define CMU_FREEZE_REGFREEZE                       (0x1UL &lt;&lt; 0)                         </span><span class="comment">/* Register Update Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_SHIFT                0                                    </span><span class="comment">/* Shift value for CMU_REGFREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_MASK                 0x1UL                                </span><span class="comment">/* Bit mask for CMU_REGFREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_DEFAULT              0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_UPDATE               0x00000000UL                         </span><span class="comment">/* Mode UPDATE for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_FREEZE               0x00000001UL                         </span><span class="comment">/* Mode FREEZE for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_FREEZE_REGFREEZE_DEFAULT               (_CMU_FREEZE_REGFREEZE_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_FREEZE_REGFREEZE_UPDATE                (_CMU_FREEZE_REGFREEZE_UPDATE &lt;&lt; 0)  </span><span class="comment">/* Shifted mode UPDATE for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_FREEZE_REGFREEZE_FREEZE                (_CMU_FREEZE_REGFREEZE_FREEZE &lt;&lt; 0)  </span><span class="comment">/* Shifted mode FREEZE for CMU_FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/* Bit fields for CMU LFACLKEN0 */</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_RESETVALUE                  0x00000000UL                           </span><span class="comment">/* Default value for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_MASK                        0x0000000FUL                           </span><span class="comment">/* Mask for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define CMU_LFACLKEN0_LESENSE                      (0x1UL &lt;&lt; 0)                           </span><span class="comment">/* Low Energy Sensor Interface Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LESENSE_SHIFT               0                                      </span><span class="comment">/* Shift value for CMU_LESENSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LESENSE_MASK                0x1UL                                  </span><span class="comment">/* Bit mask for CMU_LESENSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LESENSE_DEFAULT             0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_LESENSE_DEFAULT              (_CMU_LFACLKEN0_LESENSE_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_RTC                          (0x1UL &lt;&lt; 1)                           </span><span class="comment">/* Real-Time Counter Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_RTC_SHIFT                   1                                      </span><span class="comment">/* Shift value for CMU_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_RTC_MASK                    0x2UL                                  </span><span class="comment">/* Bit mask for CMU_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_RTC_DEFAULT                 0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_RTC_DEFAULT                  (_CMU_LFACLKEN0_RTC_DEFAULT &lt;&lt; 1)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_LETIMER0                     (0x1UL &lt;&lt; 2)                           </span><span class="comment">/* Low Energy Timer 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LETIMER0_SHIFT              2                                      </span><span class="comment">/* Shift value for CMU_LETIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LETIMER0_MASK               0x4UL                                  </span><span class="comment">/* Bit mask for CMU_LETIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LETIMER0_DEFAULT            0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_LETIMER0_DEFAULT             (_CMU_LFACLKEN0_LETIMER0_DEFAULT &lt;&lt; 2) </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_LCD                          (0x1UL &lt;&lt; 3)                           </span><span class="comment">/* Liquid Crystal Display Controller Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LCD_SHIFT                   3                                      </span><span class="comment">/* Shift value for CMU_LCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LCD_MASK                    0x8UL                                  </span><span class="comment">/* Bit mask for CMU_LCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFACLKEN0_LCD_DEFAULT                 0x00000000UL                           </span><span class="comment">/* Mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFACLKEN0_LCD_DEFAULT                  (_CMU_LFACLKEN0_LCD_DEFAULT &lt;&lt; 3)      </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">/* Bit fields for CMU LFBCLKEN0 */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_RESETVALUE                  0x00000000UL                          </span><span class="comment">/* Default value for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBCLKEN0_MASK                      0x00000001UL                          </span><span class="comment">/* Mask for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBCLKEN0_MASK                      0x00000003UL                          </span><span class="comment">/* Mask for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define CMU_LFBCLKEN0_LEUART0                      (0x1UL &lt;&lt; 0)                          </span><span class="comment">/* Low Energy UART 0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_SHIFT               0                                     </span><span class="comment">/* Shift value for CMU_LEUART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_MASK                0x1UL                                 </span><span class="comment">/* Bit mask for CMU_LEUART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_DEFAULT             0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFBCLKEN0_LEUART0_DEFAULT              (_CMU_LFBCLKEN0_LEUART0_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBCLKEN0_LEUART1                    (0x1UL &lt;&lt; 1)                          </span><span class="comment">/* Low Energy UART 1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBCLKEN0_LEUART1_SHIFT             1                                     </span><span class="comment">/* Shift value for CMU_LEUART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBCLKEN0_LEUART1_MASK              0x2UL                                 </span><span class="comment">/* Bit mask for CMU_LEUART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBCLKEN0_LEUART1_DEFAULT           0x00000000UL                          </span><span class="comment">/* Mode DEFAULT for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBCLKEN0_LEUART1_DEFAULT            (_CMU_LFBCLKEN0_LEUART1_DEFAULT &lt;&lt; 1) </span><span class="comment">/* Shifted mode DEFAULT for CMU_LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/* Bit fields for CMU LFAPRESC0 */</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RESETVALUE                  0x00000000UL                            </span><span class="comment">/* Default value for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_MASK                        0x00003FF3UL                            </span><span class="comment">/* Mask for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_SHIFT               0                                       </span><span class="comment">/* Shift value for CMU_LESENSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_MASK                0x3UL                                   </span><span class="comment">/* Bit mask for CMU_LESENSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_DIV1                0x00000000UL                            </span><span class="comment">/* Mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_DIV2                0x00000001UL                            </span><span class="comment">/* Mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_DIV4                0x00000002UL                            </span><span class="comment">/* Mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LESENSE_DIV8                0x00000003UL                            </span><span class="comment">/* Mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LESENSE_DIV1                 (_CMU_LFAPRESC0_LESENSE_DIV1 &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LESENSE_DIV2                 (_CMU_LFAPRESC0_LESENSE_DIV2 &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LESENSE_DIV4                 (_CMU_LFAPRESC0_LESENSE_DIV4 &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LESENSE_DIV8                 (_CMU_LFAPRESC0_LESENSE_DIV8 &lt;&lt; 0)      </span><span class="comment">/* Shifted mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_SHIFT                   4                                       </span><span class="comment">/* Shift value for CMU_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_MASK                    0xF0UL                                  </span><span class="comment">/* Bit mask for CMU_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV1                    0x00000000UL                            </span><span class="comment">/* Mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV2                    0x00000001UL                            </span><span class="comment">/* Mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV4                    0x00000002UL                            </span><span class="comment">/* Mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV8                    0x00000003UL                            </span><span class="comment">/* Mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV16                   0x00000004UL                            </span><span class="comment">/* Mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV32                   0x00000005UL                            </span><span class="comment">/* Mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV64                   0x00000006UL                            </span><span class="comment">/* Mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV128                  0x00000007UL                            </span><span class="comment">/* Mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV256                  0x00000008UL                            </span><span class="comment">/* Mode DIV256 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV512                  0x00000009UL                            </span><span class="comment">/* Mode DIV512 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV1024                 0x0000000AUL                            </span><span class="comment">/* Mode DIV1024 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV2048                 0x0000000BUL                            </span><span class="comment">/* Mode DIV2048 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV4096                 0x0000000CUL                            </span><span class="comment">/* Mode DIV4096 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV8192                 0x0000000DUL                            </span><span class="comment">/* Mode DIV8192 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV16384                0x0000000EUL                            </span><span class="comment">/* Mode DIV16384 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV32768                0x0000000FUL                            </span><span class="comment">/* Mode DIV32768 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV1                     (_CMU_LFAPRESC0_RTC_DIV1 &lt;&lt; 4)          </span><span class="comment">/* Shifted mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV2                     (_CMU_LFAPRESC0_RTC_DIV2 &lt;&lt; 4)          </span><span class="comment">/* Shifted mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV4                     (_CMU_LFAPRESC0_RTC_DIV4 &lt;&lt; 4)          </span><span class="comment">/* Shifted mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV8                     (_CMU_LFAPRESC0_RTC_DIV8 &lt;&lt; 4)          </span><span class="comment">/* Shifted mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV16                    (_CMU_LFAPRESC0_RTC_DIV16 &lt;&lt; 4)         </span><span class="comment">/* Shifted mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV32                    (_CMU_LFAPRESC0_RTC_DIV32 &lt;&lt; 4)         </span><span class="comment">/* Shifted mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV64                    (_CMU_LFAPRESC0_RTC_DIV64 &lt;&lt; 4)         </span><span class="comment">/* Shifted mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV128                   (_CMU_LFAPRESC0_RTC_DIV128 &lt;&lt; 4)        </span><span class="comment">/* Shifted mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV256                   (_CMU_LFAPRESC0_RTC_DIV256 &lt;&lt; 4)        </span><span class="comment">/* Shifted mode DIV256 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV512                   (_CMU_LFAPRESC0_RTC_DIV512 &lt;&lt; 4)        </span><span class="comment">/* Shifted mode DIV512 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV1024                  (_CMU_LFAPRESC0_RTC_DIV1024 &lt;&lt; 4)       </span><span class="comment">/* Shifted mode DIV1024 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV2048                  (_CMU_LFAPRESC0_RTC_DIV2048 &lt;&lt; 4)       </span><span class="comment">/* Shifted mode DIV2048 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV4096                  (_CMU_LFAPRESC0_RTC_DIV4096 &lt;&lt; 4)       </span><span class="comment">/* Shifted mode DIV4096 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV8192                  (_CMU_LFAPRESC0_RTC_DIV8192 &lt;&lt; 4)       </span><span class="comment">/* Shifted mode DIV8192 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV16384                 (_CMU_LFAPRESC0_RTC_DIV16384 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV16384 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV32768                 (_CMU_LFAPRESC0_RTC_DIV32768 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV32768 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_SHIFT              8                                       </span><span class="comment">/* Shift value for CMU_LETIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_MASK               0xF00UL                                 </span><span class="comment">/* Bit mask for CMU_LETIMER0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV1               0x00000000UL                            </span><span class="comment">/* Mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV2               0x00000001UL                            </span><span class="comment">/* Mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV4               0x00000002UL                            </span><span class="comment">/* Mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV8               0x00000003UL                            </span><span class="comment">/* Mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV16              0x00000004UL                            </span><span class="comment">/* Mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV32              0x00000005UL                            </span><span class="comment">/* Mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV64              0x00000006UL                            </span><span class="comment">/* Mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV128             0x00000007UL                            </span><span class="comment">/* Mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV256             0x00000008UL                            </span><span class="comment">/* Mode DIV256 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV512             0x00000009UL                            </span><span class="comment">/* Mode DIV512 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV1024            0x0000000AUL                            </span><span class="comment">/* Mode DIV1024 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV2048            0x0000000BUL                            </span><span class="comment">/* Mode DIV2048 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV4096            0x0000000CUL                            </span><span class="comment">/* Mode DIV4096 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV8192            0x0000000DUL                            </span><span class="comment">/* Mode DIV8192 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV16384           0x0000000EUL                            </span><span class="comment">/* Mode DIV16384 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LETIMER0_DIV32768           0x0000000FUL                            </span><span class="comment">/* Mode DIV32768 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV1                (_CMU_LFAPRESC0_LETIMER0_DIV1 &lt;&lt; 8)     </span><span class="comment">/* Shifted mode DIV1 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV2                (_CMU_LFAPRESC0_LETIMER0_DIV2 &lt;&lt; 8)     </span><span class="comment">/* Shifted mode DIV2 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV4                (_CMU_LFAPRESC0_LETIMER0_DIV4 &lt;&lt; 8)     </span><span class="comment">/* Shifted mode DIV4 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV8                (_CMU_LFAPRESC0_LETIMER0_DIV8 &lt;&lt; 8)     </span><span class="comment">/* Shifted mode DIV8 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV16               (_CMU_LFAPRESC0_LETIMER0_DIV16 &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV32               (_CMU_LFAPRESC0_LETIMER0_DIV32 &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV64               (_CMU_LFAPRESC0_LETIMER0_DIV64 &lt;&lt; 8)    </span><span class="comment">/* Shifted mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV128              (_CMU_LFAPRESC0_LETIMER0_DIV128 &lt;&lt; 8)   </span><span class="comment">/* Shifted mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV256              (_CMU_LFAPRESC0_LETIMER0_DIV256 &lt;&lt; 8)   </span><span class="comment">/* Shifted mode DIV256 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV512              (_CMU_LFAPRESC0_LETIMER0_DIV512 &lt;&lt; 8)   </span><span class="comment">/* Shifted mode DIV512 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV1024             (_CMU_LFAPRESC0_LETIMER0_DIV1024 &lt;&lt; 8)  </span><span class="comment">/* Shifted mode DIV1024 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV2048             (_CMU_LFAPRESC0_LETIMER0_DIV2048 &lt;&lt; 8)  </span><span class="comment">/* Shifted mode DIV2048 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV4096             (_CMU_LFAPRESC0_LETIMER0_DIV4096 &lt;&lt; 8)  </span><span class="comment">/* Shifted mode DIV4096 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV8192             (_CMU_LFAPRESC0_LETIMER0_DIV8192 &lt;&lt; 8)  </span><span class="comment">/* Shifted mode DIV8192 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV16384            (_CMU_LFAPRESC0_LETIMER0_DIV16384 &lt;&lt; 8) </span><span class="comment">/* Shifted mode DIV16384 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LETIMER0_DIV32768            (_CMU_LFAPRESC0_LETIMER0_DIV32768 &lt;&lt; 8) </span><span class="comment">/* Shifted mode DIV32768 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_SHIFT                   12                                      </span><span class="comment">/* Shift value for CMU_LCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_MASK                    0x3000UL                                </span><span class="comment">/* Bit mask for CMU_LCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_DIV16                   0x00000000UL                            </span><span class="comment">/* Mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_DIV32                   0x00000001UL                            </span><span class="comment">/* Mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_DIV64                   0x00000002UL                            </span><span class="comment">/* Mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFAPRESC0_LCD_DIV128                  0x00000003UL                            </span><span class="comment">/* Mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LCD_DIV16                    (_CMU_LFAPRESC0_LCD_DIV16 &lt;&lt; 12)        </span><span class="comment">/* Shifted mode DIV16 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LCD_DIV32                    (_CMU_LFAPRESC0_LCD_DIV32 &lt;&lt; 12)        </span><span class="comment">/* Shifted mode DIV32 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LCD_DIV64                    (_CMU_LFAPRESC0_LCD_DIV64 &lt;&lt; 12)        </span><span class="comment">/* Shifted mode DIV64 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFAPRESC0_LCD_DIV128                   (_CMU_LFAPRESC0_LCD_DIV128 &lt;&lt; 12)       </span><span class="comment">/* Shifted mode DIV128 for CMU_LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* Bit fields for CMU LFBPRESC0 */</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_RESETVALUE                  0x00000000UL                       </span><span class="comment">/* Default value for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_MASK                      0x00000003UL                       </span><span class="comment">/* Mask for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_MASK                      0x00000033UL                       </span><span class="comment">/* Mask for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_SHIFT               0                                  </span><span class="comment">/* Shift value for CMU_LEUART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_MASK                0x3UL                              </span><span class="comment">/* Bit mask for CMU_LEUART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV1                0x00000000UL                       </span><span class="comment">/* Mode DIV1 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV2                0x00000001UL                       </span><span class="comment">/* Mode DIV2 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV4                0x00000002UL                       </span><span class="comment">/* Mode DIV4 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV8                0x00000003UL                       </span><span class="comment">/* Mode DIV8 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV1                 (_CMU_LFBPRESC0_LEUART0_DIV1 &lt;&lt; 0) </span><span class="comment">/* Shifted mode DIV1 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV2                 (_CMU_LFBPRESC0_LEUART0_DIV2 &lt;&lt; 0) </span><span class="comment">/* Shifted mode DIV2 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV4                 (_CMU_LFBPRESC0_LEUART0_DIV4 &lt;&lt; 0) </span><span class="comment">/* Shifted mode DIV4 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV8                 (_CMU_LFBPRESC0_LEUART0_DIV8 &lt;&lt; 0) </span><span class="comment">/* Shifted mode DIV8 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_SHIFT             4                                  </span><span class="comment">/* Shift value for CMU_LEUART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_MASK              0x30UL                             </span><span class="comment">/* Bit mask for CMU_LEUART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_DIV1              0x00000000UL                       </span><span class="comment">/* Mode DIV1 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_DIV2              0x00000001UL                       </span><span class="comment">/* Mode DIV2 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_DIV4              0x00000002UL                       </span><span class="comment">/* Mode DIV4 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_LFBPRESC0_LEUART1_DIV8              0x00000003UL                       </span><span class="comment">/* Mode DIV8 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBPRESC0_LEUART1_DIV1               (_CMU_LFBPRESC0_LEUART1_DIV1 &lt;&lt; 4) </span><span class="comment">/* Shifted mode DIV1 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBPRESC0_LEUART1_DIV2               (_CMU_LFBPRESC0_LEUART1_DIV2 &lt;&lt; 4) </span><span class="comment">/* Shifted mode DIV2 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBPRESC0_LEUART1_DIV4               (_CMU_LFBPRESC0_LEUART1_DIV4 &lt;&lt; 4) </span><span class="comment">/* Shifted mode DIV4 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_LFBPRESC0_LEUART1_DIV8               (_CMU_LFBPRESC0_LEUART1_DIV8 &lt;&lt; 4) </span><span class="comment">/* Shifted mode DIV8 for CMU_LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/* Bit fields for CMU PCNTCTRL */</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_RESETVALUE                   0x00000000UL                             </span><span class="comment">/* Default value for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32TG)</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_MASK                       0x00000003UL                             </span><span class="comment">/* Mask for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_MASK                       0x0000003FUL                             </span><span class="comment">/* Mask for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKEN                    (0x1UL &lt;&lt; 0)                             </span><span class="comment">/* PCNT0 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_SHIFT             0                                        </span><span class="comment">/* Shift value for CMU_PCNT0CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_MASK              0x1UL                                    </span><span class="comment">/* Bit mask for CMU_PCNT0CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT           0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT            (_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL                   (0x1UL &lt;&lt; 1)                             </span><span class="comment">/* PCNT0 Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT            1                                        </span><span class="comment">/* Shift value for CMU_PCNT0CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_MASK             0x2UL                                    </span><span class="comment">/* Bit mask for CMU_PCNT0CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT          0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK           0x00000000UL                             </span><span class="comment">/* Mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0          0x00000001UL                             </span><span class="comment">/* Mode PCNT0S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT           (_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT &lt;&lt; 1) </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK            (_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK &lt;&lt; 1)  </span><span class="comment">/* Shifted mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0           (_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 &lt;&lt; 1) </span><span class="comment">/* Shifted mode PCNT0S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_EFM32_EFM32G) || defined(CONFIG_EFM32_EFM32GG)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKEN                  (0x1UL &lt;&lt; 2)                             </span><span class="comment">/* PCNT1 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKEN_SHIFT           2                                        </span><span class="comment">/* Shift value for CMU_PCNT1CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKEN_MASK            0x4UL                                    </span><span class="comment">/* Bit mask for CMU_PCNT1CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT         0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT          (_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT &lt;&lt; 2)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKSEL                 (0x1UL &lt;&lt; 3)                             </span><span class="comment">/* PCNT1 Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT          3                                        </span><span class="comment">/* Shift value for CMU_PCNT1CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKSEL_MASK           0x8UL                                    </span><span class="comment">/* Bit mask for CMU_PCNT1CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT        0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK         0x00000000UL                             </span><span class="comment">/* Mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0        0x00000001UL                             </span><span class="comment">/* Mode PCNT1S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT         (_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT &lt;&lt; 3) </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK          (_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK &lt;&lt; 3)  </span><span class="comment">/* Shifted mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0         (_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 &lt;&lt; 3) </span><span class="comment">/* Shifted mode PCNT1S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKEN                  (0x1UL &lt;&lt; 4)                             </span><span class="comment">/* PCNT2 Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKEN_SHIFT           4                                        </span><span class="comment">/* Shift value for CMU_PCNT2CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKEN_MASK            0x10UL                                   </span><span class="comment">/* Bit mask for CMU_PCNT2CLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT         0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT          (_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT &lt;&lt; 4)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKSEL                 (0x1UL &lt;&lt; 5)                             </span><span class="comment">/* PCNT2 Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT          5                                        </span><span class="comment">/* Shift value for CMU_PCNT2CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKSEL_MASK           0x20UL                                   </span><span class="comment">/* Bit mask for CMU_PCNT2CLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT        0x00000000UL                             </span><span class="comment">/* Mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK         0x00000000UL                             </span><span class="comment">/* Mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define _CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0        0x00000001UL                             </span><span class="comment">/* Mode PCNT2S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT         (_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT &lt;&lt; 5) </span><span class="comment">/* Shifted mode DEFAULT for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK          (_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK &lt;&lt; 5)  </span><span class="comment">/* Shifted mode LFACLK for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0         (_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 &lt;&lt; 5) </span><span class="comment">/* Shifted mode PCNT2S0 for CMU_PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">/* Bit fields for CMU LCDCTRL */</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define _CMU_LCDCTRL_RESETVALUE                    0x00000020UL                         </span><span class="comment">/* Default value for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_MASK                          0x0000007FUL                         </span><span class="comment">/* Mask for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define _CMU_LCDCTRL_FDIV_SHIFT                    0                                    </span><span class="comment">/* Shift value for CMU_FDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_FDIV_MASK                     0x7UL                                </span><span class="comment">/* Bit mask for CMU_FDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_FDIV_DEFAULT                  0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_FDIV_DEFAULT                   (_CMU_LCDCTRL_FDIV_DEFAULT &lt;&lt; 0)     </span><span class="comment">/* Shifted mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBOOSTEN                       (0x1UL &lt;&lt; 3)                         </span><span class="comment">/* Voltage Boost Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBOOSTEN_SHIFT                3                                    </span><span class="comment">/* Shift value for CMU_VBOOSTEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBOOSTEN_MASK                 0x8UL                                </span><span class="comment">/* Bit mask for CMU_VBOOSTEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBOOSTEN_DEFAULT              0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBOOSTEN_DEFAULT               (_CMU_LCDCTRL_VBOOSTEN_DEFAULT &lt;&lt; 3) </span><span class="comment">/* Shifted mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_SHIFT                  4                                    </span><span class="comment">/* Shift value for CMU_VBFDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_MASK                   0x70UL                               </span><span class="comment">/* Bit mask for CMU_VBFDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV1                   0x00000000UL                         </span><span class="comment">/* Mode DIV1 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV2                   0x00000001UL                         </span><span class="comment">/* Mode DIV2 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DEFAULT                0x00000002UL                         </span><span class="comment">/* Mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV4                   0x00000002UL                         </span><span class="comment">/* Mode DIV4 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV8                   0x00000003UL                         </span><span class="comment">/* Mode DIV8 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV16                  0x00000004UL                         </span><span class="comment">/* Mode DIV16 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV32                  0x00000005UL                         </span><span class="comment">/* Mode DIV32 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV64                  0x00000006UL                         </span><span class="comment">/* Mode DIV64 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LCDCTRL_VBFDIV_DIV128                 0x00000007UL                         </span><span class="comment">/* Mode DIV128 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV1                    (_CMU_LCDCTRL_VBFDIV_DIV1 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV1 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV2                    (_CMU_LCDCTRL_VBFDIV_DIV2 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV2 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DEFAULT                 (_CMU_LCDCTRL_VBFDIV_DEFAULT &lt;&lt; 4)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV4                    (_CMU_LCDCTRL_VBFDIV_DIV4 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV4 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV8                    (_CMU_LCDCTRL_VBFDIV_DIV8 &lt;&lt; 4)      </span><span class="comment">/* Shifted mode DIV8 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV16                   (_CMU_LCDCTRL_VBFDIV_DIV16 &lt;&lt; 4)     </span><span class="comment">/* Shifted mode DIV16 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV32                   (_CMU_LCDCTRL_VBFDIV_DIV32 &lt;&lt; 4)     </span><span class="comment">/* Shifted mode DIV32 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV64                   (_CMU_LCDCTRL_VBFDIV_DIV64 &lt;&lt; 4)     </span><span class="comment">/* Shifted mode DIV64 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LCDCTRL_VBFDIV_DIV128                  (_CMU_LCDCTRL_VBFDIV_DIV128 &lt;&lt; 4)    </span><span class="comment">/* Shifted mode DIV128 for CMU_LCDCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/* Bit fields for CMU ROUTE */</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define _CMU_ROUTE_RESETVALUE                      0x00000000UL                         </span><span class="comment">/* Default value for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_MASK                            0x0000001FUL                         </span><span class="comment">/* Mask for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define CMU_ROUTE_CLKOUT0PEN                       (0x1UL &lt;&lt; 0)                         </span><span class="comment">/* CLKOUT0 Pin Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_SHIFT                0                                    </span><span class="comment">/* Shift value for CMU_CLKOUT0PEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_MASK                 0x1UL                                </span><span class="comment">/* Bit mask for CMU_CLKOUT0PEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_DEFAULT              0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_CLKOUT0PEN_DEFAULT               (_CMU_ROUTE_CLKOUT0PEN_DEFAULT &lt;&lt; 0) </span><span class="comment">/* Shifted mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_CLKOUT1PEN                       (0x1UL &lt;&lt; 1)                         </span><span class="comment">/* CLKOUT1 Pin Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_SHIFT                1                                    </span><span class="comment">/* Shift value for CMU_CLKOUT1PEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_MASK                 0x2UL                                </span><span class="comment">/* Bit mask for CMU_CLKOUT1PEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_DEFAULT              0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_CLKOUT1PEN_DEFAULT               (_CMU_ROUTE_CLKOUT1PEN_DEFAULT &lt;&lt; 1) </span><span class="comment">/* Shifted mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_SHIFT                  2                                    </span><span class="comment">/* Shift value for CMU_LOCATION */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_MASK                   0x1CUL                               </span><span class="comment">/* Bit mask for CMU_LOCATION */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC0                   0x00000000UL                         </span><span class="comment">/* Mode LOC0 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_DEFAULT                0x00000000UL                         </span><span class="comment">/* Mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC1                   0x00000001UL                         </span><span class="comment">/* Mode LOC1 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC2                   0x00000002UL                         </span><span class="comment">/* Mode LOC2 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC0                    (_CMU_ROUTE_LOCATION_LOC0 &lt;&lt; 2)      </span><span class="comment">/* Shifted mode LOC0 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_LOCATION_DEFAULT                 (_CMU_ROUTE_LOCATION_DEFAULT &lt;&lt; 2)   </span><span class="comment">/* Shifted mode DEFAULT for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC1                    (_CMU_ROUTE_LOCATION_LOC1 &lt;&lt; 2)      </span><span class="comment">/* Shifted mode LOC1 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC2                    (_CMU_ROUTE_LOCATION_LOC2 &lt;&lt; 2)      </span><span class="comment">/* Shifted mode LOC2 for CMU_ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* Bit fields for CMU LOCK */</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define _CMU_LOCK_RESETVALUE                       0x00000000UL                      </span><span class="comment">/* Default value for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_MASK                             0x0000FFFFUL                      </span><span class="comment">/* Mask for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_SHIFT                    0                                 </span><span class="comment">/* Shift value for CMU_LOCKKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_MASK                     0xFFFFUL                          </span><span class="comment">/* Bit mask for CMU_LOCKKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_DEFAULT                  0x00000000UL                      </span><span class="comment">/* Mode DEFAULT for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_LOCK                     0x00000000UL                      </span><span class="comment">/* Mode LOCK for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_UNLOCKED                 0x00000000UL                      </span><span class="comment">/* Mode UNLOCKED for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_LOCKED                   0x00000001UL                      </span><span class="comment">/* Mode LOCKED for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CMU_LOCK_LOCKKEY_UNLOCK                   0x0000580EUL                      </span><span class="comment">/* Mode UNLOCK for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LOCK_LOCKKEY_DEFAULT                   (_CMU_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)  </span><span class="comment">/* Shifted mode DEFAULT for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LOCK_LOCKKEY_LOCK                      (_CMU_LOCK_LOCKKEY_LOCK &lt;&lt; 0)     </span><span class="comment">/* Shifted mode LOCK for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LOCK_LOCKKEY_UNLOCKED                  (_CMU_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0) </span><span class="comment">/* Shifted mode UNLOCKED for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LOCK_LOCKKEY_LOCKED                    (_CMU_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)   </span><span class="comment">/* Shifted mode LOCKED for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMU_LOCK_LOCKKEY_UNLOCK                    (_CMU_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)   </span><span class="comment">/* Shifted mode UNLOCK for CMU_LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_EFM32_CHIP_EFM32_CMU_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
