<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register - hdskreq</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register - hdskreq</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The CTRL register is used by software to control reset behavior.It includes fields for software to initiate the cold and warm reset, enable hardware handshake with other modules before warm reset, and perform software handshake. The software handshake sequence must match the hardware sequence. Software mustde-assert the handshake request after asserting warm reset and before de- assert the warm reset.</p>
<p>Fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">SDRAM Self-Refresh Request</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">FPGA Manager Handshake Request</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">FPGA Handshake Request</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ETR (Embedded Trace Router) Stall Request</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Request - sdrselfrefreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc80ba3b43a119bfd36691e777181c781"></a><a class="anchor" id="ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ"></a></p>
<p>Software writes this field 1 to request to the SDRAM Controller Subsystem that it puts the SDRAM devices into self-refresh mode. This is done to preserve SDRAM contents across a software warm reset.</p>
<p>Software waits for the SDRSELFREFACK to be 1 and then writes this field to 0. Note that it is possible for the SDRAM Controller Subsystem to never assert SDRSELFREFACK so software should timeout if SDRSELFREFACK is never asserted.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf9cf3f4f9ef325312c0ff94bda438780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gaf9cf3f4f9ef325312c0ff94bda438780">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf9cf3f4f9ef325312c0ff94bda438780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618b860b336a3b7a0d21c2ed39da614b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga618b860b336a3b7a0d21c2ed39da614b">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga618b860b336a3b7a0d21c2ed39da614b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0da08087af71d87a7d42174905261d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga0b0da08087af71d87a7d42174905261d">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0b0da08087af71d87a7d42174905261d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb1d0714ba165f632c1628ce5f3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gaecbb1d0714ba165f632c1628ce5f3da6">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaecbb1d0714ba165f632c1628ce5f3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073c482e001816bd47a6837a4ad03fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga073c482e001816bd47a6837a4ad03fa3">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga073c482e001816bd47a6837a4ad03fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5522c73523d23bd9253247f717d06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga1f5522c73523d23bd9253247f717d06d">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1f5522c73523d23bd9253247f717d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74d6b873ca7ec3027da1efc659a2e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gac74d6b873ca7ec3027da1efc659a2e0f">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gac74d6b873ca7ec3027da1efc659a2e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbb4d873a20553dc484f460ff7e5703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gabdbb4d873a20553dc484f460ff7e5703">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gabdbb4d873a20553dc484f460ff7e5703"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Request - fpgamgrhsreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp79dfaae61fbbe0e140bf8461fe7f686f"></a><a class="anchor" id="ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ"></a></p>
<p>Software writes this field 1 to request to the FPGA Manager to idle its output clock.</p>
<p>Software waits for the FPGAMGRHSACK to be 1 and then writes this field to 0. Note that it is possible for the FPGA Manager to never assert FPGAMGRHSACK so software should timeout in this case.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3aec772008a433fc1ec0e73399f34f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga3aec772008a433fc1ec0e73399f34f51">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3aec772008a433fc1ec0e73399f34f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5798ceaf3fbfa3f0a4a17d572b455e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga2e5798ceaf3fbfa3f0a4a17d572b455e">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2e5798ceaf3fbfa3f0a4a17d572b455e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52046265e6e1cd8b098a1b640c2da9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga52046265e6e1cd8b098a1b640c2da9f2">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga52046265e6e1cd8b098a1b640c2da9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4304a657df584da304886fa14854aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga4304a657df584da304886fa14854aaf2">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga4304a657df584da304886fa14854aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a50d0c236a428dcceb09b42c7ea8d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga7a50d0c236a428dcceb09b42c7ea8d04">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga7a50d0c236a428dcceb09b42c7ea8d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd31f201bb41379d0043f664c61a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gab1dd31f201bb41379d0043f664c61a4f">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab1dd31f201bb41379d0043f664c61a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0956aa0ef1b53c62e7b01996a8bf7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gab0956aa0ef1b53c62e7b01996a8bf7d4">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gab0956aa0ef1b53c62e7b01996a8bf7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fecdb55a345a320505911baa396955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga3fecdb55a345a320505911baa396955c">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga3fecdb55a345a320505911baa396955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Request - fpgahsreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp37eef4b61acae98a5b03d7463e4e824a"></a><a class="anchor" id="ALT_RSTMGR_HDSKREQ_FPGAHSREQ"></a></p>
<p>Software writes this field 1 to initiate handshake request to FPGA .</p>
<p>Software waits for the FPGAHSACK to be active and then writes this field to 0. Note that it is possible for the FPGA to never assert FPGAHSACK so software should timeout in this case.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga81c69fff346522a607d52ff733d7af6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga81c69fff346522a607d52ff733d7af6b">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga81c69fff346522a607d52ff733d7af6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe47d063ea3da2b77e759b4157bdbf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gafe47d063ea3da2b77e759b4157bdbf5d">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafe47d063ea3da2b77e759b4157bdbf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5370f388741005a438c661ede91a786c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga5370f388741005a438c661ede91a786c">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5370f388741005a438c661ede91a786c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad474ad3549f350f66e33ce3c3f8fb7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gad474ad3549f350f66e33ce3c3f8fb7ea">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gad474ad3549f350f66e33ce3c3f8fb7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c689b32466c888191b85798d03cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga0d6c689b32466c888191b85798d03cac">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga0d6c689b32466c888191b85798d03cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34b22253c9c7aa144fb050681c0322f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gad34b22253c9c7aa144fb050681c0322f">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad34b22253c9c7aa144fb050681c0322f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937a4a31152ecc78b279f40b7a298b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga937a4a31152ecc78b279f40b7a298b8d">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga937a4a31152ecc78b279f40b7a298b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e5b02e93b8b658d04e831a48ab171a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga18e5b02e93b8b658d04e831a48ab171a">ALT_RSTMGR_HDSKREQ_FPGAHSREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga18e5b02e93b8b658d04e831a48ab171a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall Request - etrstallreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee373eba1a950cac187c9c5bf9b464a2"></a><a class="anchor" id="ALT_RSTMGR_HDSKREQ_ETRSTALLREQ"></a></p>
<p>Software writes this field 1 to request to the ETR that it stalls its AXI master to the L3 Interconnect.</p>
<p>Software waits for the ETRSTALLACK to be 1 and then writes this field to 0. Note that it is possible for the ETR to never assert ETRSTALLACK so software should timeout if ETRSTALLACK is never asserted.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa6dfc35fcfebee7291a8f58d43fc6beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gaa6dfc35fcfebee7291a8f58d43fc6beb">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa6dfc35fcfebee7291a8f58d43fc6beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e72e285cfdeb9d1dd5f16384e3fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gae47e72e285cfdeb9d1dd5f16384e3fb6">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae47e72e285cfdeb9d1dd5f16384e3fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb23ee7b17c40ef0f04baa889f11b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga8fb23ee7b17c40ef0f04baa889f11b3b">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8fb23ee7b17c40ef0f04baa889f11b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0718785f542363fd9f18edec801b20c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga0718785f542363fd9f18edec801b20c2">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga0718785f542363fd9f18edec801b20c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043158c9cb54b683bd87118b8f6173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gaa1043158c9cb54b683bd87118b8f6173">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaa1043158c9cb54b683bd87118b8f6173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f75fac852e01799fc7ff1b661cccb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga69f75fac852e01799fc7ff1b661cccb5">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga69f75fac852e01799fc7ff1b661cccb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528016b53bec82c9cd66b587a0f7dd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga528016b53bec82c9cd66b587a0f7dd78">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga528016b53bec82c9cd66b587a0f7dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8699a4dbfcb78e566c432b8e1584ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gae8699a4dbfcb78e566c432b8e1584ebd">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gae8699a4dbfcb78e566c432b8e1584ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s">ALT_RSTMGR_HDSKREQ_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3cf18e64806f8e0e056a359908476d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga3cf18e64806f8e0e056a359908476d31">ALT_RSTMGR_HDSKREQ_RESET</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga3cf18e64806f8e0e056a359908476d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9cc10fa8838a976b8f5c0f773580ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#gaac9cc10fa8838a976b8f5c0f773580ab">ALT_RSTMGR_HDSKREQ_OFST</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:gaac9cc10fa8838a976b8f5c0f773580ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga28c5824f8496fab8e8ee300edeeab8a9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s">ALT_RSTMGR_HDSKREQ_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga28c5824f8496fab8e8ee300edeeab8a9">ALT_RSTMGR_HDSKREQ_t</a></td></tr>
<tr class="separator:ga28c5824f8496fab8e8ee300edeeab8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s" id="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_HDSKREQ_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html">ALT_RSTMGR_HDSKREQ</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6ded36f5234ca53af34b546a47c96b2"></a>uint32_t</td>
<td class="fieldname">
sdrselfrefreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">SDRAM Self-Refresh Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bf94e4cc8f84a9dadf44056c26934dc"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhsreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">FPGA Manager Handshake Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afcf4015daa27c9de5c89793fc67abaf1"></a>uint32_t</td>
<td class="fieldname">
fpgahsreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">FPGA Handshake Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa8ca426e6ca2618c11c98c204fac1dad"></a>uint32_t</td>
<td class="fieldname">
etrstallreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ETR (Embedded Trace Router) Stall Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2625232e8f752de51aa496adfbaa0f0"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaf9cf3f4f9ef325312c0ff94bda438780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga618b860b336a3b7a0d21c2ed39da614b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b0da08087af71d87a7d42174905261d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecbb1d0714ba165f632c1628ce5f3da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga073c482e001816bd47a6837a4ad03fa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1f5522c73523d23bd9253247f717d06d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac74d6b873ca7ec3027da1efc659a2e0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabdbb4d873a20553dc484f460ff7e5703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ">ALT_RSTMGR_HDSKREQ_SDRSELFREFREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3aec772008a433fc1ec0e73399f34f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e5798ceaf3fbfa3f0a4a17d572b455e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52046265e6e1cd8b098a1b640c2da9f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4304a657df584da304886fa14854aaf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7a50d0c236a428dcceb09b42c7ea8d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab1dd31f201bb41379d0043f664c61a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab0956aa0ef1b53c62e7b01996a8bf7d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3fecdb55a345a320505911baa396955c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ">ALT_RSTMGR_HDSKREQ_FPGAMGRHSREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga81c69fff346522a607d52ff733d7af6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe47d063ea3da2b77e759b4157bdbf5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5370f388741005a438c661ede91a786c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad474ad3549f350f66e33ce3c3f8fb7ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d6c689b32466c888191b85798d03cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad34b22253c9c7aa144fb050681c0322f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga937a4a31152ecc78b279f40b7a298b8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga18e5b02e93b8b658d04e831a48ab171a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_FPGAHSREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_FPGAHSREQ">ALT_RSTMGR_HDSKREQ_FPGAHSREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa6dfc35fcfebee7291a8f58d43fc6beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae47e72e285cfdeb9d1dd5f16384e3fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fb23ee7b17c40ef0f04baa889f11b3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0718785f542363fd9f18edec801b20c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa1043158c9cb54b683bd87118b8f6173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69f75fac852e01799fc7ff1b661cccb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga528016b53bec82c9cd66b587a0f7dd78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae8699a4dbfcb78e566c432b8e1584ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_ETRSTALLREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ALT_RSTMGR_HDSKREQ_ETRSTALLREQ">ALT_RSTMGR_HDSKREQ_ETRSTALLREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3cf18e64806f8e0e056a359908476d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_RESET&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html">ALT_RSTMGR_HDSKREQ</a> register. </p>

</div>
</div>
<a class="anchor" id="gaac9cc10fa8838a976b8f5c0f773580ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKREQ_OFST&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html">ALT_RSTMGR_HDSKREQ</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga28c5824f8496fab8e8ee300edeeab8a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q__s">ALT_RSTMGR_HDSKREQ_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html#ga28c5824f8496fab8e8ee300edeeab8a9">ALT_RSTMGR_HDSKREQ_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_r_e_q.html">ALT_RSTMGR_HDSKREQ</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
