<html><head><title>Icestorm: TBX (four register table, 16B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>TBX (four register table, 16B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 4.000</p><p>Issues: 4.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 4.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr><tr><td>4004</td><td>8033</td><td>4001</td><td>1</td><td>4000</td><td>4000</td><td>203248</td><td>4000</td><td>4000</td><td>12000</td><td>1</td><td>4000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 8.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr><tr><td>40204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>120024</td><td>1</td><td>40000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 8.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40025</td><td>80066</td><td>40019</td><td>11</td><td>40008</td><td>10</td><td>40034</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr><tr><td>40024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>120000</td><td>1</td><td>40000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b
  add v1.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 8.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60205</td><td>100066</td><td>50111</td><td>103</td><td>50008</td><td>102</td><td>50034</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60205</td><td>100066</td><td>50109</td><td>101</td><td>50008</td><td>100</td><td>50034</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60205</td><td>100066</td><td>50109</td><td>101</td><td>50008</td><td>100</td><td>50034</td><td>201</td><td>1708845</td><td>33616</td><td>134</td><td>33561</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 8.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>2036</td><td>91876</td><td>50587</td><td>2549886</td><td>55612</td><td>5071</td><td>2317</td><td>50086</td><td>20</td><td>140012</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>34</td><td>0</td><td>2549580</td><td>50045</td><td>20</td><td>0</td><td>50044</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>0</td><td>30</td><td>0</td><td>2549248</td><td>50010</td><td>20</td><td>0</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: Latency 1->3</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b
  add v2.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0035</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029271</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029274</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60205</td><td>80068</td><td>50117</td><td>101</td><td>50016</td><td>100</td><td>50042</td><td>300</td><td>2029567</td><td>50142</td><td>200</td><td>50052</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>80035</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2029277</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0035</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029275</td><td>50010</td><td>20</td><td>50004</td><td>20</td><td>140012</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029567</td><td>50052</td><td>20</td><td>50052</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>80035</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>2029277</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: Latency 1->4</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b
  add v3.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 4.0037</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509251</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>60037</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>1509285</td><td>50100</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 4.0037</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509267</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140174</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>60037</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>1509859</td><td>50118</td><td>20</td><td>50127</td><td>20</td><td>140188</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60025</td><td>60072</td><td>50039</td><td>11</td><td>50028</td><td>10</td><td>50054</td><td>30</td><td>1509285</td><td>50010</td><td>20</td><td>50007</td><td>20</td><td>140020</td><td>1</td><td>60000</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: Latency 1->5</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b
  add v4.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 2.0039</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981521</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>982055</td><td>50178</td><td>200</td><td>50088</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>982368</td><td>50175</td><td>200</td><td>50085</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981748</td><td>50103</td><td>200</td><td>50007</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>40039</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50003</td><td>300</td><td>981637</td><td>50103</td><td>200</td><td>50009</td><td>200</td><td>140020</td><td>1</td><td>60000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 2.0039</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50003</td><td>30</td><td>981513</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>40039</td><td>50011</td><td>11</td><td>50000</td><td>10</td><td>50000</td><td>30</td><td>981733</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr></table></div></div></div></div><h2>Test 7: Latency 1->6</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v5.16b
  add v5.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-17" checked="checked"><label for="checkbox-17"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5
  movi v5.16b, 6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 8.0033</p><div><input type="checkbox" id="checkbox-18" checked="checked"><label for="checkbox-18"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60205</td><td>100067</td><td>50109</td><td>101</td><td>50008</td><td>100</td><td>50034</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr><tr><td>60204</td><td>100033</td><td>50101</td><td>101</td><td>50000</td><td>100</td><td>50000</td><td>300</td><td>2549248</td><td>50100</td><td>200</td><td>50004</td><td>200</td><td>140012</td><td>1</td><td>60000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 8.0033</p><div><input type="checkbox" id="checkbox-19" checked="checked"><label for="checkbox-19"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>73500</td><td>128987</td><td>61281</td><td>7801</td><td>48952</td><td>4528</td><td>7297</td><td>49043</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140130</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr><tr><td>60024</td><td>100033</td><td>50011</td><td>11</td><td>50000</td><td>0</td><td>10</td><td>50000</td><td>30</td><td>2549248</td><td>50010</td><td>20</td><td>50000</td><td>20</td><td>140000</td><td>1</td><td>60000</td><td>10</td></tr></table></div></div></div></div><h2>Test 8: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v1.16b, 0
  tbx v1.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v2.16b, 0
  tbx v2.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v3.16b, 0
  tbx v3.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v4.16b, 0
  tbx v4.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v5.16b, 0
  tbx v5.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v6.16b, 0
  tbx v6.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b
  movi v7.16b, 0
  tbx v7.16b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.16b</pre><div><input type="checkbox" id="checkbox-20" checked="checked"><label for="checkbox-20"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9
  movi v9.16b, 10
  movi v10.16b, 11
  movi v11.16b, 12
  movi v12.16b, 13</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 2.0006</p><div><input type="checkbox" id="checkbox-21" checked="checked"><label for="checkbox-21"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400204</td><td>160089</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>3484556</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960237</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400204</td><td>160047</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400206</td><td>160128</td><td>320181</td><td>101</td><td>320080</td><td>100</td><td>320125</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960237</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400205</td><td>160092</td><td>320142</td><td>101</td><td>320041</td><td>100</td><td>320074</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400204</td><td>160047</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>2751437</td><td>320174</td><td>200</td><td>0</td><td>320079</td><td>200</td><td>960237</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400206</td><td>160128</td><td>320180</td><td>101</td><td>320079</td><td>100</td><td>320127</td><td>0</td><td>300</td><td>0</td><td>3497467</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960234</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400204</td><td>160047</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400204</td><td>160047</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400204</td><td>160047</td><td>320101</td><td>101</td><td>320000</td><td>100</td><td>320012</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr><tr><td>400205</td><td>160089</td><td>320143</td><td>101</td><td>320042</td><td>100</td><td>320073</td><td>0</td><td>300</td><td>0</td><td>3507169</td><td>320112</td><td>200</td><td>0</td><td>320015</td><td>200</td><td>960045</td><td>1</td><td>400000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 2.0006</p><div><input type="checkbox" id="checkbox-22" checked="checked"><label for="checkbox-22"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400024</td><td>160077</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3295867</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400025</td><td>160092</td><td>320051</td><td>11</td><td>320040</td><td>10</td><td>320074</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160047</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960201</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160049</td><td>320012</td><td>11</td><td>320001</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391969</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960402</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr><tr><td>400024</td><td>160048</td><td>320011</td><td>11</td><td>320000</td><td>10</td><td>320012</td><td>0</td><td>30</td><td>0</td><td>3391548</td><td>320022</td><td>20</td><td>0</td><td>320015</td><td>20</td><td>0</td><td>960045</td><td>1</td><td>0</td><td>400000</td><td>10</td></tr></table></div></div></div></div></body></html>