Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Apr 12 23:11:52 2021
| Host         : dolphin-ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.271        0.000                      0                  701        0.133        0.000                      0                  701        4.500        0.000                       0                   392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.271        0.000                      0                  701        0.133        0.000                      0                  701        4.500        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/etu_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.828ns (17.450%)  route 3.917ns (82.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 f  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 f  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          1.590     9.794    rx1/etu_half__11
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.918 r  rx1/etu_counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.918    rx1/etu_counter[31]_i_1__0_n_0
    SLICE_X64Y64         FDRE                                         r  rx1/etu_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.501    14.872    rx1/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  rx1/etu_counter_reg[31]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.079    15.189    rx1/etu_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/etu_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.828ns (17.521%)  route 3.898ns (82.479%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 f  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 f  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          1.571     9.775    rx1/etu_half__11
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.899 r  rx1/etu_counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.899    rx1/etu_counter[30]_i_1__0_n_0
    SLICE_X64Y64         FDRE                                         r  rx1/etu_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.501    14.872    rx1/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  rx1/etu_counter_reg[30]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.079    15.189    rx1/etu_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.466%)  route 3.218ns (79.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.504     8.708    rx1/etu_half__11
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  rx1/current_bit[3]_i_1/O
                         net (fo=4, routed)           0.387     9.219    rx1/current_bit[3]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[0]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_R)       -0.524    14.590    rx1/current_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.466%)  route 3.218ns (79.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.504     8.708    rx1/etu_half__11
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  rx1/current_bit[3]_i_1/O
                         net (fo=4, routed)           0.387     9.219    rx1/current_bit[3]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[1]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_R)       -0.524    14.590    rx1/current_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.466%)  route 3.218ns (79.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.504     8.708    rx1/etu_half__11
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  rx1/current_bit[3]_i_1/O
                         net (fo=4, routed)           0.387     9.219    rx1/current_bit[3]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[2]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_R)       -0.524    14.590    rx1/current_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.466%)  route 3.218ns (79.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.504     8.708    rx1/etu_half__11
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  rx1/current_bit[3]_i_1/O
                         net (fo=4, routed)           0.387     9.219    rx1/current_bit[3]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[3]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_R)       -0.524    14.590    rx1/current_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.656     8.860    rx1/etu_half__11
    SLICE_X65Y57         LUT5 (Prop_lut5_I0_O)        0.124     8.984 r  rx1/current_bit[3]_i_2/O
                         net (fo=4, routed)           0.519     9.503    rx1/current_bit
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[0]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.945    rx1/current_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.656     8.860    rx1/etu_half__11
    SLICE_X65Y57         LUT5 (Prop_lut5_I0_O)        0.124     8.984 r  rx1/current_bit[3]_i_2/O
                         net (fo=4, routed)           0.519     9.503    rx1/current_bit
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[1]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.945    rx1/current_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.656     8.860    rx1/etu_half__11
    SLICE_X65Y57         LUT5 (Prop_lut5_I0_O)        0.124     8.984 r  rx1/current_bit[3]_i_2/O
                         net (fo=4, routed)           0.519     9.503    rx1/current_bit
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[2]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.945    rx1/current_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 rx1/etu_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/current_bit_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.622     5.173    rx1/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  rx1/etu_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  rx1/etu_counter_reg[15]/Q
                         net (fo=2, routed)           1.294     6.924    rx1/etu_counter_reg_n_0_[15]
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.048 r  rx1/FSM_sequential_state[1]_i_5__0/O
                         net (fo=2, routed)           1.032     8.080    rx1/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  rx1/FSM_sequential_state[1]_i_2__0/O
                         net (fo=36, routed)          0.656     8.860    rx1/etu_half__11
    SLICE_X65Y57         LUT5 (Prop_lut5_I0_O)        0.124     8.984 r  rx1/current_bit[3]_i_2/O
                         net (fo=4, routed)           0.519     9.503    rx1/current_bit
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.505    14.876    rx1/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  rx1/current_bit_reg[3]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X64Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.945    rx1/current_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_rec/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.583     1.496    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u32_rec/data_reg[23]/Q
                         net (fo=4, routed)           0.068     1.706    u32_rec/data_reg[31]_0[23]
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.851     2.010    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[31]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.076     1.572    u32_rec/data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitch_delay_length_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.925%)  route 0.070ns (33.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.587     1.500    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  u32_rec/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u32_rec/data_reg[2]/Q
                         net (fo=4, routed)           0.070     1.711    data[2]
    SLICE_X62Y65         FDRE                                         r  glitch_delay_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.855     2.014    clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  glitch_delay_length_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.047     1.560    glitch_delay_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx1/data_local_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.138     1.780    tx1/Q[4]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.049     1.829 r  tx1/data_local[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    tx1/data_local[4]
    SLICE_X64Y63         FDRE                                         r  tx1/data_local_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.856     2.015    tx1/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  tx1/data_local_reg[4]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.131     1.644    tx1/data_local_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitch_pulse_length_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.585     1.498    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  u32_rec/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u32_rec/data_reg[17]/Q
                         net (fo=4, routed)           0.122     1.762    data[17]
    SLICE_X63Y68         FDRE                                         r  glitch_pulse_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.853     2.011    clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  glitch_pulse_length_reg[17]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.066     1.577    glitch_pulse_length_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_rec/data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.993%)  route 0.109ns (40.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.582     1.495    u32_rec/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  u32_rec/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  u32_rec/data_reg[20]/Q
                         net (fo=4, routed)           0.109     1.769    u32_rec/data_reg[31]_0[20]
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.851     2.010    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[28]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.071     1.581    u32_rec/data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_rec/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.543%)  route 0.122ns (46.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.585     1.498    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  u32_rec/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u32_rec/data_reg[0]/Q
                         net (fo=4, routed)           0.122     1.762    u32_rec/data_reg[31]_0[0]
    SLICE_X64Y66         FDRE                                         r  u32_rec/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.855     2.013    u32_rec/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  u32_rec/data_reg[8]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.060     1.573    u32_rec/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_pulse_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.583     1.496    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u32_rec/data_reg[18]/Q
                         net (fo=4, routed)           0.134     1.772    data[18]
    SLICE_X63Y70         FDRE                                         r  power_pulse_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  power_pulse_length_reg[18]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.070     1.579    power_pulse_length_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_rec/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.836%)  route 0.131ns (48.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.587     1.500    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  u32_rec/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u32_rec/data_reg[1]/Q
                         net (fo=4, routed)           0.131     1.772    u32_rec/data_reg[31]_0[1]
    SLICE_X63Y65         FDRE                                         r  u32_rec/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.855     2.014    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  u32_rec/data_reg[9]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.078     1.578    u32_rec/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u32_rec/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitch_pulse_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.108%)  route 0.135ns (48.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.583     1.496    u32_rec/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  u32_rec/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u32_rec/data_reg[18]/Q
                         net (fo=4, routed)           0.135     1.772    data[18]
    SLICE_X61Y69         FDRE                                         r  glitch_pulse_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  glitch_pulse_length_reg[18]/C
                         clock pessimism             -0.478     1.529    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.047     1.576    glitch_pulse_length_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 glitch_delay/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitch_pulse/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.583     1.496    glitch_delay/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  glitch_delay/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.148     1.644 r  glitch_delay/done_reg/Q
                         net (fo=2, routed)           0.072     1.716    glitch_pulse/glitch_delay_done
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.098     1.814 r  glitch_pulse/FSM_sequential_state_i_1__2/O
                         net (fo=1, routed)           0.000     1.814    glitch_pulse/FSM_sequential_state_i_1__2_n_0
    SLICE_X64Y69         FDRE                                         r  glitch_pulse/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.851     2.010    glitch_pulse/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  glitch_pulse/FSM_sequential_state_reg/C
                         clock pessimism             -0.513     1.496    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     1.617    glitch_pulse/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67    disable_trigger_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69    glitch_delay/FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69    glitch_delay/counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69    glitch_delay/counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69    glitch_delay/counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70    glitch_delay/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67    disable_trigger_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69    glitch_delay/FSM_sequential_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63    glitch_delay/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63    glitch_delay/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64    glitch_delay/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66    glitch_delay_length_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66    glitch_delay_length_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67    disable_trigger_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66    glitch_delay_length_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66    glitch_delay_length_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    glitch_pulse/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    glitch_pulse/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    glitch_pulse/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    glitch_pulse/counter_reg[19]/C



