{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 19896, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0019458765164017677, "power__switching__total": 0.0007960189832374454, "power__leakage__total": 2.210998317764279e-08, "power__total": 0.002741917734965682, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2541336379933429, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25398281419118196, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3224348657113049, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.313009405032575, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25589639465054564, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.255660028161918, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8944801819078273, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.072519436952597, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25340777415931415, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2532524539537763, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11148121630264858, "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.77931108216883, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25353689310072974, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2534344750238115, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3200693134458337, "timing__setup__ws__corner:min_tt_025C_1v80": 6.336389370324781, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2552766681406728, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25510047574168176, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8921837965387464, "timing__setup__ws__corner:min_ss_100C_1v60": 5.1062444606808395, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2528290703913614, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25272371022334467, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10978063213658319, "timing__setup__ws__corner:min_ff_n40C_1v95": 6.79648490057786, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25489186482945475, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25457206507816693, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3248862382190068, "timing__setup__ws__corner:max_tt_025C_1v80": 6.2854514483359365, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25642141913373956, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2561134432579984, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8986127651892669, "timing__setup__ws__corner:max_ss_100C_1v60": 5.034202086575416, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25418598501043443, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25444999605315705, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11332585191023313, "timing__setup__ws__corner:max_ff_n40C_1v95": 6.758255035777493, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2528290703913614, "clock__skew__worst_setup": 0.25272371022334467, "timing__hold__ws": 0.10978063213658319, "timing__setup__ws": 5.034202086575416, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 500.0 500.0", "design__core__bbox": "5.52 10.88 494.04 486.88", "design__instance__count__macros": 2, "design__instance__count__stdcell__type:physical__class:welltap": 2762, "design__instance__count__stdcell__type:physical__class:antennacell": 1, "design__instance__count__stdcell__type:physical__class:spacer": 17059, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 0, "design__instance__count__stdcell__type:logical__class:buffer": 72, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 0, "design__io": 72, "design__die__area": 250000, "design__core__area": 232536, "design__instance__area": 22956.2, "design__instance__count__stdcell": 19894, "design__instance__area__stdcell": 3973.81, "design__instance__area__macros": 18982.4, "design__instance__utilization": 0.0987211, "design__instance__utilization__stdcell": 0.0186081, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 19822, "design__instance__count__stdcell__type:logical": 72, "design__power_grid_violation__count__net:vss0": 0, "design__power_grid_violation__count__net:vcc0": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 70, "design__io__hpwl": 11433230, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 11533.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 1, "route__net": 142, "route__net__special": 2, "route__drc_errors__iter:1": 20, "route__wirelength__iter:1": 11344, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 11340, "route__drc_errors": 0, "route__wirelength": 11340, "route__vias": 413, "route__vias__singlecut": 413, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 399.54, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 8, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 8, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 8, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 8, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 8, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 8, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 8, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 8, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 8, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 8, "timing__unannotated_net_filtered__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}