// Generated by CIRCT unknown git version
module PC_Control(	// file.cleaned.mlir:2:3
  input          PHI1,	// file.cleaned.mlir:2:28
                 PHI2,	// file.cleaned.mlir:2:43
                 n_ready,	// file.cleaned.mlir:2:58
                 T0,	// file.cleaned.mlir:2:76
                 T1,	// file.cleaned.mlir:2:89
  input  [129:0] X,	// file.cleaned.mlir:2:102
  output         PCL_DB,	// file.cleaned.mlir:2:117
                 PCH_DB,	// file.cleaned.mlir:2:134
                 PC_DB,	// file.cleaned.mlir:2:151
                 PCL_ADL,	// file.cleaned.mlir:2:167
                 PCH_ADH,	// file.cleaned.mlir:2:185
                 PCL_PCL,	// file.cleaned.mlir:2:203
                 ADL_PCL,	// file.cleaned.mlir:2:221
                 n_ADL_PCL,	// file.cleaned.mlir:2:239
                 DL_PCH,	// file.cleaned.mlir:2:259
                 ADH_PCH,	// file.cleaned.mlir:2:276
                 PCH_PCH,	// file.cleaned.mlir:2:294
                 n_PCH_PCH	// file.cleaned.mlir:2:312
);

  assign PCL_DB = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PCH_DB = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PC_DB = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PCL_ADL = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PCH_ADH = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PCL_PCL = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign ADL_PCL = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign n_ADL_PCL = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign DL_PCH = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign ADH_PCH = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PCH_PCH = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign n_PCH_PCH = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

