ARRAY_1D_TILED_THIN1,VAR_0
PACKET3,FUNC_0
PACKET3_SET_RESOURCE,VAR_1
PACKET3_TC_ACTION_ENA,VAR_2
RADEON_RING_TYPE_GFX_INDEX,VAR_3
SQ_SEL_W,VAR_4
SQ_SEL_X,VAR_5
SQ_SEL_Y,VAR_6
SQ_SEL_Z,VAR_7
SQ_TEX_DIM_2D,VAR_8
SQ_TEX_VTX_VALID_TEXTURE,VAR_9
S__SQ_CONSTANT_TYPE,FUNC_1
TEX_ARRAY_MODE,FUNC_2
TEX_DIM,FUNC_3
TEX_DST_SEL_W,FUNC_4
TEX_DST_SEL_X,FUNC_5
TEX_DST_SEL_Y,FUNC_6
TEX_DST_SEL_Z,FUNC_7
cp_set_surface_sync,FUNC_8
radeon_ring_write,FUNC_9
set_tex_resource,FUNC_10
rdev,VAR_10
format,VAR_11
w,VAR_12
h,VAR_13
pitch,VAR_14
gpu_addr,VAR_15
size,VAR_16
ring,VAR_17
sq_tex_resource_word0,VAR_18
sq_tex_resource_word1,VAR_19
sq_tex_resource_word4,VAR_20
sq_tex_resource_word7,VAR_21
