/// Auto-generated register definitions for QSPI
/// Device: ATSAME70N21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70n21::qspi {

// ============================================================================
// QSPI - Quad Serial Peripheral Interface
// Base Address: 0x4007C000
// ============================================================================

/// QSPI Register Structure
struct QSPI_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Receive Data Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t RDR;

    /// Transmit Data Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t TDR;

    /// Status Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Serial Clock Register
    /// Offset: 0x0020
    volatile uint32_t SCR;
    uint8_t RESERVED_0024[12]; ///< Reserved

    /// Instruction Address Register
    /// Offset: 0x0030
    volatile uint32_t IAR;

    /// Instruction Code Register
    /// Offset: 0x0034
    volatile uint32_t ICR;

    /// Instruction Frame Register
    /// Offset: 0x0038
    volatile uint32_t IFR;
    uint8_t RESERVED_003C[4]; ///< Reserved

    /// Scrambling Mode Register
    /// Offset: 0x0040
    volatile uint32_t SMR;

    /// Scrambling Key Register
    /// Offset: 0x0044
    /// Access: write-only
    volatile uint32_t SKR;
    uint8_t RESERVED_0048[156]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(QSPI_Registers) >= 236, "QSPI_Registers size mismatch");

/// QSPI peripheral instance
constexpr QSPI_Registers* QSPI = 
    reinterpret_cast<QSPI_Registers*>(0x4007C000);

}  // namespace alloy::hal::atmel::same70::atsame70n21::qspi
