Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 20 22:31:09 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fetching_ip_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                  |
+---------------------------+----------------------------------------------------------------------------+
| Requirement               | 10.000                                                                     |
| Path Delay                | 7.153                                                                      |
| Logic Delay               | 3.815(54%)                                                                 |
| Net Delay                 | 3.338(46%)                                                                 |
| Clock Skew                | -0.049                                                                     |
| Slack                     | 2.840                                                                      |
| Clock Uncertainty         | 0.035                                                                      |
| Clock Relationship        | Safely Timed                                                               |
| Clock Delay Group         | Same Clock                                                                 |
| Logic Levels              | 5                                                                          |
| Routes                    | NA                                                                         |
| Logical Path              | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT5-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                     |
| End Point Clock           | ap_clk                                                                     |
| DSP Block                 | None                                                                       |
| RAM Registers             | DO_REG(0)-None                                                             |
| IO Crossings              | 0                                                                          |
| Config Crossings          | 0                                                                          |
| SLR Crossings             | 0                                                                          |
| PBlocks                   | 0                                                                          |
| High Fanout               | 2                                                                          |
| Dont Touch                | 0                                                                          |
| Mark Debug                | 0                                                                          |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                         |
| End Point Pin Primitive   | FDRE/D                                                                     |
| Start Point Pin           | mem_reg_0_0_0/CLKBWRCLK                                                    |
| End Point Pin             | ap_CS_fsm_reg[1]/D                                                         |
+---------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+
| End Point Clock | Requirement |  1  |  2 |  4 |  5 |
+-----------------+-------------+-----+----+----+----+
| ap_clk          | 10.000ns    | 877 | 80 | 32 | 11 |
+-----------------+-------------+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


