-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln1147_1 : IN STD_LOGIC_VECTOR (11 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce1 : OUT STD_LOGIC;
    x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce1 : OUT STD_LOGIC;
    x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce1 : OUT STD_LOGIC;
    x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce1 : OUT STD_LOGIC;
    x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce1 : OUT STD_LOGIC;
    x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce1 : OUT STD_LOGIC;
    x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce1 : OUT STD_LOGIC;
    x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce1 : OUT STD_LOGIC;
    x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce1 : OUT STD_LOGIC;
    x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce1 : OUT STD_LOGIC;
    x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce1 : OUT STD_LOGIC;
    x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce1 : OUT STD_LOGIC;
    x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    partial_max_72_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_72_out_ap_vld : OUT STD_LOGIC;
    partial_max_71_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_71_out_ap_vld : OUT STD_LOGIC;
    partial_max_70_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_70_out_ap_vld : OUT STD_LOGIC;
    partial_max_69_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_69_out_ap_vld : OUT STD_LOGIC;
    partial_max_68_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_68_out_ap_vld : OUT STD_LOGIC;
    partial_max_67_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_67_out_ap_vld : OUT STD_LOGIC;
    partial_max_66_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_66_out_ap_vld : OUT STD_LOGIC;
    partial_max_65_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_65_out_ap_vld : OUT STD_LOGIC;
    partial_max_64_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_64_out_ap_vld : OUT STD_LOGIC;
    partial_max_63_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_63_out_ap_vld : OUT STD_LOGIC;
    partial_max_62_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_62_out_ap_vld : OUT STD_LOGIC;
    partial_max_61_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_61_out_ap_vld : OUT STD_LOGIC;
    partial_max_60_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_60_out_ap_vld : OUT STD_LOGIC;
    partial_max_59_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_59_out_ap_vld : OUT STD_LOGIC;
    partial_max_58_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_58_out_ap_vld : OUT STD_LOGIC;
    partial_max_57_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_57_out_ap_vld : OUT STD_LOGIC;
    partial_max_56_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_56_out_ap_vld : OUT STD_LOGIC;
    partial_max_55_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_55_out_ap_vld : OUT STD_LOGIC;
    partial_max_54_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_54_out_ap_vld : OUT STD_LOGIC;
    partial_max_53_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_53_out_ap_vld : OUT STD_LOGIC;
    partial_max_52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_52_out_ap_vld : OUT STD_LOGIC;
    partial_max_51_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_51_out_ap_vld : OUT STD_LOGIC;
    partial_max_50_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_50_out_ap_vld : OUT STD_LOGIC;
    partial_max_49_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_49_out_ap_vld : OUT STD_LOGIC;
    grp_fmaxf_fu_1705_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1705_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1705_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1705_p_ready : IN STD_LOGIC;
    grp_fmaxf_fu_1711_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1711_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1711_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1711_p_ready : IN STD_LOGIC;
    local_max_33_fmaxf_fu_4340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4340_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4340_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4340_p_ready : IN STD_LOGIC;
    local_max_34_fmaxf_fu_4345_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4345_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4345_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4345_p_ready : IN STD_LOGIC;
    local_max_35_fmaxf_fu_4350_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4350_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4350_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4350_p_ready : IN STD_LOGIC;
    local_max_36_fmaxf_fu_4355_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4355_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4355_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4355_p_ready : IN STD_LOGIC;
    local_max_37_fmaxf_fu_4360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4360_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4360_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4360_p_ready : IN STD_LOGIC;
    local_max_38_fmaxf_fu_4365_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4365_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4365_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4365_p_ready : IN STD_LOGIC;
    local_max_39_fmaxf_fu_4370_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4370_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4370_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4370_p_ready : IN STD_LOGIC;
    local_max_3_fmaxf_fu_4375_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4375_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4375_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4375_p_ready : IN STD_LOGIC;
    local_max_40_fmaxf_fu_4380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4380_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4380_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4380_p_ready : IN STD_LOGIC;
    local_max_41_fmaxf_fu_4385_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4385_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4385_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4385_p_ready : IN STD_LOGIC;
    local_max_42_fmaxf_fu_4390_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4390_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4390_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4390_p_ready : IN STD_LOGIC;
    local_max_43_fmaxf_fu_4395_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4395_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4395_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4395_p_ready : IN STD_LOGIC;
    local_max_44_fmaxf_fu_4400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4400_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4400_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4400_p_ready : IN STD_LOGIC;
    local_max_45_fmaxf_fu_4405_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4405_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4405_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4405_p_ready : IN STD_LOGIC;
    local_max_46_fmaxf_fu_4410_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4410_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4410_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4410_p_ready : IN STD_LOGIC;
    local_max_47_fmaxf_fu_4415_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4415_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4415_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4415_p_ready : IN STD_LOGIC;
    local_max_48_fmaxf_fu_4420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4420_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4420_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4420_p_ready : IN STD_LOGIC;
    local_max_49_fmaxf_fu_4425_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4425_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4425_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4425_p_ready : IN STD_LOGIC;
    local_max_4_fmaxf_fu_4430_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4430_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4430_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4430_p_ready : IN STD_LOGIC;
    local_max_50_fmaxf_fu_4435_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4435_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4435_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4435_p_ready : IN STD_LOGIC;
    local_max_51_fmaxf_fu_4440_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4440_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4440_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4440_p_ready : IN STD_LOGIC;
    local_max_52_fmaxf_fu_4445_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4445_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4445_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4445_p_ready : IN STD_LOGIC;
    local_max_53_fmaxf_fu_4450_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4450_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4450_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4450_p_ready : IN STD_LOGIC;
    local_max_55_fmaxf_fu_4455_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4455_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4455_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4455_p_ready : IN STD_LOGIC;
    local_max_5_fmaxf_fu_4460_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4460_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4460_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4460_p_ready : IN STD_LOGIC;
    local_max_6_fmaxf_fu_4465_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4465_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4465_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4465_p_ready : IN STD_LOGIC;
    local_max_7_fmaxf_fu_4470_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4470_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4470_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4470_p_ready : IN STD_LOGIC;
    local_max_8_fmaxf_fu_4475_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4475_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4475_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4475_p_ready : IN STD_LOGIC;
    local_max_9_fmaxf_fu_4480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4480_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4480_p_ready : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_FF7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111011111111111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1138_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1138_reg_2115 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1138_reg_2115_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1160_1_reg_2279 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1160_1_reg_2279_pp0_iter15_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_3_load_reg_2284 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_reg_2289 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_2294 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_2294_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_2299 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_2299_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2304 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2304_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2304_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2309 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2309_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2309_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2314 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2314_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2314_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2314_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2319 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2319_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2319_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2319_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2324 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2324_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2324_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2324_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2324_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2329 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2329_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2329_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2329_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2329_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2334_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2339_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2344_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_2_reg_2349_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_2_reg_2354_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2359_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2364_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_2_reg_2369_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_2_reg_2374_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_2_reg_2379_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_2_reg_2384_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_2_reg_2389_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_2_reg_2394_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_2_reg_2399_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_2_reg_2404_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_2_reg_2409_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_2_reg_2414_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_2_reg_2419_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_2_reg_2424_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_2_reg_2429 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_4_reg_2434 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_6_reg_2439 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_8_reg_2444 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_10_reg_2449 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_12_reg_2454 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_14_reg_2459 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_16_reg_2464 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_18_reg_2469 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_20_reg_2474 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_22_reg_2479 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_24_reg_2484 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_26_reg_2489 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_28_reg_2494 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_30_reg_2499 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1147_1_fu_1230_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1147_3_fu_1266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_198 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1138_fu_1296_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_max_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_25_fu_1692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_1_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_2_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_3_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_4_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_5_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_6_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_7_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_8_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_9_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_10_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_11_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_12_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_13_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_14_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_15_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_16_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_17_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_18_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_19_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_20_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_21_fu_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_22_fu_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_23_fu_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lshr_ln1147_1_fu_1210_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1147_fu_1220_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1147_fu_1224_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1147_fu_1250_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1147_2_fu_1256_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1147_1_fu_1260_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal dc_fu_1379_p26 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_fu_1432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_2_fu_1458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_V_fu_1470_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_exp_V_fu_1444_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_1484_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_V_fu_1480_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_fp_sig_V_fu_1454_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln25_2_fu_1496_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_2_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_2_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1550_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_8_fu_1560_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ymaggreater_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_1586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_2_fu_1594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_3_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_4_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_7_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_1570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_5_fu_1602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln18_8_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_9_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_6_fu_1634_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln18_2_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_2_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_10_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_7_fu_1666_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_2251 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fmaxf IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_245_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_245_32_1_1_U1648 : component activation_accelerator_mux_245_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => partial_max_fu_202,
        din1 => partial_max_1_fu_206,
        din2 => partial_max_2_fu_210,
        din3 => partial_max_3_fu_214,
        din4 => partial_max_4_fu_218,
        din5 => partial_max_5_fu_222,
        din6 => partial_max_6_fu_226,
        din7 => partial_max_7_fu_230,
        din8 => partial_max_8_fu_234,
        din9 => partial_max_9_fu_238,
        din10 => partial_max_10_fu_242,
        din11 => partial_max_11_fu_246,
        din12 => partial_max_12_fu_250,
        din13 => partial_max_13_fu_254,
        din14 => partial_max_14_fu_258,
        din15 => partial_max_15_fu_262,
        din16 => partial_max_16_fu_266,
        din17 => partial_max_17_fu_270,
        din18 => partial_max_18_fu_274,
        din19 => partial_max_19_fu_278,
        din20 => partial_max_20_fu_282,
        din21 => partial_max_21_fu_286,
        din22 => partial_max_22_fu_290,
        din23 => partial_max_23_fu_294,
        din24 => trunc_ln1160_1_reg_2279_pp0_iter15_reg,
        dout => dc_fu_1379_p26);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1138_fu_1204_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_198 <= add_ln1138_fu_1296_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_198 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    partial_max_10_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_10_fu_242 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_A))) then 
                    partial_max_10_fu_242 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_11_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_11_fu_246 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_B))) then 
                    partial_max_11_fu_246 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_12_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_12_fu_250 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_C))) then 
                    partial_max_12_fu_250 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_13_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_13_fu_254 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_D))) then 
                    partial_max_13_fu_254 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_14_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_14_fu_258 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_E))) then 
                    partial_max_14_fu_258 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_15_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_15_fu_262 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_F))) then 
                    partial_max_15_fu_262 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_16_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_16_fu_266 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_10))) then 
                    partial_max_16_fu_266 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_17_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_17_fu_270 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_11))) then 
                    partial_max_17_fu_270 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_18_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_18_fu_274 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_12))) then 
                    partial_max_18_fu_274 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_19_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_19_fu_278 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_13))) then 
                    partial_max_19_fu_278 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_1_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_1_fu_206 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1))) then 
                    partial_max_1_fu_206 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_20_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_20_fu_282 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_14))) then 
                    partial_max_20_fu_282 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_21_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_21_fu_286 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_15))) then 
                    partial_max_21_fu_286 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_22_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_22_fu_290 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_16))) then 
                    partial_max_22_fu_290 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_23_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_23_fu_294 <= ap_const_lv32_FF7FFFFF;
                elsif ((ap_const_boolean_1 = ap_condition_2251)) then 
                    partial_max_23_fu_294 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_2_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_2_fu_210 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_2))) then 
                    partial_max_2_fu_210 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_3_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_3_fu_214 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_3))) then 
                    partial_max_3_fu_214 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_4_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_4_fu_218 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_4))) then 
                    partial_max_4_fu_218 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_5_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_5_fu_222 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_5))) then 
                    partial_max_5_fu_222 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_6_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_6_fu_226 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_6))) then 
                    partial_max_6_fu_226 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_7_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_7_fu_230 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_7))) then 
                    partial_max_7_fu_230 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_8_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_8_fu_234 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_8))) then 
                    partial_max_8_fu_234 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_9_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_9_fu_238 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_9))) then 
                    partial_max_9_fu_238 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_fu_202 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_0))) then 
                    partial_max_fu_202 <= partial_max_25_fu_1692_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln1138_reg_2115_pp0_iter10_reg <= icmp_ln1138_reg_2115_pp0_iter9_reg;
                icmp_ln1138_reg_2115_pp0_iter11_reg <= icmp_ln1138_reg_2115_pp0_iter10_reg;
                icmp_ln1138_reg_2115_pp0_iter12_reg <= icmp_ln1138_reg_2115_pp0_iter11_reg;
                icmp_ln1138_reg_2115_pp0_iter13_reg <= icmp_ln1138_reg_2115_pp0_iter12_reg;
                icmp_ln1138_reg_2115_pp0_iter14_reg <= icmp_ln1138_reg_2115_pp0_iter13_reg;
                icmp_ln1138_reg_2115_pp0_iter2_reg <= icmp_ln1138_reg_2115_pp0_iter1_reg;
                icmp_ln1138_reg_2115_pp0_iter3_reg <= icmp_ln1138_reg_2115_pp0_iter2_reg;
                icmp_ln1138_reg_2115_pp0_iter4_reg <= icmp_ln1138_reg_2115_pp0_iter3_reg;
                icmp_ln1138_reg_2115_pp0_iter5_reg <= icmp_ln1138_reg_2115_pp0_iter4_reg;
                icmp_ln1138_reg_2115_pp0_iter6_reg <= icmp_ln1138_reg_2115_pp0_iter5_reg;
                icmp_ln1138_reg_2115_pp0_iter7_reg <= icmp_ln1138_reg_2115_pp0_iter6_reg;
                icmp_ln1138_reg_2115_pp0_iter8_reg <= icmp_ln1138_reg_2115_pp0_iter7_reg;
                icmp_ln1138_reg_2115_pp0_iter9_reg <= icmp_ln1138_reg_2115_pp0_iter8_reg;
                local_max_10_reg_2449 <= grp_fmaxf_fu_1705_p_dout0;
                local_max_12_reg_2454 <= local_max_33_fmaxf_fu_4340_p_dout0;
                local_max_14_reg_2459 <= local_max_35_fmaxf_fu_4350_p_dout0;
                local_max_16_reg_2464 <= local_max_37_fmaxf_fu_4360_p_dout0;
                local_max_18_reg_2469 <= local_max_39_fmaxf_fu_4370_p_dout0;
                local_max_20_reg_2474 <= local_max_41_fmaxf_fu_4385_p_dout0;
                local_max_22_reg_2479 <= local_max_43_fmaxf_fu_4395_p_dout0;
                local_max_24_reg_2484 <= local_max_45_fmaxf_fu_4405_p_dout0;
                local_max_26_reg_2489 <= local_max_47_fmaxf_fu_4415_p_dout0;
                local_max_28_reg_2494 <= local_max_49_fmaxf_fu_4425_p_dout0;
                local_max_30_reg_2499 <= local_max_51_fmaxf_fu_4440_p_dout0;
                local_max_4_reg_2434 <= local_max_55_fmaxf_fu_4455_p_dout0;
                local_max_6_reg_2439 <= local_max_6_fmaxf_fu_4465_p_dout0;
                local_max_8_reg_2444 <= local_max_8_fmaxf_fu_4475_p_dout0;
                trunc_ln1160_1_reg_2279_pp0_iter10_reg <= trunc_ln1160_1_reg_2279_pp0_iter9_reg;
                trunc_ln1160_1_reg_2279_pp0_iter11_reg <= trunc_ln1160_1_reg_2279_pp0_iter10_reg;
                trunc_ln1160_1_reg_2279_pp0_iter12_reg <= trunc_ln1160_1_reg_2279_pp0_iter11_reg;
                trunc_ln1160_1_reg_2279_pp0_iter13_reg <= trunc_ln1160_1_reg_2279_pp0_iter12_reg;
                trunc_ln1160_1_reg_2279_pp0_iter14_reg <= trunc_ln1160_1_reg_2279_pp0_iter13_reg;
                trunc_ln1160_1_reg_2279_pp0_iter15_reg <= trunc_ln1160_1_reg_2279_pp0_iter14_reg;
                trunc_ln1160_1_reg_2279_pp0_iter2_reg <= trunc_ln1160_1_reg_2279_pp0_iter1_reg;
                trunc_ln1160_1_reg_2279_pp0_iter3_reg <= trunc_ln1160_1_reg_2279_pp0_iter2_reg;
                trunc_ln1160_1_reg_2279_pp0_iter4_reg <= trunc_ln1160_1_reg_2279_pp0_iter3_reg;
                trunc_ln1160_1_reg_2279_pp0_iter5_reg <= trunc_ln1160_1_reg_2279_pp0_iter4_reg;
                trunc_ln1160_1_reg_2279_pp0_iter6_reg <= trunc_ln1160_1_reg_2279_pp0_iter5_reg;
                trunc_ln1160_1_reg_2279_pp0_iter7_reg <= trunc_ln1160_1_reg_2279_pp0_iter6_reg;
                trunc_ln1160_1_reg_2279_pp0_iter8_reg <= trunc_ln1160_1_reg_2279_pp0_iter7_reg;
                trunc_ln1160_1_reg_2279_pp0_iter9_reg <= trunc_ln1160_1_reg_2279_pp0_iter8_reg;
                x_0_load_2_reg_2349_pp0_iter2_reg <= x_0_load_2_reg_2349;
                x_0_load_2_reg_2349_pp0_iter3_reg <= x_0_load_2_reg_2349_pp0_iter2_reg;
                x_0_load_2_reg_2349_pp0_iter4_reg <= x_0_load_2_reg_2349_pp0_iter3_reg;
                x_0_load_2_reg_2349_pp0_iter5_reg <= x_0_load_2_reg_2349_pp0_iter4_reg;
                x_0_load_2_reg_2349_pp0_iter6_reg <= x_0_load_2_reg_2349_pp0_iter5_reg;
                x_0_load_2_reg_2349_pp0_iter7_reg <= x_0_load_2_reg_2349_pp0_iter6_reg;
                x_10_load_2_reg_2399_pp0_iter10_reg <= x_10_load_2_reg_2399_pp0_iter9_reg;
                x_10_load_2_reg_2399_pp0_iter11_reg <= x_10_load_2_reg_2399_pp0_iter10_reg;
                x_10_load_2_reg_2399_pp0_iter12_reg <= x_10_load_2_reg_2399_pp0_iter11_reg;
                x_10_load_2_reg_2399_pp0_iter2_reg <= x_10_load_2_reg_2399;
                x_10_load_2_reg_2399_pp0_iter3_reg <= x_10_load_2_reg_2399_pp0_iter2_reg;
                x_10_load_2_reg_2399_pp0_iter4_reg <= x_10_load_2_reg_2399_pp0_iter3_reg;
                x_10_load_2_reg_2399_pp0_iter5_reg <= x_10_load_2_reg_2399_pp0_iter4_reg;
                x_10_load_2_reg_2399_pp0_iter6_reg <= x_10_load_2_reg_2399_pp0_iter5_reg;
                x_10_load_2_reg_2399_pp0_iter7_reg <= x_10_load_2_reg_2399_pp0_iter6_reg;
                x_10_load_2_reg_2399_pp0_iter8_reg <= x_10_load_2_reg_2399_pp0_iter7_reg;
                x_10_load_2_reg_2399_pp0_iter9_reg <= x_10_load_2_reg_2399_pp0_iter8_reg;
                x_10_load_reg_2319_pp0_iter2_reg <= x_10_load_reg_2319;
                x_10_load_reg_2319_pp0_iter3_reg <= x_10_load_reg_2319_pp0_iter2_reg;
                x_10_load_reg_2319_pp0_iter4_reg <= x_10_load_reg_2319_pp0_iter3_reg;
                x_11_load_2_reg_2404_pp0_iter10_reg <= x_11_load_2_reg_2404_pp0_iter9_reg;
                x_11_load_2_reg_2404_pp0_iter11_reg <= x_11_load_2_reg_2404_pp0_iter10_reg;
                x_11_load_2_reg_2404_pp0_iter12_reg <= x_11_load_2_reg_2404_pp0_iter11_reg;
                x_11_load_2_reg_2404_pp0_iter13_reg <= x_11_load_2_reg_2404_pp0_iter12_reg;
                x_11_load_2_reg_2404_pp0_iter2_reg <= x_11_load_2_reg_2404;
                x_11_load_2_reg_2404_pp0_iter3_reg <= x_11_load_2_reg_2404_pp0_iter2_reg;
                x_11_load_2_reg_2404_pp0_iter4_reg <= x_11_load_2_reg_2404_pp0_iter3_reg;
                x_11_load_2_reg_2404_pp0_iter5_reg <= x_11_load_2_reg_2404_pp0_iter4_reg;
                x_11_load_2_reg_2404_pp0_iter6_reg <= x_11_load_2_reg_2404_pp0_iter5_reg;
                x_11_load_2_reg_2404_pp0_iter7_reg <= x_11_load_2_reg_2404_pp0_iter6_reg;
                x_11_load_2_reg_2404_pp0_iter8_reg <= x_11_load_2_reg_2404_pp0_iter7_reg;
                x_11_load_2_reg_2404_pp0_iter9_reg <= x_11_load_2_reg_2404_pp0_iter8_reg;
                x_11_load_reg_2324_pp0_iter2_reg <= x_11_load_reg_2324;
                x_11_load_reg_2324_pp0_iter3_reg <= x_11_load_reg_2324_pp0_iter2_reg;
                x_11_load_reg_2324_pp0_iter4_reg <= x_11_load_reg_2324_pp0_iter3_reg;
                x_11_load_reg_2324_pp0_iter5_reg <= x_11_load_reg_2324_pp0_iter4_reg;
                x_12_load_2_reg_2409_pp0_iter10_reg <= x_12_load_2_reg_2409_pp0_iter9_reg;
                x_12_load_2_reg_2409_pp0_iter11_reg <= x_12_load_2_reg_2409_pp0_iter10_reg;
                x_12_load_2_reg_2409_pp0_iter12_reg <= x_12_load_2_reg_2409_pp0_iter11_reg;
                x_12_load_2_reg_2409_pp0_iter13_reg <= x_12_load_2_reg_2409_pp0_iter12_reg;
                x_12_load_2_reg_2409_pp0_iter2_reg <= x_12_load_2_reg_2409;
                x_12_load_2_reg_2409_pp0_iter3_reg <= x_12_load_2_reg_2409_pp0_iter2_reg;
                x_12_load_2_reg_2409_pp0_iter4_reg <= x_12_load_2_reg_2409_pp0_iter3_reg;
                x_12_load_2_reg_2409_pp0_iter5_reg <= x_12_load_2_reg_2409_pp0_iter4_reg;
                x_12_load_2_reg_2409_pp0_iter6_reg <= x_12_load_2_reg_2409_pp0_iter5_reg;
                x_12_load_2_reg_2409_pp0_iter7_reg <= x_12_load_2_reg_2409_pp0_iter6_reg;
                x_12_load_2_reg_2409_pp0_iter8_reg <= x_12_load_2_reg_2409_pp0_iter7_reg;
                x_12_load_2_reg_2409_pp0_iter9_reg <= x_12_load_2_reg_2409_pp0_iter8_reg;
                x_12_load_reg_2329_pp0_iter2_reg <= x_12_load_reg_2329;
                x_12_load_reg_2329_pp0_iter3_reg <= x_12_load_reg_2329_pp0_iter2_reg;
                x_12_load_reg_2329_pp0_iter4_reg <= x_12_load_reg_2329_pp0_iter3_reg;
                x_12_load_reg_2329_pp0_iter5_reg <= x_12_load_reg_2329_pp0_iter4_reg;
                x_13_load_2_reg_2414_pp0_iter10_reg <= x_13_load_2_reg_2414_pp0_iter9_reg;
                x_13_load_2_reg_2414_pp0_iter11_reg <= x_13_load_2_reg_2414_pp0_iter10_reg;
                x_13_load_2_reg_2414_pp0_iter12_reg <= x_13_load_2_reg_2414_pp0_iter11_reg;
                x_13_load_2_reg_2414_pp0_iter13_reg <= x_13_load_2_reg_2414_pp0_iter12_reg;
                x_13_load_2_reg_2414_pp0_iter14_reg <= x_13_load_2_reg_2414_pp0_iter13_reg;
                x_13_load_2_reg_2414_pp0_iter2_reg <= x_13_load_2_reg_2414;
                x_13_load_2_reg_2414_pp0_iter3_reg <= x_13_load_2_reg_2414_pp0_iter2_reg;
                x_13_load_2_reg_2414_pp0_iter4_reg <= x_13_load_2_reg_2414_pp0_iter3_reg;
                x_13_load_2_reg_2414_pp0_iter5_reg <= x_13_load_2_reg_2414_pp0_iter4_reg;
                x_13_load_2_reg_2414_pp0_iter6_reg <= x_13_load_2_reg_2414_pp0_iter5_reg;
                x_13_load_2_reg_2414_pp0_iter7_reg <= x_13_load_2_reg_2414_pp0_iter6_reg;
                x_13_load_2_reg_2414_pp0_iter8_reg <= x_13_load_2_reg_2414_pp0_iter7_reg;
                x_13_load_2_reg_2414_pp0_iter9_reg <= x_13_load_2_reg_2414_pp0_iter8_reg;
                x_13_load_reg_2334_pp0_iter2_reg <= x_13_load_reg_2334;
                x_13_load_reg_2334_pp0_iter3_reg <= x_13_load_reg_2334_pp0_iter2_reg;
                x_13_load_reg_2334_pp0_iter4_reg <= x_13_load_reg_2334_pp0_iter3_reg;
                x_13_load_reg_2334_pp0_iter5_reg <= x_13_load_reg_2334_pp0_iter4_reg;
                x_13_load_reg_2334_pp0_iter6_reg <= x_13_load_reg_2334_pp0_iter5_reg;
                x_14_load_2_reg_2419_pp0_iter10_reg <= x_14_load_2_reg_2419_pp0_iter9_reg;
                x_14_load_2_reg_2419_pp0_iter11_reg <= x_14_load_2_reg_2419_pp0_iter10_reg;
                x_14_load_2_reg_2419_pp0_iter12_reg <= x_14_load_2_reg_2419_pp0_iter11_reg;
                x_14_load_2_reg_2419_pp0_iter13_reg <= x_14_load_2_reg_2419_pp0_iter12_reg;
                x_14_load_2_reg_2419_pp0_iter14_reg <= x_14_load_2_reg_2419_pp0_iter13_reg;
                x_14_load_2_reg_2419_pp0_iter2_reg <= x_14_load_2_reg_2419;
                x_14_load_2_reg_2419_pp0_iter3_reg <= x_14_load_2_reg_2419_pp0_iter2_reg;
                x_14_load_2_reg_2419_pp0_iter4_reg <= x_14_load_2_reg_2419_pp0_iter3_reg;
                x_14_load_2_reg_2419_pp0_iter5_reg <= x_14_load_2_reg_2419_pp0_iter4_reg;
                x_14_load_2_reg_2419_pp0_iter6_reg <= x_14_load_2_reg_2419_pp0_iter5_reg;
                x_14_load_2_reg_2419_pp0_iter7_reg <= x_14_load_2_reg_2419_pp0_iter6_reg;
                x_14_load_2_reg_2419_pp0_iter8_reg <= x_14_load_2_reg_2419_pp0_iter7_reg;
                x_14_load_2_reg_2419_pp0_iter9_reg <= x_14_load_2_reg_2419_pp0_iter8_reg;
                x_14_load_reg_2339_pp0_iter2_reg <= x_14_load_reg_2339;
                x_14_load_reg_2339_pp0_iter3_reg <= x_14_load_reg_2339_pp0_iter2_reg;
                x_14_load_reg_2339_pp0_iter4_reg <= x_14_load_reg_2339_pp0_iter3_reg;
                x_14_load_reg_2339_pp0_iter5_reg <= x_14_load_reg_2339_pp0_iter4_reg;
                x_14_load_reg_2339_pp0_iter6_reg <= x_14_load_reg_2339_pp0_iter5_reg;
                x_15_load_2_reg_2424_pp0_iter10_reg <= x_15_load_2_reg_2424_pp0_iter9_reg;
                x_15_load_2_reg_2424_pp0_iter11_reg <= x_15_load_2_reg_2424_pp0_iter10_reg;
                x_15_load_2_reg_2424_pp0_iter12_reg <= x_15_load_2_reg_2424_pp0_iter11_reg;
                x_15_load_2_reg_2424_pp0_iter13_reg <= x_15_load_2_reg_2424_pp0_iter12_reg;
                x_15_load_2_reg_2424_pp0_iter14_reg <= x_15_load_2_reg_2424_pp0_iter13_reg;
                x_15_load_2_reg_2424_pp0_iter15_reg <= x_15_load_2_reg_2424_pp0_iter14_reg;
                x_15_load_2_reg_2424_pp0_iter2_reg <= x_15_load_2_reg_2424;
                x_15_load_2_reg_2424_pp0_iter3_reg <= x_15_load_2_reg_2424_pp0_iter2_reg;
                x_15_load_2_reg_2424_pp0_iter4_reg <= x_15_load_2_reg_2424_pp0_iter3_reg;
                x_15_load_2_reg_2424_pp0_iter5_reg <= x_15_load_2_reg_2424_pp0_iter4_reg;
                x_15_load_2_reg_2424_pp0_iter6_reg <= x_15_load_2_reg_2424_pp0_iter5_reg;
                x_15_load_2_reg_2424_pp0_iter7_reg <= x_15_load_2_reg_2424_pp0_iter6_reg;
                x_15_load_2_reg_2424_pp0_iter8_reg <= x_15_load_2_reg_2424_pp0_iter7_reg;
                x_15_load_2_reg_2424_pp0_iter9_reg <= x_15_load_2_reg_2424_pp0_iter8_reg;
                x_15_load_reg_2344_pp0_iter2_reg <= x_15_load_reg_2344;
                x_15_load_reg_2344_pp0_iter3_reg <= x_15_load_reg_2344_pp0_iter2_reg;
                x_15_load_reg_2344_pp0_iter4_reg <= x_15_load_reg_2344_pp0_iter3_reg;
                x_15_load_reg_2344_pp0_iter5_reg <= x_15_load_reg_2344_pp0_iter4_reg;
                x_15_load_reg_2344_pp0_iter6_reg <= x_15_load_reg_2344_pp0_iter5_reg;
                x_15_load_reg_2344_pp0_iter7_reg <= x_15_load_reg_2344_pp0_iter6_reg;
                x_1_load_2_reg_2354_pp0_iter2_reg <= x_1_load_2_reg_2354;
                x_1_load_2_reg_2354_pp0_iter3_reg <= x_1_load_2_reg_2354_pp0_iter2_reg;
                x_1_load_2_reg_2354_pp0_iter4_reg <= x_1_load_2_reg_2354_pp0_iter3_reg;
                x_1_load_2_reg_2354_pp0_iter5_reg <= x_1_load_2_reg_2354_pp0_iter4_reg;
                x_1_load_2_reg_2354_pp0_iter6_reg <= x_1_load_2_reg_2354_pp0_iter5_reg;
                x_1_load_2_reg_2354_pp0_iter7_reg <= x_1_load_2_reg_2354_pp0_iter6_reg;
                x_1_load_2_reg_2354_pp0_iter8_reg <= x_1_load_2_reg_2354_pp0_iter7_reg;
                x_2_load_2_reg_2359_pp0_iter2_reg <= x_2_load_2_reg_2359;
                x_2_load_2_reg_2359_pp0_iter3_reg <= x_2_load_2_reg_2359_pp0_iter2_reg;
                x_2_load_2_reg_2359_pp0_iter4_reg <= x_2_load_2_reg_2359_pp0_iter3_reg;
                x_2_load_2_reg_2359_pp0_iter5_reg <= x_2_load_2_reg_2359_pp0_iter4_reg;
                x_2_load_2_reg_2359_pp0_iter6_reg <= x_2_load_2_reg_2359_pp0_iter5_reg;
                x_2_load_2_reg_2359_pp0_iter7_reg <= x_2_load_2_reg_2359_pp0_iter6_reg;
                x_2_load_2_reg_2359_pp0_iter8_reg <= x_2_load_2_reg_2359_pp0_iter7_reg;
                x_3_load_2_reg_2364_pp0_iter2_reg <= x_3_load_2_reg_2364;
                x_3_load_2_reg_2364_pp0_iter3_reg <= x_3_load_2_reg_2364_pp0_iter2_reg;
                x_3_load_2_reg_2364_pp0_iter4_reg <= x_3_load_2_reg_2364_pp0_iter3_reg;
                x_3_load_2_reg_2364_pp0_iter5_reg <= x_3_load_2_reg_2364_pp0_iter4_reg;
                x_3_load_2_reg_2364_pp0_iter6_reg <= x_3_load_2_reg_2364_pp0_iter5_reg;
                x_3_load_2_reg_2364_pp0_iter7_reg <= x_3_load_2_reg_2364_pp0_iter6_reg;
                x_3_load_2_reg_2364_pp0_iter8_reg <= x_3_load_2_reg_2364_pp0_iter7_reg;
                x_3_load_2_reg_2364_pp0_iter9_reg <= x_3_load_2_reg_2364_pp0_iter8_reg;
                x_4_load_2_reg_2369_pp0_iter2_reg <= x_4_load_2_reg_2369;
                x_4_load_2_reg_2369_pp0_iter3_reg <= x_4_load_2_reg_2369_pp0_iter2_reg;
                x_4_load_2_reg_2369_pp0_iter4_reg <= x_4_load_2_reg_2369_pp0_iter3_reg;
                x_4_load_2_reg_2369_pp0_iter5_reg <= x_4_load_2_reg_2369_pp0_iter4_reg;
                x_4_load_2_reg_2369_pp0_iter6_reg <= x_4_load_2_reg_2369_pp0_iter5_reg;
                x_4_load_2_reg_2369_pp0_iter7_reg <= x_4_load_2_reg_2369_pp0_iter6_reg;
                x_4_load_2_reg_2369_pp0_iter8_reg <= x_4_load_2_reg_2369_pp0_iter7_reg;
                x_4_load_2_reg_2369_pp0_iter9_reg <= x_4_load_2_reg_2369_pp0_iter8_reg;
                x_5_load_2_reg_2374_pp0_iter10_reg <= x_5_load_2_reg_2374_pp0_iter9_reg;
                x_5_load_2_reg_2374_pp0_iter2_reg <= x_5_load_2_reg_2374;
                x_5_load_2_reg_2374_pp0_iter3_reg <= x_5_load_2_reg_2374_pp0_iter2_reg;
                x_5_load_2_reg_2374_pp0_iter4_reg <= x_5_load_2_reg_2374_pp0_iter3_reg;
                x_5_load_2_reg_2374_pp0_iter5_reg <= x_5_load_2_reg_2374_pp0_iter4_reg;
                x_5_load_2_reg_2374_pp0_iter6_reg <= x_5_load_2_reg_2374_pp0_iter5_reg;
                x_5_load_2_reg_2374_pp0_iter7_reg <= x_5_load_2_reg_2374_pp0_iter6_reg;
                x_5_load_2_reg_2374_pp0_iter8_reg <= x_5_load_2_reg_2374_pp0_iter7_reg;
                x_5_load_2_reg_2374_pp0_iter9_reg <= x_5_load_2_reg_2374_pp0_iter8_reg;
                x_5_load_reg_2294_pp0_iter2_reg <= x_5_load_reg_2294;
                x_6_load_2_reg_2379_pp0_iter10_reg <= x_6_load_2_reg_2379_pp0_iter9_reg;
                x_6_load_2_reg_2379_pp0_iter2_reg <= x_6_load_2_reg_2379;
                x_6_load_2_reg_2379_pp0_iter3_reg <= x_6_load_2_reg_2379_pp0_iter2_reg;
                x_6_load_2_reg_2379_pp0_iter4_reg <= x_6_load_2_reg_2379_pp0_iter3_reg;
                x_6_load_2_reg_2379_pp0_iter5_reg <= x_6_load_2_reg_2379_pp0_iter4_reg;
                x_6_load_2_reg_2379_pp0_iter6_reg <= x_6_load_2_reg_2379_pp0_iter5_reg;
                x_6_load_2_reg_2379_pp0_iter7_reg <= x_6_load_2_reg_2379_pp0_iter6_reg;
                x_6_load_2_reg_2379_pp0_iter8_reg <= x_6_load_2_reg_2379_pp0_iter7_reg;
                x_6_load_2_reg_2379_pp0_iter9_reg <= x_6_load_2_reg_2379_pp0_iter8_reg;
                x_6_load_reg_2299_pp0_iter2_reg <= x_6_load_reg_2299;
                x_7_load_2_reg_2384_pp0_iter10_reg <= x_7_load_2_reg_2384_pp0_iter9_reg;
                x_7_load_2_reg_2384_pp0_iter11_reg <= x_7_load_2_reg_2384_pp0_iter10_reg;
                x_7_load_2_reg_2384_pp0_iter2_reg <= x_7_load_2_reg_2384;
                x_7_load_2_reg_2384_pp0_iter3_reg <= x_7_load_2_reg_2384_pp0_iter2_reg;
                x_7_load_2_reg_2384_pp0_iter4_reg <= x_7_load_2_reg_2384_pp0_iter3_reg;
                x_7_load_2_reg_2384_pp0_iter5_reg <= x_7_load_2_reg_2384_pp0_iter4_reg;
                x_7_load_2_reg_2384_pp0_iter6_reg <= x_7_load_2_reg_2384_pp0_iter5_reg;
                x_7_load_2_reg_2384_pp0_iter7_reg <= x_7_load_2_reg_2384_pp0_iter6_reg;
                x_7_load_2_reg_2384_pp0_iter8_reg <= x_7_load_2_reg_2384_pp0_iter7_reg;
                x_7_load_2_reg_2384_pp0_iter9_reg <= x_7_load_2_reg_2384_pp0_iter8_reg;
                x_7_load_reg_2304_pp0_iter2_reg <= x_7_load_reg_2304;
                x_7_load_reg_2304_pp0_iter3_reg <= x_7_load_reg_2304_pp0_iter2_reg;
                x_8_load_2_reg_2389_pp0_iter10_reg <= x_8_load_2_reg_2389_pp0_iter9_reg;
                x_8_load_2_reg_2389_pp0_iter11_reg <= x_8_load_2_reg_2389_pp0_iter10_reg;
                x_8_load_2_reg_2389_pp0_iter2_reg <= x_8_load_2_reg_2389;
                x_8_load_2_reg_2389_pp0_iter3_reg <= x_8_load_2_reg_2389_pp0_iter2_reg;
                x_8_load_2_reg_2389_pp0_iter4_reg <= x_8_load_2_reg_2389_pp0_iter3_reg;
                x_8_load_2_reg_2389_pp0_iter5_reg <= x_8_load_2_reg_2389_pp0_iter4_reg;
                x_8_load_2_reg_2389_pp0_iter6_reg <= x_8_load_2_reg_2389_pp0_iter5_reg;
                x_8_load_2_reg_2389_pp0_iter7_reg <= x_8_load_2_reg_2389_pp0_iter6_reg;
                x_8_load_2_reg_2389_pp0_iter8_reg <= x_8_load_2_reg_2389_pp0_iter7_reg;
                x_8_load_2_reg_2389_pp0_iter9_reg <= x_8_load_2_reg_2389_pp0_iter8_reg;
                x_8_load_reg_2309_pp0_iter2_reg <= x_8_load_reg_2309;
                x_8_load_reg_2309_pp0_iter3_reg <= x_8_load_reg_2309_pp0_iter2_reg;
                x_9_load_2_reg_2394_pp0_iter10_reg <= x_9_load_2_reg_2394_pp0_iter9_reg;
                x_9_load_2_reg_2394_pp0_iter11_reg <= x_9_load_2_reg_2394_pp0_iter10_reg;
                x_9_load_2_reg_2394_pp0_iter12_reg <= x_9_load_2_reg_2394_pp0_iter11_reg;
                x_9_load_2_reg_2394_pp0_iter2_reg <= x_9_load_2_reg_2394;
                x_9_load_2_reg_2394_pp0_iter3_reg <= x_9_load_2_reg_2394_pp0_iter2_reg;
                x_9_load_2_reg_2394_pp0_iter4_reg <= x_9_load_2_reg_2394_pp0_iter3_reg;
                x_9_load_2_reg_2394_pp0_iter5_reg <= x_9_load_2_reg_2394_pp0_iter4_reg;
                x_9_load_2_reg_2394_pp0_iter6_reg <= x_9_load_2_reg_2394_pp0_iter5_reg;
                x_9_load_2_reg_2394_pp0_iter7_reg <= x_9_load_2_reg_2394_pp0_iter6_reg;
                x_9_load_2_reg_2394_pp0_iter8_reg <= x_9_load_2_reg_2394_pp0_iter7_reg;
                x_9_load_2_reg_2394_pp0_iter9_reg <= x_9_load_2_reg_2394_pp0_iter8_reg;
                x_9_load_reg_2314_pp0_iter2_reg <= x_9_load_reg_2314;
                x_9_load_reg_2314_pp0_iter3_reg <= x_9_load_reg_2314_pp0_iter2_reg;
                x_9_load_reg_2314_pp0_iter4_reg <= x_9_load_reg_2314_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln1138_reg_2115 <= icmp_ln1138_fu_1204_p2;
                icmp_ln1138_reg_2115_pp0_iter1_reg <= icmp_ln1138_reg_2115;
                local_max_2_reg_2429 <= local_max_50_fmaxf_fu_4435_p_dout0;
                trunc_ln1160_1_reg_2279_pp0_iter1_reg <= trunc_ln1160_1_reg_2279;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1138_fu_1204_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln1160_1_reg_2279 <= ap_sig_allocacmp_i(9 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                x_0_load_2_reg_2349 <= x_0_q0;
                x_10_load_2_reg_2399 <= x_10_q0;
                x_10_load_reg_2319 <= x_10_q1;
                x_11_load_2_reg_2404 <= x_11_q0;
                x_11_load_reg_2324 <= x_11_q1;
                x_12_load_2_reg_2409 <= x_12_q0;
                x_12_load_reg_2329 <= x_12_q1;
                x_13_load_2_reg_2414 <= x_13_q0;
                x_13_load_reg_2334 <= x_13_q1;
                x_14_load_2_reg_2419 <= x_14_q0;
                x_14_load_reg_2339 <= x_14_q1;
                x_15_load_2_reg_2424 <= x_15_q0;
                x_15_load_reg_2344 <= x_15_q1;
                x_1_load_2_reg_2354 <= x_1_q0;
                x_2_load_2_reg_2359 <= x_2_q0;
                x_3_load_2_reg_2364 <= x_3_q0;
                x_3_load_reg_2284 <= x_3_q1;
                x_4_load_2_reg_2369 <= x_4_q0;
                x_4_load_reg_2289 <= x_4_q1;
                x_5_load_2_reg_2374 <= x_5_q0;
                x_5_load_reg_2294 <= x_5_q1;
                x_6_load_2_reg_2379 <= x_6_q0;
                x_6_load_reg_2299 <= x_6_q1;
                x_7_load_2_reg_2384 <= x_7_q0;
                x_7_load_reg_2304 <= x_7_q1;
                x_8_load_2_reg_2389 <= x_8_q0;
                x_8_load_reg_2309 <= x_8_q1;
                x_9_load_2_reg_2394 <= x_9_q0;
                x_9_load_reg_2314 <= x_9_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1138_fu_1296_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln1147_1_fu_1260_p2 <= std_logic_vector(unsigned(zext_ln1147_2_fu_1256_p1) + unsigned(sub_ln1147_1));
    add_ln1147_fu_1224_p2 <= std_logic_vector(unsigned(zext_ln1147_fu_1220_p1) + unsigned(sub_ln1147_1));
    and_ln18_10_fu_1686_p2 <= (xor_ln18_2_fu_1680_p2 and and_ln18_4_fu_1544_p2);
    and_ln18_3_fu_1532_p2 <= (icmp_ln1023_fu_1526_p2 and icmp_ln1019_fu_1514_p2);
    and_ln18_4_fu_1544_p2 <= (icmp_ln1023_2_fu_1538_p2 and icmp_ln1019_2_fu_1520_p2);
    and_ln18_7_fu_1628_p2 <= (xor_ln25_fu_1616_p2 and and_ln18_fu_1622_p2);
    and_ln18_8_fu_1642_p2 <= (icmp_ln1023_2_fu_1538_p2 and icmp_ln1019_2_fu_1520_p2);
    and_ln18_9_fu_1654_p2 <= (xor_ln18_fu_1648_p2 and and_ln18_3_fu_1532_p2);
    and_ln18_fu_1622_p2 <= (and_ln18_4_fu_1544_p2 and and_ln18_3_fu_1532_p2);
    and_ln25_1_fu_1508_p2 <= (icmp_ln25_fu_1490_p2 and icmp_ln25_2_fu_1502_p2);
    and_ln25_fu_1610_p2 <= (icmp_ln25_fu_1490_p2 and icmp_ln25_2_fu_1502_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2251_assign_proc : process(ap_enable_reg_pp0_iter16, trunc_ln1160_1_reg_2279_pp0_iter15_reg)
    begin
                ap_condition_2251 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_17) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_18) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_19) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1A) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1B) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1C) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1D) or ((trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1E) or (trunc_ln1160_1_reg_2279_pp0_iter15_reg = ap_const_lv5_1F))))))))));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1138_fu_1204_p2)
    begin
        if (((icmp_ln1138_fu_1204_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_198, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_198;
        end if; 
    end process;

    data_V_2_fu_1458_p1 <= local_max_52_fmaxf_fu_4445_p_dout0;
    data_V_fu_1432_p1 <= dc_fu_1379_p26;
    grp_fmaxf_fu_1705_p_din1 <= local_max_9_fmaxf_fu_4480_p_dout0;
    grp_fmaxf_fu_1705_p_din2 <= x_10_load_reg_2319_pp0_iter4_reg;
    grp_fmaxf_fu_1711_p_din1 <= local_max_10_reg_2449;
    grp_fmaxf_fu_1711_p_din2 <= x_11_load_reg_2324_pp0_iter5_reg;
    icmp_ln1019_2_fu_1520_p2 <= "1" when (y_fp_exp_V_fu_1470_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1019_fu_1514_p2 <= "1" when (x_fp_exp_V_fu_1444_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1023_2_fu_1538_p2 <= "0" when (y_fp_sig_V_fu_1480_p1 = ap_const_lv23_0) else "1";
    icmp_ln1023_fu_1526_p2 <= "0" when (x_fp_sig_V_fu_1454_p1 = ap_const_lv23_0) else "1";
    icmp_ln1138_fu_1204_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    icmp_ln25_2_fu_1502_p2 <= "1" when (or_ln25_2_fu_1496_p2 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_1490_p2 <= "1" when (or_ln25_fu_1484_p2 = ap_const_lv8_0) else "0";
    local_max_33_fmaxf_fu_4340_p_din1 <= grp_fmaxf_fu_1711_p_dout0;
    local_max_33_fmaxf_fu_4340_p_din2 <= x_12_load_reg_2329_pp0_iter5_reg;
    local_max_34_fmaxf_fu_4345_p_din1 <= local_max_12_reg_2454;
    local_max_34_fmaxf_fu_4345_p_din2 <= x_13_load_reg_2334_pp0_iter6_reg;
    local_max_35_fmaxf_fu_4350_p_din1 <= local_max_34_fmaxf_fu_4345_p_dout0;
    local_max_35_fmaxf_fu_4350_p_din2 <= x_14_load_reg_2339_pp0_iter6_reg;
    local_max_36_fmaxf_fu_4355_p_din1 <= local_max_14_reg_2459;
    local_max_36_fmaxf_fu_4355_p_din2 <= x_15_load_reg_2344_pp0_iter7_reg;
    local_max_37_fmaxf_fu_4360_p_din1 <= local_max_36_fmaxf_fu_4355_p_dout0;
    local_max_37_fmaxf_fu_4360_p_din2 <= x_0_load_2_reg_2349_pp0_iter7_reg;
    local_max_38_fmaxf_fu_4365_p_din1 <= local_max_16_reg_2464;
    local_max_38_fmaxf_fu_4365_p_din2 <= x_1_load_2_reg_2354_pp0_iter8_reg;
    local_max_39_fmaxf_fu_4370_p_din1 <= local_max_38_fmaxf_fu_4365_p_dout0;
    local_max_39_fmaxf_fu_4370_p_din2 <= x_2_load_2_reg_2359_pp0_iter8_reg;
    local_max_3_fmaxf_fu_4375_p_din1 <= local_max_18_reg_2469;
    local_max_3_fmaxf_fu_4375_p_din2 <= x_3_load_2_reg_2364_pp0_iter9_reg;
    local_max_40_fmaxf_fu_4380_p_din1 <= x_0_q1;
    local_max_40_fmaxf_fu_4380_p_din2 <= x_1_q1;
    local_max_41_fmaxf_fu_4385_p_din1 <= local_max_3_fmaxf_fu_4375_p_dout0;
    local_max_41_fmaxf_fu_4385_p_din2 <= x_4_load_2_reg_2369_pp0_iter9_reg;
    local_max_42_fmaxf_fu_4390_p_din1 <= local_max_20_reg_2474;
    local_max_42_fmaxf_fu_4390_p_din2 <= x_5_load_2_reg_2374_pp0_iter10_reg;
    local_max_43_fmaxf_fu_4395_p_din1 <= local_max_42_fmaxf_fu_4390_p_dout0;
    local_max_43_fmaxf_fu_4395_p_din2 <= x_6_load_2_reg_2379_pp0_iter10_reg;
    local_max_44_fmaxf_fu_4400_p_din1 <= local_max_22_reg_2479;
    local_max_44_fmaxf_fu_4400_p_din2 <= x_7_load_2_reg_2384_pp0_iter11_reg;
    local_max_45_fmaxf_fu_4405_p_din1 <= local_max_44_fmaxf_fu_4400_p_dout0;
    local_max_45_fmaxf_fu_4405_p_din2 <= x_8_load_2_reg_2389_pp0_iter11_reg;
    local_max_46_fmaxf_fu_4410_p_din1 <= local_max_24_reg_2484;
    local_max_46_fmaxf_fu_4410_p_din2 <= x_9_load_2_reg_2394_pp0_iter12_reg;
    local_max_47_fmaxf_fu_4415_p_din1 <= local_max_46_fmaxf_fu_4410_p_dout0;
    local_max_47_fmaxf_fu_4415_p_din2 <= x_10_load_2_reg_2399_pp0_iter12_reg;
    local_max_48_fmaxf_fu_4420_p_din1 <= local_max_26_reg_2489;
    local_max_48_fmaxf_fu_4420_p_din2 <= x_11_load_2_reg_2404_pp0_iter13_reg;
    local_max_49_fmaxf_fu_4425_p_din1 <= local_max_48_fmaxf_fu_4420_p_dout0;
    local_max_49_fmaxf_fu_4425_p_din2 <= x_12_load_2_reg_2409_pp0_iter13_reg;
    local_max_4_fmaxf_fu_4430_p_din1 <= local_max_28_reg_2494;
    local_max_4_fmaxf_fu_4430_p_din2 <= x_13_load_2_reg_2414_pp0_iter14_reg;
    local_max_50_fmaxf_fu_4435_p_din1 <= local_max_40_fmaxf_fu_4380_p_dout0;
    local_max_50_fmaxf_fu_4435_p_din2 <= x_2_q1;
    local_max_51_fmaxf_fu_4440_p_din1 <= local_max_4_fmaxf_fu_4430_p_dout0;
    local_max_51_fmaxf_fu_4440_p_din2 <= x_14_load_2_reg_2419_pp0_iter14_reg;
    local_max_52_fmaxf_fu_4445_p_din1 <= local_max_30_reg_2499;
    local_max_52_fmaxf_fu_4445_p_din2 <= x_15_load_2_reg_2424_pp0_iter15_reg;
    local_max_53_fmaxf_fu_4450_p_din1 <= local_max_2_reg_2429;
    local_max_53_fmaxf_fu_4450_p_din2 <= x_3_load_reg_2284;
    local_max_55_fmaxf_fu_4455_p_din1 <= local_max_53_fmaxf_fu_4450_p_dout0;
    local_max_55_fmaxf_fu_4455_p_din2 <= x_4_load_reg_2289;
    local_max_5_fmaxf_fu_4460_p_din1 <= local_max_4_reg_2434;
    local_max_5_fmaxf_fu_4460_p_din2 <= x_5_load_reg_2294_pp0_iter2_reg;
    local_max_6_fmaxf_fu_4465_p_din1 <= local_max_5_fmaxf_fu_4460_p_dout0;
    local_max_6_fmaxf_fu_4465_p_din2 <= x_6_load_reg_2299_pp0_iter2_reg;
    local_max_7_fmaxf_fu_4470_p_din1 <= local_max_6_reg_2439;
    local_max_7_fmaxf_fu_4470_p_din2 <= x_7_load_reg_2304_pp0_iter3_reg;
    local_max_8_fmaxf_fu_4475_p_din1 <= local_max_7_fmaxf_fu_4470_p_dout0;
    local_max_8_fmaxf_fu_4475_p_din2 <= x_8_load_reg_2309_pp0_iter3_reg;
    local_max_9_fmaxf_fu_4480_p_din1 <= local_max_8_reg_2444;
    local_max_9_fmaxf_fu_4480_p_din2 <= x_9_load_reg_2314_pp0_iter4_reg;
    lshr_ln1147_1_fu_1210_p4 <= ap_sig_allocacmp_i(9 downto 4);
    or_ln1147_fu_1250_p2 <= (lshr_ln1147_1_fu_1210_p4 or ap_const_lv6_1);
    or_ln18_2_fu_1674_p2 <= (and_ln25_1_fu_1508_p2 or and_ln18_3_fu_1532_p2);
    or_ln18_fu_1660_p2 <= (and_ln25_1_fu_1508_p2 or and_ln18_9_fu_1654_p2);
    or_ln25_2_fu_1496_p2 <= (y_fp_sig_V_fu_1480_p1 or x_fp_sig_V_fu_1454_p1);
    or_ln25_fu_1484_p2 <= (y_fp_exp_V_fu_1470_p4 or x_fp_exp_V_fu_1444_p4);
    p_Result_6_fu_1462_p3 <= data_V_2_fu_1458_p1(31 downto 31);
    
    p_Result_7_fu_1550_p4_proc : process(x_fp_sig_V_fu_1454_p1)
    begin
        p_Result_7_fu_1550_p4 <= x_fp_sig_V_fu_1454_p1;
        p_Result_7_fu_1550_p4(22) <= ap_const_lv1_1(0);
    end process;

    p_Result_8_fu_1560_p4 <= ((p_Result_s_fu_1436_p3 & ap_const_lv8_FF) & p_Result_7_fu_1550_p4);
    p_Result_s_fu_1436_p3 <= data_V_fu_1432_p1(31 downto 31);
    partial_max_25_fu_1692_p3 <= 
        dc_fu_1379_p26 when (and_ln18_10_fu_1686_p2(0) = '1') else 
        res_7_fu_1666_p3;
    partial_max_49_out <= partial_max_fu_202;

    partial_max_49_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_49_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_50_out <= partial_max_1_fu_206;

    partial_max_50_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_50_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_51_out <= partial_max_2_fu_210;

    partial_max_51_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_51_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_52_out <= partial_max_3_fu_214;

    partial_max_52_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_52_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_53_out <= partial_max_4_fu_218;

    partial_max_53_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_53_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_54_out <= partial_max_5_fu_222;

    partial_max_54_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_54_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_55_out <= partial_max_6_fu_226;

    partial_max_55_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_55_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_56_out <= partial_max_7_fu_230;

    partial_max_56_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_56_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_57_out <= partial_max_8_fu_234;

    partial_max_57_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_57_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_58_out <= partial_max_9_fu_238;

    partial_max_58_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_58_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_59_out <= partial_max_10_fu_242;

    partial_max_59_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_59_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_60_out <= partial_max_11_fu_246;

    partial_max_60_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_60_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_61_out <= partial_max_12_fu_250;

    partial_max_61_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_61_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_62_out <= partial_max_13_fu_254;

    partial_max_62_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_62_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_63_out <= partial_max_14_fu_258;

    partial_max_63_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_63_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_64_out <= partial_max_15_fu_262;

    partial_max_64_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_64_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_64_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_65_out <= partial_max_16_fu_266;

    partial_max_65_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_65_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_65_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_66_out <= partial_max_17_fu_270;

    partial_max_66_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_66_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_66_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_67_out <= partial_max_18_fu_274;

    partial_max_67_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_67_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_67_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_68_out <= partial_max_19_fu_278;

    partial_max_68_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_68_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_69_out <= partial_max_20_fu_282;

    partial_max_69_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_69_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_70_out <= partial_max_21_fu_286;

    partial_max_70_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_70_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_71_out <= partial_max_22_fu_290;

    partial_max_71_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_71_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_72_out <= partial_max_23_fu_294;

    partial_max_72_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1138_reg_2115_pp0_iter14_reg)
    begin
        if (((icmp_ln1138_reg_2115_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            partial_max_72_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_5_fu_1602_p3 <= 
        local_max_52_fmaxf_fu_4445_p_dout0 when (ymaggreater_2_fu_1594_p3(0) = '1') else 
        dc_fu_1379_p26;
    res_6_fu_1634_p3 <= 
        res_fu_1570_p1 when (and_ln18_7_fu_1628_p2(0) = '1') else 
        res_5_fu_1602_p3;
    res_7_fu_1666_p3 <= 
        local_max_52_fmaxf_fu_4445_p_dout0 when (or_ln18_fu_1660_p2(0) = '1') else 
        res_6_fu_1634_p3;
    res_fu_1570_p1 <= p_Result_8_fu_1560_p4;
    select_ln39_fu_1586_p3 <= 
        xor_ln39_fu_1580_p2 when (p_Result_s_fu_1436_p3(0) = '1') else 
        ymaggreater_fu_1574_p2;
    x_0_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_0_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_10_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce1 <= ap_const_logic_1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_11_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce1 <= ap_const_logic_1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_12_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce1 <= ap_const_logic_1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_13_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce1 <= ap_const_logic_1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_14_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce1 <= ap_const_logic_1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_15_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce1 <= ap_const_logic_1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_1_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_2_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_3_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_4_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce1 <= ap_const_logic_1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_5_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce1 <= ap_const_logic_1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_6_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce1 <= ap_const_logic_1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_7_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce1 <= ap_const_logic_1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_8_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce1 <= ap_const_logic_1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln1147_3_fu_1266_p1(12 - 1 downto 0);
    x_9_address1 <= zext_ln1147_1_fu_1230_p1(12 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce1 <= ap_const_logic_1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_fp_exp_V_fu_1444_p4 <= data_V_fu_1432_p1(30 downto 23);
    x_fp_sig_V_fu_1454_p1 <= data_V_fu_1432_p1(23 - 1 downto 0);
    xor_ln18_2_fu_1680_p2 <= (or_ln18_2_fu_1674_p2 xor ap_const_lv1_1);
    xor_ln18_fu_1648_p2 <= (ap_const_lv1_1 xor and_ln18_8_fu_1642_p2);
    xor_ln25_fu_1616_p2 <= (ap_const_lv1_1 xor and_ln25_fu_1610_p2);
    xor_ln39_fu_1580_p2 <= (ymaggreater_fu_1574_p2 xor ap_const_lv1_1);
    y_fp_exp_V_fu_1470_p4 <= data_V_2_fu_1458_p1(30 downto 23);
    y_fp_sig_V_fu_1480_p1 <= data_V_2_fu_1458_p1(23 - 1 downto 0);
    ymaggreater_2_fu_1594_p3 <= 
        select_ln39_fu_1586_p3 when (p_Result_6_fu_1462_p3(0) = '1') else 
        ymaggreater_fu_1574_p2;
    ymaggreater_fu_1574_p2 <= "1" when (signed(data_V_fu_1432_p1) < signed(data_V_2_fu_1458_p1)) else "0";
    zext_ln1147_1_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1147_fu_1224_p2),64));
    zext_ln1147_2_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1147_fu_1250_p2),12));
    zext_ln1147_3_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1147_1_fu_1260_p2),64));
    zext_ln1147_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1147_1_fu_1210_p4),12));
end behav;
