
Wheelson.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001378  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001500  08001500  00002500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001540  08001540  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001540  08001540  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001540  08001540  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001540  08001540  00002540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001544  08001544  00002544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001548  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001554  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001554  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003eae  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e60  00000000  00000000  00006eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000550  00000000  00000000  00007d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003df  00000000  00000000  000082a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023fc9  00000000  00000000  0000867f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000052b6  00000000  00000000  0002c648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddfde  00000000  00000000  000318fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f8dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001390  00000000  00000000  0010f920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00110cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080014e8 	.word	0x080014e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080014e8 	.word	0x080014e8

080001c8 <main>:
void TurretMotors_Config(void);
void init_pwm_on_d7(void);


int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0

  HAL_Init();
 80001cc:	f000 f9b5 	bl	800053a <HAL_Init>
  SystemClock_Config();
 80001d0:	f000 f8d8 	bl	8000384 <SystemClock_Config>
  TurretMotors_Config();
 80001d4:	f000 f820 	bl	8000218 <TurretMotors_Config>
 	  //GPIOA->BSRR = 0;//does nothing

 	  //GPIOA->BSRR = GPIO_BSRR_BS9;

	  //as of now doing roughly 400 pulses every second
 	  TIM1->CCR1 = 4096; //remember, CCR1 values measure strength of PUL, not some register config
 80001d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000214 <main+0x4c>)
 80001da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80001de:	635a      	str	r2, [r3, #52]	@ 0x34
 	  HAL_Delay(1000);
 80001e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001e4:	f000 fa1e 	bl	8000624 <HAL_Delay>
 	  //TIM1->CCR1 = 0; //stops moving
 	  HAL_Delay(1000);
 80001e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001ec:	f000 fa1a 	bl	8000624 <HAL_Delay>

 	  TIM1->CR1 |= TIM_CR1_CEN;     //Start TIM1 timer counter (will start turning left by default)this is what starts it.
 80001f0:	4b08      	ldr	r3, [pc, #32]	@ (8000214 <main+0x4c>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a07      	ldr	r2, [pc, #28]	@ (8000214 <main+0x4c>)
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	6013      	str	r3, [r2, #0]

 	 GPIOA->BSRR = GPIO_BSRR_BS9;
 80001fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000204:	619a      	str	r2, [r3, #24]
 	 GPIOA->BSRR = GPIO_BSRR_BR9;
 8000206:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800020a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800020e:	619a      	str	r2, [r3, #24]
 	  TIM1->CCR1 = 4096; //remember, CCR1 values measure strength of PUL, not some register config
 8000210:	bf00      	nop
 8000212:	e7e1      	b.n	80001d8 <main+0x10>
 8000214:	40012c00 	.word	0x40012c00

08000218 <TurretMotors_Config>:

  }
}
void TurretMotors_Config(void){
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
	__IO uint32_t tmpreg;

	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOAEN;
 800021e:	4b57      	ldr	r3, [pc, #348]	@ (800037c <TurretMotors_Config+0x164>)
 8000220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000222:	4a56      	ldr	r2, [pc, #344]	@ (800037c <TurretMotors_Config+0x164>)
 8000224:	f023 0301 	bic.w	r3, r3, #1
 8000228:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; //activate clock for port A
 800022a:	4b54      	ldr	r3, [pc, #336]	@ (800037c <TurretMotors_Config+0x164>)
 800022c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800022e:	4a53      	ldr	r2, [pc, #332]	@ (800037c <TurretMotors_Config+0x164>)
 8000230:	f043 0301 	orr.w	r3, r3, #1
 8000234:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 8000236:	4b51      	ldr	r3, [pc, #324]	@ (800037c <TurretMotors_Config+0x164>)
 8000238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800023a:	607b      	str	r3, [r7, #4]
	UNUSED(tmpreg); //standard practice to delay after starting timer to give it time to start
 800023c:	687b      	ldr	r3, [r7, #4]

	RCC->APB2ENR &= ~RCC_APB2ENR_TIM1EN;
 800023e:	4b4f      	ldr	r3, [pc, #316]	@ (800037c <TurretMotors_Config+0x164>)
 8000240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000242:	4a4e      	ldr	r2, [pc, #312]	@ (800037c <TurretMotors_Config+0x164>)
 8000244:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000248:	6613      	str	r3, [r2, #96]	@ 0x60
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; //enable Tim1
 800024a:	4b4c      	ldr	r3, [pc, #304]	@ (800037c <TurretMotors_Config+0x164>)
 800024c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800024e:	4a4b      	ldr	r2, [pc, #300]	@ (800037c <TurretMotors_Config+0x164>)
 8000250:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000254:	6613      	str	r3, [r2, #96]	@ 0x60
	tmpreg = RCC->APB2ENR;
 8000256:	4b49      	ldr	r3, [pc, #292]	@ (800037c <TurretMotors_Config+0x164>)
 8000258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800025a:	607b      	str	r3, [r7, #4]
	UNUSED(tmpreg); //standard practice to delay after starting timer to give it time to start
 800025c:	687b      	ldr	r3, [r7, #4]

	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 800025e:	4b47      	ldr	r3, [pc, #284]	@ (800037c <TurretMotors_Config+0x164>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	4a46      	ldr	r2, [pc, #280]	@ (800037c <TurretMotors_Config+0x164>)
 8000264:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8000268:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (0 << RCC_CFGR_PPRE2_Pos); // make sure PCLK2 is not divided, so HCLK not divided 0x00
 800026a:	4b44      	ldr	r3, [pc, #272]	@ (800037c <TurretMotors_Config+0x164>)
 800026c:	4a43      	ldr	r2, [pc, #268]	@ (800037c <TurretMotors_Config+0x164>)
 800026e:	689b      	ldr	r3, [r3, #8]
 8000270:	6093      	str	r3, [r2, #8]

	//Base motor direction (push/pull) GPIO Pin 9, STM32 pin D8
	GPIOA->MODER &= ~GPIO_MODER_MODE9_Msk; //remember each pin is 2 bits wide, so when BIC must use 0x03
 8000272:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800027c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8000280:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE9_0; //set PA9 to output (01)
 8000282:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800028c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000290:	6013      	str	r3, [r2, #0]

	GPIOA->OTYPER &= ~GPIO_OTYPER_OT9; //Output push-pull (reset state) (default value)
 8000292:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800029c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80002a0:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD9_Msk; //set to 0x00, neither pull up nor pull down
 80002a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ac:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80002b0:	60d3      	str	r3, [r2, #12]

	//Base motor power (PWM) GPIO Pin 8, STM32 pin D7
	GPIOA->MODER &= ~GPIO_MODER_MODE8_Msk;
 80002b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002bc:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80002c0:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE8_1; //set PA8 to alternative function
 80002c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002d0:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;
 80002d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002d8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002dc:	f023 030f 	bic.w	r3, r3, #15
 80002e0:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= GPIO_AFRH_AFSEL8_0; //set PA8 to AF1 (alternate function 1), which is TIM1_CH1
 80002e2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002e8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEED8_Msk; //11 very high speed
 80002f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002fc:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000300:	6093      	str	r3, [r2, #8]
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT8_Msk; //0x00 for output push/pull
 8000302:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000306:	685b      	ldr	r3, [r3, #4]
 8000308:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800030c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000310:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk; //0x00 neither pull up nor pull down
 8000312:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000316:	68db      	ldr	r3, [r3, #12]
 8000318:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800031c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000320:	60d3      	str	r3, [r2, #12]

	TIM1->CCMR1 &= ~TIM_CCMR1_OC1M_Msk;
 8000322:	4b17      	ldr	r3, [pc, #92]	@ (8000380 <TurretMotors_Config+0x168>)
 8000324:	699b      	ldr	r3, [r3, #24]
 8000326:	4a16      	ldr	r2, [pc, #88]	@ (8000380 <TurretMotors_Config+0x168>)
 8000328:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800032c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000330:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos);  // Set PWM mode 1 on CH1
 8000332:	4b13      	ldr	r3, [pc, #76]	@ (8000380 <TurretMotors_Config+0x168>)
 8000334:	699b      	ldr	r3, [r3, #24]
 8000336:	4a12      	ldr	r2, [pc, #72]	@ (8000380 <TurretMotors_Config+0x168>)
 8000338:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800033c:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC1PE;            // Enable preload register
 800033e:	4b10      	ldr	r3, [pc, #64]	@ (8000380 <TurretMotors_Config+0x168>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	4a0f      	ldr	r2, [pc, #60]	@ (8000380 <TurretMotors_Config+0x168>)
 8000344:	f043 0308 	orr.w	r3, r3, #8
 8000348:	6193      	str	r3, [r2, #24]

	TIM1->PSC = 0; //so we keep clock at 80mhz and not divide it by anything. (x) x (0+1)
 800034a:	4b0d      	ldr	r3, [pc, #52]	@ (8000380 <TurretMotors_Config+0x168>)
 800034c:	2200      	movs	r2, #0
 800034e:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM1->ARR = 8192; //Max value is 16 bit width 65535
 8000350:	4b0b      	ldr	r3, [pc, #44]	@ (8000380 <TurretMotors_Config+0x168>)
 8000352:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000356:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM1->CCER |= TIM_CCER_CC1E;  // Enable CH1 output (Capture mode enable)
 8000358:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <TurretMotors_Config+0x168>)
 800035a:	6a1b      	ldr	r3, [r3, #32]
 800035c:	4a08      	ldr	r2, [pc, #32]	@ (8000380 <TurretMotors_Config+0x168>)
 800035e:	f043 0301 	orr.w	r3, r3, #1
 8000362:	6213      	str	r3, [r2, #32]
	TIM1->BDTR |= TIM_BDTR_MOE;   // Main output enable (For advanced timers like TIM1/TIM8)
 8000364:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <TurretMotors_Config+0x168>)
 8000366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000368:	4a05      	ldr	r2, [pc, #20]	@ (8000380 <TurretMotors_Config+0x168>)
 800036a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800036e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000370:	bf00      	nop
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	40021000 	.word	0x40021000
 8000380:	40012c00 	.word	0x40012c00

08000384 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b096      	sub	sp, #88	@ 0x58
 8000388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800038a:	f107 0314 	add.w	r3, r7, #20
 800038e:	2244      	movs	r2, #68	@ 0x44
 8000390:	2100      	movs	r1, #0
 8000392:	4618      	mov	r0, r3
 8000394:	f001 f87c 	bl	8001490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000398:	463b      	mov	r3, r7
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003aa:	f000 fa53 	bl	8000854 <HAL_PWREx_ControlVoltageScaling>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80003b4:	f000 f82c 	bl	8000410 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003b8:	2310      	movs	r3, #16
 80003ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003bc:	2301      	movs	r3, #1
 80003be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80003c4:	2360      	movs	r3, #96	@ 0x60
 80003c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003c8:	2300      	movs	r3, #0
 80003ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003cc:	f107 0314 	add.w	r3, r7, #20
 80003d0:	4618      	mov	r0, r3
 80003d2:	f000 fa95 	bl	8000900 <HAL_RCC_OscConfig>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80003dc:	f000 f818 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e0:	230f      	movs	r3, #15
 80003e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80003e4:	2300      	movs	r3, #0
 80003e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003f4:	463b      	mov	r3, r7
 80003f6:	2100      	movs	r1, #0
 80003f8:	4618      	mov	r0, r3
 80003fa:	f000 fe5d 	bl	80010b8 <HAL_RCC_ClockConfig>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000404:	f000 f804 	bl	8000410 <Error_Handler>
  }
}
 8000408:	bf00      	nop
 800040a:	3758      	adds	r7, #88	@ 0x58
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000418:	bf00      	nop
 800041a:	e7fd      	b.n	8000418 <Error_Handler+0x8>

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000422:	4b0f      	ldr	r3, [pc, #60]	@ (8000460 <HAL_MspInit+0x44>)
 8000424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000426:	4a0e      	ldr	r2, [pc, #56]	@ (8000460 <HAL_MspInit+0x44>)
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6613      	str	r3, [r2, #96]	@ 0x60
 800042e:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <HAL_MspInit+0x44>)
 8000430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000432:	f003 0301 	and.w	r3, r3, #1
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <HAL_MspInit+0x44>)
 800043c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800043e:	4a08      	ldr	r2, [pc, #32]	@ (8000460 <HAL_MspInit+0x44>)
 8000440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000444:	6593      	str	r3, [r2, #88]	@ 0x58
 8000446:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <HAL_MspInit+0x44>)
 8000448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800044a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800044e:	603b      	str	r3, [r7, #0]
 8000450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000452:	bf00      	nop
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	40021000 	.word	0x40021000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000468:	bf00      	nop
 800046a:	e7fd      	b.n	8000468 <NMI_Handler+0x4>

0800046c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000470:	bf00      	nop
 8000472:	e7fd      	b.n	8000470 <HardFault_Handler+0x4>

08000474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <MemManage_Handler+0x4>

0800047c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <BusFault_Handler+0x4>

08000484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000488:	bf00      	nop
 800048a:	e7fd      	b.n	8000488 <UsageFault_Handler+0x4>

0800048c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr

0800049a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr

080004b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ba:	f000 f893 	bl	80005e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
	...

080004c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80004c8:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <SystemInit+0x20>)
 80004ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004ce:	4a05      	ldr	r2, [pc, #20]	@ (80004e4 <SystemInit+0x20>)
 80004d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	e000ed00 	.word	0xe000ed00

080004e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004ec:	f7ff ffea 	bl	80004c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004f0:	480c      	ldr	r0, [pc, #48]	@ (8000524 <LoopForever+0x6>)
  ldr r1, =_edata
 80004f2:	490d      	ldr	r1, [pc, #52]	@ (8000528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004f4:	4a0d      	ldr	r2, [pc, #52]	@ (800052c <LoopForever+0xe>)
  movs r3, #0
 80004f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f8:	e002      	b.n	8000500 <LoopCopyDataInit>

080004fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004fe:	3304      	adds	r3, #4

08000500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000504:	d3f9      	bcc.n	80004fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000506:	4a0a      	ldr	r2, [pc, #40]	@ (8000530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000508:	4c0a      	ldr	r4, [pc, #40]	@ (8000534 <LoopForever+0x16>)
  movs r3, #0
 800050a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800050c:	e001      	b.n	8000512 <LoopFillZerobss>

0800050e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800050e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000510:	3204      	adds	r2, #4

08000512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000514:	d3fb      	bcc.n	800050e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000516:	f000 ffc3 	bl	80014a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800051a:	f7ff fe55 	bl	80001c8 <main>

0800051e <LoopForever>:

LoopForever:
    b LoopForever
 800051e:	e7fe      	b.n	800051e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000520:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000528:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800052c:	08001548 	.word	0x08001548
  ldr r2, =_sbss
 8000530:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000534:	2000002c 	.word	0x2000002c

08000538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000538:	e7fe      	b.n	8000538 <ADC1_2_IRQHandler>

0800053a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b082      	sub	sp, #8
 800053e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000540:	2300      	movs	r3, #0
 8000542:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000544:	2003      	movs	r0, #3
 8000546:	f000 f943 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800054a:	200f      	movs	r0, #15
 800054c:	f000 f80e 	bl	800056c <HAL_InitTick>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d002      	beq.n	800055c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000556:	2301      	movs	r3, #1
 8000558:	71fb      	strb	r3, [r7, #7]
 800055a:	e001      	b.n	8000560 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800055c:	f7ff ff5e 	bl	800041c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000560:	79fb      	ldrb	r3, [r7, #7]
}
 8000562:	4618      	mov	r0, r3
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
	...

0800056c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000574:	2300      	movs	r3, #0
 8000576:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000578:	4b17      	ldr	r3, [pc, #92]	@ (80005d8 <HAL_InitTick+0x6c>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d023      	beq.n	80005c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000580:	4b16      	ldr	r3, [pc, #88]	@ (80005dc <HAL_InitTick+0x70>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	4b14      	ldr	r3, [pc, #80]	@ (80005d8 <HAL_InitTick+0x6c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	4619      	mov	r1, r3
 800058a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800058e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000592:	fbb2 f3f3 	udiv	r3, r2, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f000 f941 	bl	800081e <HAL_SYSTICK_Config>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d10f      	bne.n	80005c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b0f      	cmp	r3, #15
 80005a6:	d809      	bhi.n	80005bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a8:	2200      	movs	r2, #0
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 f919 	bl	80007e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005b4:	4a0a      	ldr	r2, [pc, #40]	@ (80005e0 <HAL_InitTick+0x74>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
 80005ba:	e007      	b.n	80005cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80005bc:	2301      	movs	r3, #1
 80005be:	73fb      	strb	r3, [r7, #15]
 80005c0:	e004      	b.n	80005cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005c2:	2301      	movs	r3, #1
 80005c4:	73fb      	strb	r3, [r7, #15]
 80005c6:	e001      	b.n	80005cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005c8:	2301      	movs	r3, #1
 80005ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000008 	.word	0x20000008
 80005dc:	20000000 	.word	0x20000000
 80005e0:	20000004 	.word	0x20000004

080005e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005e8:	4b06      	ldr	r3, [pc, #24]	@ (8000604 <HAL_IncTick+0x20>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <HAL_IncTick+0x24>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4413      	add	r3, r2
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <HAL_IncTick+0x24>)
 80005f6:	6013      	str	r3, [r2, #0]
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000008 	.word	0x20000008
 8000608:	20000028 	.word	0x20000028

0800060c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  return uwTick;
 8000610:	4b03      	ldr	r3, [pc, #12]	@ (8000620 <HAL_GetTick+0x14>)
 8000612:	681b      	ldr	r3, [r3, #0]
}
 8000614:	4618      	mov	r0, r3
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000028 	.word	0x20000028

08000624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800062c:	f7ff ffee 	bl	800060c <HAL_GetTick>
 8000630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800063c:	d005      	beq.n	800064a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800063e:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <HAL_Delay+0x44>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	461a      	mov	r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	4413      	add	r3, r2
 8000648:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800064a:	bf00      	nop
 800064c:	f7ff ffde 	bl	800060c <HAL_GetTick>
 8000650:	4602      	mov	r2, r0
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	429a      	cmp	r2, r3
 800065a:	d8f7      	bhi.n	800064c <HAL_Delay+0x28>
  {
  }
}
 800065c:	bf00      	nop
 800065e:	bf00      	nop
 8000660:	3710      	adds	r7, #16
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000008 	.word	0x20000008

0800066c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f003 0307 	and.w	r3, r3, #7
 800067a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800067c:	4b0c      	ldr	r3, [pc, #48]	@ (80006b0 <__NVIC_SetPriorityGrouping+0x44>)
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000688:	4013      	ands	r3, r2
 800068a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000694:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800069c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800069e:	4a04      	ldr	r2, [pc, #16]	@ (80006b0 <__NVIC_SetPriorityGrouping+0x44>)
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	60d3      	str	r3, [r2, #12]
}
 80006a4:	bf00      	nop
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b8:	4b04      	ldr	r3, [pc, #16]	@ (80006cc <__NVIC_GetPriorityGrouping+0x18>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	f003 0307 	and.w	r3, r3, #7
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	6039      	str	r1, [r7, #0]
 80006da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db0a      	blt.n	80006fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	490c      	ldr	r1, [pc, #48]	@ (800071c <__NVIC_SetPriority+0x4c>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	440b      	add	r3, r1
 80006f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f8:	e00a      	b.n	8000710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4908      	ldr	r1, [pc, #32]	@ (8000720 <__NVIC_SetPriority+0x50>)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	3b04      	subs	r3, #4
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	440b      	add	r3, r1
 800070e:	761a      	strb	r2, [r3, #24]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000724:	b480      	push	{r7}
 8000726:	b089      	sub	sp, #36	@ 0x24
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	f1c3 0307 	rsb	r3, r3, #7
 800073e:	2b04      	cmp	r3, #4
 8000740:	bf28      	it	cs
 8000742:	2304      	movcs	r3, #4
 8000744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3304      	adds	r3, #4
 800074a:	2b06      	cmp	r3, #6
 800074c:	d902      	bls.n	8000754 <NVIC_EncodePriority+0x30>
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	3b03      	subs	r3, #3
 8000752:	e000      	b.n	8000756 <NVIC_EncodePriority+0x32>
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	f04f 32ff 	mov.w	r2, #4294967295
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
 8000762:	43da      	mvns	r2, r3
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	401a      	ands	r2, r3
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076c:	f04f 31ff 	mov.w	r1, #4294967295
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	43d9      	mvns	r1, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	@ 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800079c:	d301      	bcc.n	80007a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2301      	movs	r3, #1
 80007a0:	e00f      	b.n	80007c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007a2:	4a0a      	ldr	r2, [pc, #40]	@ (80007cc <SysTick_Config+0x40>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007aa:	210f      	movs	r1, #15
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295
 80007b0:	f7ff ff8e 	bl	80006d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b4:	4b05      	ldr	r3, [pc, #20]	@ (80007cc <SysTick_Config+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ba:	4b04      	ldr	r3, [pc, #16]	@ (80007cc <SysTick_Config+0x40>)
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff47 	bl	800066c <__NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff5c 	bl	80006b4 <__NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ff8e 	bl	8000724 <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5d 	bl	80006d0 <__NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	f7ff ffb0 	bl	800078c <SysTick_Config>
 800082c:	4603      	mov	r3, r0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800083c:	4b04      	ldr	r3, [pc, #16]	@ (8000850 <HAL_PWREx_GetVoltageRange+0x18>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000844:	4618      	mov	r0, r3
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	40007000 	.word	0x40007000

08000854 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000862:	d130      	bne.n	80008c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000864:	4b23      	ldr	r3, [pc, #140]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800086c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000870:	d038      	beq.n	80008e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000872:	4b20      	ldr	r3, [pc, #128]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800087a:	4a1e      	ldr	r2, [pc, #120]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800087c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000880:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000882:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2232      	movs	r2, #50	@ 0x32
 8000888:	fb02 f303 	mul.w	r3, r2, r3
 800088c:	4a1b      	ldr	r2, [pc, #108]	@ (80008fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800088e:	fba2 2303 	umull	r2, r3, r2, r3
 8000892:	0c9b      	lsrs	r3, r3, #18
 8000894:	3301      	adds	r3, #1
 8000896:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000898:	e002      	b.n	80008a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	3b01      	subs	r3, #1
 800089e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008a2:	695b      	ldr	r3, [r3, #20]
 80008a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008ac:	d102      	bne.n	80008b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d1f2      	bne.n	800089a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008b6:	695b      	ldr	r3, [r3, #20]
 80008b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008c0:	d110      	bne.n	80008e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80008c2:	2303      	movs	r3, #3
 80008c4:	e00f      	b.n	80008e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80008ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008d2:	d007      	beq.n	80008e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80008d4:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80008dc:	4a05      	ldr	r2, [pc, #20]	@ (80008f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40007000 	.word	0x40007000
 80008f8:	20000000 	.word	0x20000000
 80008fc:	431bde83 	.word	0x431bde83

08000900 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b088      	sub	sp, #32
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d101      	bne.n	8000912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e3ca      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000912:	4b97      	ldr	r3, [pc, #604]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	f003 030c 	and.w	r3, r3, #12
 800091a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800091c:	4b94      	ldr	r3, [pc, #592]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	f003 0303 	and.w	r3, r3, #3
 8000924:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f003 0310 	and.w	r3, r3, #16
 800092e:	2b00      	cmp	r3, #0
 8000930:	f000 80e4 	beq.w	8000afc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000934:	69bb      	ldr	r3, [r7, #24]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d007      	beq.n	800094a <HAL_RCC_OscConfig+0x4a>
 800093a:	69bb      	ldr	r3, [r7, #24]
 800093c:	2b0c      	cmp	r3, #12
 800093e:	f040 808b 	bne.w	8000a58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	2b01      	cmp	r3, #1
 8000946:	f040 8087 	bne.w	8000a58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800094a:	4b89      	ldr	r3, [pc, #548]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	2b00      	cmp	r3, #0
 8000954:	d005      	beq.n	8000962 <HAL_RCC_OscConfig+0x62>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800095e:	2301      	movs	r3, #1
 8000960:	e3a2      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a1a      	ldr	r2, [r3, #32]
 8000966:	4b82      	ldr	r3, [pc, #520]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f003 0308 	and.w	r3, r3, #8
 800096e:	2b00      	cmp	r3, #0
 8000970:	d004      	beq.n	800097c <HAL_RCC_OscConfig+0x7c>
 8000972:	4b7f      	ldr	r3, [pc, #508]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800097a:	e005      	b.n	8000988 <HAL_RCC_OscConfig+0x88>
 800097c:	4b7c      	ldr	r3, [pc, #496]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 800097e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000982:	091b      	lsrs	r3, r3, #4
 8000984:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000988:	4293      	cmp	r3, r2
 800098a:	d223      	bcs.n	80009d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6a1b      	ldr	r3, [r3, #32]
 8000990:	4618      	mov	r0, r3
 8000992:	f000 fd1d 	bl	80013d0 <RCC_SetFlashLatencyFromMSIRange>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e383      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009a0:	4b73      	ldr	r3, [pc, #460]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a72      	ldr	r2, [pc, #456]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009a6:	f043 0308 	orr.w	r3, r3, #8
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	4b70      	ldr	r3, [pc, #448]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6a1b      	ldr	r3, [r3, #32]
 80009b8:	496d      	ldr	r1, [pc, #436]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009ba:	4313      	orrs	r3, r2
 80009bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009be:	4b6c      	ldr	r3, [pc, #432]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	69db      	ldr	r3, [r3, #28]
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	4968      	ldr	r1, [pc, #416]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009ce:	4313      	orrs	r3, r2
 80009d0:	604b      	str	r3, [r1, #4]
 80009d2:	e025      	b.n	8000a20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009d4:	4b66      	ldr	r3, [pc, #408]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a65      	ldr	r2, [pc, #404]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009da:	f043 0308 	orr.w	r3, r3, #8
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b63      	ldr	r3, [pc, #396]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	4960      	ldr	r1, [pc, #384]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009ee:	4313      	orrs	r3, r2
 80009f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009f2:	4b5f      	ldr	r3, [pc, #380]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	021b      	lsls	r3, r3, #8
 8000a00:	495b      	ldr	r1, [pc, #364]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a02:	4313      	orrs	r3, r2
 8000a04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d109      	bne.n	8000a20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	6a1b      	ldr	r3, [r3, #32]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fcdd 	bl	80013d0 <RCC_SetFlashLatencyFromMSIRange>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e343      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000a20:	f000 fc4a 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
 8000a24:	4602      	mov	r2, r0
 8000a26:	4b52      	ldr	r3, [pc, #328]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	091b      	lsrs	r3, r3, #4
 8000a2c:	f003 030f 	and.w	r3, r3, #15
 8000a30:	4950      	ldr	r1, [pc, #320]	@ (8000b74 <HAL_RCC_OscConfig+0x274>)
 8000a32:	5ccb      	ldrb	r3, [r1, r3]
 8000a34:	f003 031f 	and.w	r3, r3, #31
 8000a38:	fa22 f303 	lsr.w	r3, r2, r3
 8000a3c:	4a4e      	ldr	r2, [pc, #312]	@ (8000b78 <HAL_RCC_OscConfig+0x278>)
 8000a3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a40:	4b4e      	ldr	r3, [pc, #312]	@ (8000b7c <HAL_RCC_OscConfig+0x27c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fd91 	bl	800056c <HAL_InitTick>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d052      	beq.n	8000afa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	e327      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d032      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a60:	4b43      	ldr	r3, [pc, #268]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a42      	ldr	r2, [pc, #264]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a66:	f043 0301 	orr.w	r3, r3, #1
 8000a6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a6c:	f7ff fdce 	bl	800060c <HAL_GetTick>
 8000a70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a72:	e008      	b.n	8000a86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a74:	f7ff fdca 	bl	800060c <HAL_GetTick>
 8000a78:	4602      	mov	r2, r0
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	d901      	bls.n	8000a86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000a82:	2303      	movs	r3, #3
 8000a84:	e310      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a86:	4b3a      	ldr	r3, [pc, #232]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d0f0      	beq.n	8000a74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a92:	4b37      	ldr	r3, [pc, #220]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a36      	ldr	r2, [pc, #216]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000a98:	f043 0308 	orr.w	r3, r3, #8
 8000a9c:	6013      	str	r3, [r2, #0]
 8000a9e:	4b34      	ldr	r3, [pc, #208]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	4931      	ldr	r1, [pc, #196]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000aac:	4313      	orrs	r3, r2
 8000aae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	69db      	ldr	r3, [r3, #28]
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	492c      	ldr	r1, [pc, #176]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	604b      	str	r3, [r1, #4]
 8000ac4:	e01a      	b.n	8000afc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a29      	ldr	r2, [pc, #164]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000acc:	f023 0301 	bic.w	r3, r3, #1
 8000ad0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000ad2:	f7ff fd9b 	bl	800060c <HAL_GetTick>
 8000ad6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ad8:	e008      	b.n	8000aec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ada:	f7ff fd97 	bl	800060c <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d901      	bls.n	8000aec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e2dd      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000aec:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f003 0302 	and.w	r3, r3, #2
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1f0      	bne.n	8000ada <HAL_RCC_OscConfig+0x1da>
 8000af8:	e000      	b.n	8000afc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000afa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f003 0301 	and.w	r3, r3, #1
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d074      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	2b08      	cmp	r3, #8
 8000b0c:	d005      	beq.n	8000b1a <HAL_RCC_OscConfig+0x21a>
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	2b0c      	cmp	r3, #12
 8000b12:	d10e      	bne.n	8000b32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	2b03      	cmp	r3, #3
 8000b18:	d10b      	bne.n	8000b32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d064      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x2f0>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d160      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e2ba      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b3a:	d106      	bne.n	8000b4a <HAL_RCC_OscConfig+0x24a>
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b46:	6013      	str	r3, [r2, #0]
 8000b48:	e026      	b.n	8000b98 <HAL_RCC_OscConfig+0x298>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b52:	d115      	bne.n	8000b80 <HAL_RCC_OscConfig+0x280>
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a05      	ldr	r2, [pc, #20]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b03      	ldr	r3, [pc, #12]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a02      	ldr	r2, [pc, #8]	@ (8000b70 <HAL_RCC_OscConfig+0x270>)
 8000b66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	e014      	b.n	8000b98 <HAL_RCC_OscConfig+0x298>
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000
 8000b74:	08001500 	.word	0x08001500
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	20000004 	.word	0x20000004
 8000b80:	4ba0      	ldr	r3, [pc, #640]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a9f      	ldr	r2, [pc, #636]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000b86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	4b9d      	ldr	r3, [pc, #628]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a9c      	ldr	r2, [pc, #624]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000b92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d013      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ba0:	f7ff fd34 	bl	800060c <HAL_GetTick>
 8000ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ba6:	e008      	b.n	8000bba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba8:	f7ff fd30 	bl	800060c <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b64      	cmp	r3, #100	@ 0x64
 8000bb4:	d901      	bls.n	8000bba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e276      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000bba:	4b92      	ldr	r3, [pc, #584]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d0f0      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x2a8>
 8000bc6:	e014      	b.n	8000bf2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bc8:	f7ff fd20 	bl	800060c <HAL_GetTick>
 8000bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bce:	e008      	b.n	8000be2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd0:	f7ff fd1c 	bl	800060c <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	2b64      	cmp	r3, #100	@ 0x64
 8000bdc:	d901      	bls.n	8000be2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e262      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000be2:	4b88      	ldr	r3, [pc, #544]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1f0      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x2d0>
 8000bee:	e000      	b.n	8000bf2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d060      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	2b04      	cmp	r3, #4
 8000c02:	d005      	beq.n	8000c10 <HAL_RCC_OscConfig+0x310>
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	2b0c      	cmp	r3, #12
 8000c08:	d119      	bne.n	8000c3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	2b02      	cmp	r3, #2
 8000c0e:	d116      	bne.n	8000c3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c10:	4b7c      	ldr	r3, [pc, #496]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d005      	beq.n	8000c28 <HAL_RCC_OscConfig+0x328>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d101      	bne.n	8000c28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
 8000c26:	e23f      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c28:	4b76      	ldr	r3, [pc, #472]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	691b      	ldr	r3, [r3, #16]
 8000c34:	061b      	lsls	r3, r3, #24
 8000c36:	4973      	ldr	r1, [pc, #460]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c3c:	e040      	b.n	8000cc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d023      	beq.n	8000c8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c46:	4b6f      	ldr	r3, [pc, #444]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a6e      	ldr	r2, [pc, #440]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c52:	f7ff fcdb 	bl	800060c <HAL_GetTick>
 8000c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c58:	e008      	b.n	8000c6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c5a:	f7ff fcd7 	bl	800060c <HAL_GetTick>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d901      	bls.n	8000c6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	e21d      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c6c:	4b65      	ldr	r3, [pc, #404]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0f0      	beq.n	8000c5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c78:	4b62      	ldr	r3, [pc, #392]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	061b      	lsls	r3, r3, #24
 8000c86:	495f      	ldr	r1, [pc, #380]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	604b      	str	r3, [r1, #4]
 8000c8c:	e018      	b.n	8000cc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a5c      	ldr	r2, [pc, #368]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000c94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c9a:	f7ff fcb7 	bl	800060c <HAL_GetTick>
 8000c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ca0:	e008      	b.n	8000cb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ca2:	f7ff fcb3 	bl	800060c <HAL_GetTick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d901      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e1f9      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000cb4:	4b53      	ldr	r3, [pc, #332]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1f0      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f003 0308 	and.w	r3, r3, #8
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d03c      	beq.n	8000d46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d01c      	beq.n	8000d0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cd4:	4b4b      	ldr	r3, [pc, #300]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cda:	4a4a      	ldr	r2, [pc, #296]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ce4:	f7ff fc92 	bl	800060c <HAL_GetTick>
 8000ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cec:	f7ff fc8e 	bl	800060c <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e1d4      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cfe:	4b41      	ldr	r3, [pc, #260]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0ef      	beq.n	8000cec <HAL_RCC_OscConfig+0x3ec>
 8000d0c:	e01b      	b.n	8000d46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d14:	4a3b      	ldr	r2, [pc, #236]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d16:	f023 0301 	bic.w	r3, r3, #1
 8000d1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d1e:	f7ff fc75 	bl	800060c <HAL_GetTick>
 8000d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d24:	e008      	b.n	8000d38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d26:	f7ff fc71 	bl	800060c <HAL_GetTick>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d901      	bls.n	8000d38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000d34:	2303      	movs	r3, #3
 8000d36:	e1b7      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d38:	4b32      	ldr	r3, [pc, #200]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d1ef      	bne.n	8000d26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0304 	and.w	r3, r3, #4
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 80a6 	beq.w	8000ea0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d54:	2300      	movs	r3, #0
 8000d56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000d58:	4b2a      	ldr	r3, [pc, #168]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d10d      	bne.n	8000d80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d64:	4b27      	ldr	r3, [pc, #156]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d68:	4a26      	ldr	r2, [pc, #152]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d70:	4b24      	ldr	r3, [pc, #144]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d80:	4b21      	ldr	r3, [pc, #132]	@ (8000e08 <HAL_RCC_OscConfig+0x508>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d118      	bne.n	8000dbe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000e08 <HAL_RCC_OscConfig+0x508>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a1d      	ldr	r2, [pc, #116]	@ (8000e08 <HAL_RCC_OscConfig+0x508>)
 8000d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d98:	f7ff fc38 	bl	800060c <HAL_GetTick>
 8000d9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d9e:	e008      	b.n	8000db2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da0:	f7ff fc34 	bl	800060c <HAL_GetTick>
 8000da4:	4602      	mov	r2, r0
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d901      	bls.n	8000db2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e17a      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <HAL_RCC_OscConfig+0x508>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d0f0      	beq.n	8000da0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d108      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x4d8>
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dd6:	e029      	b.n	8000e2c <HAL_RCC_OscConfig+0x52c>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	2b05      	cmp	r3, #5
 8000dde:	d115      	bne.n	8000e0c <HAL_RCC_OscConfig+0x50c>
 8000de0:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000de6:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000df0:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000df6:	4a03      	ldr	r2, [pc, #12]	@ (8000e04 <HAL_RCC_OscConfig+0x504>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e00:	e014      	b.n	8000e2c <HAL_RCC_OscConfig+0x52c>
 8000e02:	bf00      	nop
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40007000 	.word	0x40007000
 8000e0c:	4b9c      	ldr	r3, [pc, #624]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e12:	4a9b      	ldr	r2, [pc, #620]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e14:	f023 0301 	bic.w	r3, r3, #1
 8000e18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e1c:	4b98      	ldr	r3, [pc, #608]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e22:	4a97      	ldr	r2, [pc, #604]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e24:	f023 0304 	bic.w	r3, r3, #4
 8000e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d016      	beq.n	8000e62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e34:	f7ff fbea 	bl	800060c <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e3a:	e00a      	b.n	8000e52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e3c:	f7ff fbe6 	bl	800060c <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d901      	bls.n	8000e52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	e12a      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e52:	4b8b      	ldr	r3, [pc, #556]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d0ed      	beq.n	8000e3c <HAL_RCC_OscConfig+0x53c>
 8000e60:	e015      	b.n	8000e8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e62:	f7ff fbd3 	bl	800060c <HAL_GetTick>
 8000e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e68:	e00a      	b.n	8000e80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e6a:	f7ff fbcf 	bl	800060c <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d901      	bls.n	8000e80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e113      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e80:	4b7f      	ldr	r3, [pc, #508]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e86:	f003 0302 	and.w	r3, r3, #2
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1ed      	bne.n	8000e6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e8e:	7ffb      	ldrb	r3, [r7, #31]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d105      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e94:	4b7a      	ldr	r3, [pc, #488]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e98:	4a79      	ldr	r2, [pc, #484]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000e9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f000 80fe 	beq.w	80010a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	f040 80d0 	bne.w	8001054 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000eb4:	4b72      	ldr	r3, [pc, #456]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	f003 0203 	and.w	r2, r3, #3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d130      	bne.n	8000f2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d127      	bne.n	8000f2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ee4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d11f      	bne.n	8000f2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000ef4:	2a07      	cmp	r2, #7
 8000ef6:	bf14      	ite	ne
 8000ef8:	2201      	movne	r2, #1
 8000efa:	2200      	moveq	r2, #0
 8000efc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d113      	bne.n	8000f2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f0c:	085b      	lsrs	r3, r3, #1
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d109      	bne.n	8000f2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	085b      	lsrs	r3, r3, #1
 8000f22:	3b01      	subs	r3, #1
 8000f24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d06e      	beq.n	8001008 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	2b0c      	cmp	r3, #12
 8000f2e:	d069      	beq.n	8001004 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000f30:	4b53      	ldr	r3, [pc, #332]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d105      	bne.n	8000f48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000f3c:	4b50      	ldr	r3, [pc, #320]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e0ad      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000f4c:	4b4c      	ldr	r3, [pc, #304]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a4b      	ldr	r2, [pc, #300]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f58:	f7ff fb58 	bl	800060c <HAL_GetTick>
 8000f5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f5e:	e008      	b.n	8000f72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f60:	f7ff fb54 	bl	800060c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d901      	bls.n	8000f72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	e09a      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f72:	4b43      	ldr	r3, [pc, #268]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d1f0      	bne.n	8000f60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f7e:	4b40      	ldr	r3, [pc, #256]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000f80:	68da      	ldr	r2, [r3, #12]
 8000f82:	4b40      	ldr	r3, [pc, #256]	@ (8001084 <HAL_RCC_OscConfig+0x784>)
 8000f84:	4013      	ands	r3, r2
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000f8e:	3a01      	subs	r2, #1
 8000f90:	0112      	lsls	r2, r2, #4
 8000f92:	4311      	orrs	r1, r2
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000f98:	0212      	lsls	r2, r2, #8
 8000f9a:	4311      	orrs	r1, r2
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000fa0:	0852      	lsrs	r2, r2, #1
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	0552      	lsls	r2, r2, #21
 8000fa6:	4311      	orrs	r1, r2
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000fac:	0852      	lsrs	r2, r2, #1
 8000fae:	3a01      	subs	r2, #1
 8000fb0:	0652      	lsls	r2, r2, #25
 8000fb2:	4311      	orrs	r1, r2
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000fb8:	0912      	lsrs	r2, r2, #4
 8000fba:	0452      	lsls	r2, r2, #17
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	4930      	ldr	r1, [pc, #192]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000fca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	4a2a      	ldr	r2, [pc, #168]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000fd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000fdc:	f7ff fb16 	bl	800060c <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe4:	f7ff fb12 	bl	800060c <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e058      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ff6:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d0f0      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001002:	e050      	b.n	80010a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	e04f      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001008:	4b1d      	ldr	r3, [pc, #116]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d148      	bne.n	80010a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001014:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a19      	ldr	r2, [pc, #100]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 800101a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800101e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001020:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	4a16      	ldr	r2, [pc, #88]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8001026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800102a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800102c:	f7ff faee 	bl	800060c <HAL_GetTick>
 8001030:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001032:	e008      	b.n	8001046 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001034:	f7ff faea 	bl	800060c <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	2b02      	cmp	r3, #2
 8001040:	d901      	bls.n	8001046 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001042:	2303      	movs	r3, #3
 8001044:	e030      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0f0      	beq.n	8001034 <HAL_RCC_OscConfig+0x734>
 8001052:	e028      	b.n	80010a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	2b0c      	cmp	r3, #12
 8001058:	d023      	beq.n	80010a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <HAL_RCC_OscConfig+0x780>)
 8001060:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001064:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001066:	f7ff fad1 	bl	800060c <HAL_GetTick>
 800106a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800106c:	e00c      	b.n	8001088 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800106e:	f7ff facd 	bl	800060c <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d905      	bls.n	8001088 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e013      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
 8001080:	40021000 	.word	0x40021000
 8001084:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <HAL_RCC_OscConfig+0x7b0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1ec      	bne.n	800106e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <HAL_RCC_OscConfig+0x7b0>)
 8001096:	68da      	ldr	r2, [r3, #12]
 8001098:	4905      	ldr	r1, [pc, #20]	@ (80010b0 <HAL_RCC_OscConfig+0x7b0>)
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <HAL_RCC_OscConfig+0x7b4>)
 800109c:	4013      	ands	r3, r2
 800109e:	60cb      	str	r3, [r1, #12]
 80010a0:	e001      	b.n	80010a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3720      	adds	r7, #32
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40021000 	.word	0x40021000
 80010b4:	feeefffc 	.word	0xfeeefffc

080010b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0e7      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b75      	ldr	r3, [pc, #468]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d910      	bls.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b72      	ldr	r3, [pc, #456]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 0207 	bic.w	r2, r3, #7
 80010e2:	4970      	ldr	r1, [pc, #448]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b6e      	ldr	r3, [pc, #440]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e0cf      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d010      	beq.n	800112a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	4b66      	ldr	r3, [pc, #408]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001114:	429a      	cmp	r2, r3
 8001116:	d908      	bls.n	800112a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001118:	4b63      	ldr	r3, [pc, #396]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	4960      	ldr	r1, [pc, #384]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001126:	4313      	orrs	r3, r2
 8001128:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d04c      	beq.n	80011d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b03      	cmp	r3, #3
 800113c:	d107      	bne.n	800114e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800113e:	4b5a      	ldr	r3, [pc, #360]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d121      	bne.n	800118e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e0a6      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b02      	cmp	r3, #2
 8001154:	d107      	bne.n	8001166 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001156:	4b54      	ldr	r3, [pc, #336]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d115      	bne.n	800118e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e09a      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d107      	bne.n	800117e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800116e:	4b4e      	ldr	r3, [pc, #312]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d109      	bne.n	800118e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e08e      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800117e:	4b4a      	ldr	r3, [pc, #296]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e086      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800118e:	4b46      	ldr	r3, [pc, #280]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f023 0203 	bic.w	r2, r3, #3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	4943      	ldr	r1, [pc, #268]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 800119c:	4313      	orrs	r3, r2
 800119e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80011a0:	f7ff fa34 	bl	800060c <HAL_GetTick>
 80011a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a6:	e00a      	b.n	80011be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a8:	f7ff fa30 	bl	800060c <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e06e      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011be:	4b3a      	ldr	r3, [pc, #232]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f003 020c 	and.w	r2, r3, #12
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d1eb      	bne.n	80011a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d010      	beq.n	80011fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d208      	bcs.n	80011fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ec:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	492b      	ldr	r1, [pc, #172]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011fe:	4b29      	ldr	r3, [pc, #164]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	429a      	cmp	r2, r3
 800120a:	d210      	bcs.n	800122e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120c:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f023 0207 	bic.w	r2, r3, #7
 8001214:	4923      	ldr	r1, [pc, #140]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800121c:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <HAL_RCC_ClockConfig+0x1ec>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	d001      	beq.n	800122e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e036      	b.n	800129c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0304 	and.w	r3, r3, #4
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800123a:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	4918      	ldr	r1, [pc, #96]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001248:	4313      	orrs	r3, r2
 800124a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	2b00      	cmp	r3, #0
 8001256:	d009      	beq.n	800126c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	4910      	ldr	r1, [pc, #64]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001268:	4313      	orrs	r3, r2
 800126a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800126c:	f000 f824 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
 8001270:	4602      	mov	r2, r0
 8001272:	4b0d      	ldr	r3, [pc, #52]	@ (80012a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	091b      	lsrs	r3, r3, #4
 8001278:	f003 030f 	and.w	r3, r3, #15
 800127c:	490b      	ldr	r1, [pc, #44]	@ (80012ac <HAL_RCC_ClockConfig+0x1f4>)
 800127e:	5ccb      	ldrb	r3, [r1, r3]
 8001280:	f003 031f 	and.w	r3, r3, #31
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
 8001288:	4a09      	ldr	r2, [pc, #36]	@ (80012b0 <HAL_RCC_ClockConfig+0x1f8>)
 800128a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_RCC_ClockConfig+0x1fc>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f96b 	bl	800056c <HAL_InitTick>
 8001296:	4603      	mov	r3, r0
 8001298:	72fb      	strb	r3, [r7, #11]

  return status;
 800129a:	7afb      	ldrb	r3, [r7, #11]
}
 800129c:	4618      	mov	r0, r3
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40022000 	.word	0x40022000
 80012a8:	40021000 	.word	0x40021000
 80012ac:	08001500 	.word	0x08001500
 80012b0:	20000000 	.word	0x20000000
 80012b4:	20000004 	.word	0x20000004

080012b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b089      	sub	sp, #36	@ 0x24
 80012bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012c6:	4b3e      	ldr	r3, [pc, #248]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 030c 	and.w	r3, r3, #12
 80012ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012d0:	4b3b      	ldr	r3, [pc, #236]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f003 0303 	and.w	r3, r3, #3
 80012d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <HAL_RCC_GetSysClockFreq+0x34>
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2b0c      	cmp	r3, #12
 80012e4:	d121      	bne.n	800132a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d11e      	bne.n	800132a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80012ec:	4b34      	ldr	r3, [pc, #208]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d107      	bne.n	8001308 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80012f8:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012fe:	0a1b      	lsrs	r3, r3, #8
 8001300:	f003 030f 	and.w	r3, r3, #15
 8001304:	61fb      	str	r3, [r7, #28]
 8001306:	e005      	b.n	8001314 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001308:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	091b      	lsrs	r3, r3, #4
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001314:	4a2b      	ldr	r2, [pc, #172]	@ (80013c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800131c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d10d      	bne.n	8001340 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001328:	e00a      	b.n	8001340 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	2b04      	cmp	r3, #4
 800132e:	d102      	bne.n	8001336 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001330:	4b25      	ldr	r3, [pc, #148]	@ (80013c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	e004      	b.n	8001340 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2b08      	cmp	r3, #8
 800133a:	d101      	bne.n	8001340 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800133c:	4b23      	ldr	r3, [pc, #140]	@ (80013cc <HAL_RCC_GetSysClockFreq+0x114>)
 800133e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	2b0c      	cmp	r3, #12
 8001344:	d134      	bne.n	80013b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001346:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	f003 0303 	and.w	r3, r3, #3
 800134e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b02      	cmp	r3, #2
 8001354:	d003      	beq.n	800135e <HAL_RCC_GetSysClockFreq+0xa6>
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	2b03      	cmp	r3, #3
 800135a:	d003      	beq.n	8001364 <HAL_RCC_GetSysClockFreq+0xac>
 800135c:	e005      	b.n	800136a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800135e:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001360:	617b      	str	r3, [r7, #20]
      break;
 8001362:	e005      	b.n	8001370 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001364:	4b19      	ldr	r3, [pc, #100]	@ (80013cc <HAL_RCC_GetSysClockFreq+0x114>)
 8001366:	617b      	str	r3, [r7, #20]
      break;
 8001368:	e002      	b.n	8001370 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	617b      	str	r3, [r7, #20]
      break;
 800136e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	091b      	lsrs	r3, r3, #4
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	3301      	adds	r3, #1
 800137c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800137e:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	0a1b      	lsrs	r3, r3, #8
 8001384:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	fb03 f202 	mul.w	r2, r3, r2
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	fbb2 f3f3 	udiv	r3, r2, r3
 8001394:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	0e5b      	lsrs	r3, r3, #25
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	3301      	adds	r3, #1
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80013a6:	697a      	ldr	r2, [r7, #20]
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80013b0:	69bb      	ldr	r3, [r7, #24]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3724      	adds	r7, #36	@ 0x24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000
 80013c4:	08001510 	.word	0x08001510
 80013c8:	00f42400 	.word	0x00f42400
 80013cc:	007a1200 	.word	0x007a1200

080013d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80013dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80013e8:	f7ff fa26 	bl	8000838 <HAL_PWREx_GetVoltageRange>
 80013ec:	6178      	str	r0, [r7, #20]
 80013ee:	e014      	b.n	800141a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f4:	4a24      	ldr	r2, [pc, #144]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80013fc:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001408:	f7ff fa16 	bl	8000838 <HAL_PWREx_GetVoltageRange>
 800140c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	4a1d      	ldr	r2, [pc, #116]	@ (8001488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001418:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001420:	d10b      	bne.n	800143a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b80      	cmp	r3, #128	@ 0x80
 8001426:	d919      	bls.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2ba0      	cmp	r3, #160	@ 0xa0
 800142c:	d902      	bls.n	8001434 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800142e:	2302      	movs	r3, #2
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	e013      	b.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001434:	2301      	movs	r3, #1
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	e010      	b.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b80      	cmp	r3, #128	@ 0x80
 800143e:	d902      	bls.n	8001446 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001440:	2303      	movs	r3, #3
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	e00a      	b.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b80      	cmp	r3, #128	@ 0x80
 800144a:	d102      	bne.n	8001452 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800144c:	2302      	movs	r3, #2
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	e004      	b.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b70      	cmp	r3, #112	@ 0x70
 8001456:	d101      	bne.n	800145c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001458:	2301      	movs	r3, #1
 800145a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800145c:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f023 0207 	bic.w	r2, r3, #7
 8001464:	4909      	ldr	r1, [pc, #36]	@ (800148c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800146c:	4b07      	ldr	r3, [pc, #28]	@ (800148c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	429a      	cmp	r2, r3
 8001478:	d001      	beq.n	800147e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e000      	b.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40021000 	.word	0x40021000
 800148c:	40022000 	.word	0x40022000

08001490 <memset>:
 8001490:	4402      	add	r2, r0
 8001492:	4603      	mov	r3, r0
 8001494:	4293      	cmp	r3, r2
 8001496:	d100      	bne.n	800149a <memset+0xa>
 8001498:	4770      	bx	lr
 800149a:	f803 1b01 	strb.w	r1, [r3], #1
 800149e:	e7f9      	b.n	8001494 <memset+0x4>

080014a0 <__libc_init_array>:
 80014a0:	b570      	push	{r4, r5, r6, lr}
 80014a2:	4d0d      	ldr	r5, [pc, #52]	@ (80014d8 <__libc_init_array+0x38>)
 80014a4:	4c0d      	ldr	r4, [pc, #52]	@ (80014dc <__libc_init_array+0x3c>)
 80014a6:	1b64      	subs	r4, r4, r5
 80014a8:	10a4      	asrs	r4, r4, #2
 80014aa:	2600      	movs	r6, #0
 80014ac:	42a6      	cmp	r6, r4
 80014ae:	d109      	bne.n	80014c4 <__libc_init_array+0x24>
 80014b0:	4d0b      	ldr	r5, [pc, #44]	@ (80014e0 <__libc_init_array+0x40>)
 80014b2:	4c0c      	ldr	r4, [pc, #48]	@ (80014e4 <__libc_init_array+0x44>)
 80014b4:	f000 f818 	bl	80014e8 <_init>
 80014b8:	1b64      	subs	r4, r4, r5
 80014ba:	10a4      	asrs	r4, r4, #2
 80014bc:	2600      	movs	r6, #0
 80014be:	42a6      	cmp	r6, r4
 80014c0:	d105      	bne.n	80014ce <__libc_init_array+0x2e>
 80014c2:	bd70      	pop	{r4, r5, r6, pc}
 80014c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80014c8:	4798      	blx	r3
 80014ca:	3601      	adds	r6, #1
 80014cc:	e7ee      	b.n	80014ac <__libc_init_array+0xc>
 80014ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80014d2:	4798      	blx	r3
 80014d4:	3601      	adds	r6, #1
 80014d6:	e7f2      	b.n	80014be <__libc_init_array+0x1e>
 80014d8:	08001540 	.word	0x08001540
 80014dc:	08001540 	.word	0x08001540
 80014e0:	08001540 	.word	0x08001540
 80014e4:	08001544 	.word	0x08001544

080014e8 <_init>:
 80014e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ea:	bf00      	nop
 80014ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ee:	bc08      	pop	{r3}
 80014f0:	469e      	mov	lr, r3
 80014f2:	4770      	bx	lr

080014f4 <_fini>:
 80014f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014f6:	bf00      	nop
 80014f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014fa:	bc08      	pop	{r3}
 80014fc:	469e      	mov	lr, r3
 80014fe:	4770      	bx	lr
