// SPDX-License-Identifier: Apache-2.0
// Copyright 2025 itsakeyfut
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

//! PSX Timer/Counter Implementation
//!
//! The PlayStation has 3 timer channels that can count based on different clock sources
//! and generate interrupts when reaching target values or overflow.
//!
//! ## Timer Channels
//!
//! - **Timer 0**: System clock or pixel clock (GPU dot clock)
//! - **Timer 1**: System clock or horizontal blank
//! - **Timer 2**: System clock or system clock / 8
//!
//! ## Register Layout
//!
//! Each timer has 3 registers at 16-byte intervals:
//! - `0x1F801100 + (n * 0x10)`: Counter value (R/W)
//! - `0x1F801104 + (n * 0x10)`: Mode register (R/W)
//! - `0x1F801108 + (n * 0x10)`: Target value (R/W)
//!
//! ## Mode Register Format (16 bits)
//!
//! ```text
//! 15-13: Not used (always 0)
//! 12:    Reached max value (0xFFFF) - Read-only, reset on read
//! 11:    Reached target value - Read-only, reset on read
//! 10:    IRQ flag - Read-only, reset on read or mode write
//! 9:     Clock source bit 1 (Timer 2 only, other timers: 0)
//! 8:     Clock source bit 0
//! 7:     IRQ pulse mode (0=pulse, 1=toggle)
//! 6:     IRQ repeat mode (0=one-shot, 1=repeat)
//! 5:     IRQ on max value (0xFFFF)
//! 4:     IRQ on target
//! 3:     Reset counter to 0 when target reached
//! 2-1:   Sync mode (meaning depends on timer)
//! 0:     Sync enable
//! ```
//!
//! ## References
//!
//! - [PSX-SPX: Timers](http://problemkaputt.de/psx-spx.htm#timers)

use super::timing::EventHandle;

/// Timer mode control register
#[derive(Debug, Clone, Default)]
pub struct TimerMode {
    /// Sync enable (bit 0)
    pub sync_enable: bool,

    /// Sync mode (bits 1-2, meaning depends on timer)
    pub sync_mode: u8,

    /// Reset counter to 0 when target reached (bit 3)
    pub reset_on_target: bool,

    /// IRQ when target reached (bit 4)
    pub irq_on_target: bool,

    /// IRQ when max value (0xFFFF) reached (bit 5)
    pub irq_on_max: bool,

    /// IRQ repeat mode (bit 6)
    pub irq_repeat: bool,

    /// IRQ pulse mode (bit 7) - 0=pulse, 1=toggle
    pub irq_pulse_mode: bool,

    /// Clock source (bits 8-9)
    /// - Timer 0: bit 8: 0=system clock, 1=pixel clock (values 0,2=sys, 1,3=pixel)
    /// - Timer 1: bit 8: 0=system clock, 1=hblank (values 0,2=sys, 1,3=hblank)
    /// - Timer 2: bit 9: 0=system clock, 1=system/8 (values 0,1=sys, 2,3=sys/8)
    pub clock_source: u8,
}

/// A single timer channel
pub struct TimerChannel {
    /// Current counter value
    counter: u16,

    /// Counter mode/control
    mode: TimerMode,

    /// Target value (for compare interrupt)
    target: u16,

    /// Channel number (0-2)
    channel_id: u8,

    /// IRQ flag (set when target reached or overflow)
    irq_flag: bool,

    /// Reached target flag
    reached_target: bool,

    /// Reached max value (0xFFFF)
    reached_max: bool,

    /// Last sync signal state (for edge detection)
    last_sync: bool,

    /// Sync mode 3 latch (set on first sync edge, cleared when sync disabled)
    sync_latched: bool,

    /// Overflow timing event handle
    overflow_event: Option<EventHandle>,

    /// Interrupt pending flag (for event-driven timing)
    interrupt_pending: bool,

    /// Flag indicating that the timer needs rescheduling
    needs_reschedule: bool,
}

impl TimerChannel {
    /// Create a new timer channel
    ///
    /// # Arguments
    ///
    /// * `channel_id` - The timer channel number (0-2)
    ///
    /// # Example
    ///
    /// ```
    /// use psrx::core::timer::TimerChannel;
    ///
    /// let timer = TimerChannel::new(0);
    /// assert_eq!(timer.read_counter(), 0);
    /// ```
    pub fn new(channel_id: u8) -> Self {
        Self {
            counter: 0,
            mode: TimerMode::default(),
            target: 0,
            channel_id,
            irq_flag: false,
            reached_target: false,
            reached_max: false,
            last_sync: false,
            sync_latched: false,
            overflow_event: None,
            interrupt_pending: false,
            needs_reschedule: false,
        }
    }

    /// Read counter value
    ///
    /// Returns the current 16-bit counter value.
    #[inline(always)]
    pub fn read_counter(&self) -> u16 {
        self.counter
    }

    /// Write counter value
    ///
    /// Sets the counter to the specified value.
    ///
    /// # Arguments
    ///
    /// * `value` - New counter value
    pub fn write_counter(&mut self, value: u16) {
        self.counter = value;
        log::trace!("Timer {} counter = 0x{:04X}", self.channel_id, value);
    }

    /// Read mode register
    ///
    /// Returns the mode register value. Reading the mode register
    /// resets the IRQ flag, reached_target, and reached_max flags.
    pub fn read_mode(&mut self) -> u16 {
        let mut value = 0u16;

        value |= self.mode.sync_enable as u16;
        value |= (self.mode.sync_mode as u16) << 1;
        value |= (self.mode.reset_on_target as u16) << 3;
        value |= (self.mode.irq_on_target as u16) << 4;
        value |= (self.mode.irq_on_max as u16) << 5;
        value |= (self.mode.irq_repeat as u16) << 6;
        value |= (self.mode.irq_pulse_mode as u16) << 7;
        value |= (self.mode.clock_source as u16) << 8;
        value |= (self.irq_flag as u16) << 10;
        value |= (self.reached_target as u16) << 11;
        value |= (self.reached_max as u16) << 12;

        // Reading mode resets flags
        self.reached_target = false;
        self.reached_max = false;
        self.irq_flag = false;

        value
    }

    /// Write mode register
    ///
    /// Sets the timer mode and resets counter and flags.
    ///
    /// # Arguments
    ///
    /// * `value` - Mode register value to write
    pub fn write_mode(&mut self, value: u16) {
        self.mode.sync_enable = (value & 0x0001) != 0;
        self.mode.sync_mode = ((value >> 1) & 0x03) as u8;
        self.mode.reset_on_target = (value & 0x0008) != 0;
        self.mode.irq_on_target = (value & 0x0010) != 0;
        self.mode.irq_on_max = (value & 0x0020) != 0;
        self.mode.irq_repeat = (value & 0x0040) != 0;
        self.mode.irq_pulse_mode = (value & 0x0080) != 0;
        self.mode.clock_source = ((value >> 8) & 0x03) as u8;

        // Writing mode resets counter and flags
        self.counter = 0;
        self.irq_flag = false;
        self.reached_target = false;
        self.reached_max = false;
        self.last_sync = false;
        self.sync_latched = false;

        // Mark for rescheduling (event-driven timing)
        self.needs_reschedule = true;

        log::debug!(
            "Timer {} mode: sync={} source={} target_irq={} max_irq={}",
            self.channel_id,
            self.mode.sync_enable,
            self.mode.clock_source,
            self.mode.irq_on_target,
            self.mode.irq_on_max
        );
    }

    /// Read target value
    ///
    /// Returns the current target value for comparison.
    #[inline(always)]
    pub fn read_target(&self) -> u16 {
        self.target
    }

    /// Write target value
    ///
    /// Sets the target value that triggers interrupts when reached.
    ///
    /// # Arguments
    ///
    /// * `value` - New target value
    pub fn write_target(&mut self, value: u16) {
        self.target = value;

        // Mark for rescheduling (event-driven timing)
        self.needs_reschedule = true;

        log::trace!("Timer {} target = 0x{:04X}", self.channel_id, value);
    }

    /// Tick the timer by one or more cycles
    ///
    /// Updates the timer counter and checks for target/overflow conditions.
    ///
    /// # Arguments
    ///
    /// * `cycles` - Number of cycles to advance
    /// * `sync_signal` - Sync signal state (e.g., hblank, vblank)
    ///
    /// # Returns
    ///
    /// `true` if an IRQ was triggered, `false` otherwise
    pub fn tick(&mut self, cycles: u32, sync_signal: bool) -> bool {
        let mut irq_triggered = false;

        // Detect rising edge of sync signal (transition from false to true)
        let rising_edge = !self.last_sync && sync_signal;

        // Handle sync mode effects on rising edge
        if self.mode.sync_enable && rising_edge {
            match self.mode.sync_mode {
                1 | 2 => {
                    // Mode 1: Reset counter on sync (free-run, reset on blank)
                    // Mode 2: Reset counter on sync (count during blank)
                    self.counter = 0;
                }
                3 => {
                    // Mode 3: Latch on first sync edge, then free-run
                    self.sync_latched = true;
                }
                _ => {}
            }
        }

        // Update last_sync for next edge detection
        self.last_sync = sync_signal;

        for _ in 0..cycles {
            // Check if we should count based on sync mode
            let should_count = self.should_count(sync_signal);

            if should_count {
                self.counter = self.counter.wrapping_add(1);

                // Check target
                if self.counter == self.target {
                    self.reached_target = true;

                    if self.mode.irq_on_target {
                        self.trigger_irq();
                        irq_triggered = true;
                    }

                    if self.mode.reset_on_target {
                        self.counter = 0;
                    }
                }

                // Check max (0xFFFF)
                if self.counter == 0xFFFF {
                    self.reached_max = true;

                    if self.mode.irq_on_max {
                        self.trigger_irq();
                        irq_triggered = true;
                    }
                }
            }
        }

        irq_triggered
    }

    /// Determine if the timer should count based on sync mode
    ///
    /// # Arguments
    ///
    /// * `sync_signal` - The sync signal state
    ///
    /// # Returns
    ///
    /// `true` if the timer should increment, `false` otherwise
    ///
    /// # Sync Mode Behavior (per PSX-SPX)
    ///
    /// - Mode 0: Pause during sync (count when sync_signal is false)
    /// - Mode 1: Free-run (count always), reset on sync edge
    /// - Mode 2: Count during sync window (count when sync_signal is true)
    /// - Mode 3: Pause until first sync, then free-run (use sync_latched)
    ///
    /// Timer 2 special case: modes 0 and 3 halt counting entirely
    fn should_count(&self, sync_signal: bool) -> bool {
        if !self.mode.sync_enable {
            return true; // Free-run mode
        }

        // Timer 2 has special behavior
        if self.channel_id == 2 {
            // Timer 2: only modes 1 and 2 allow counting
            return matches!(self.mode.sync_mode, 1 | 2);
        }

        // Timer 0 and 1 sync mode behavior
        match self.mode.sync_mode {
            0 => !sync_signal,      // Pause during sync
            1 => true,              // Free-run (reset on edge handled in tick)
            2 => sync_signal,       // Count during sync window
            3 => self.sync_latched, // Pause until first sync edge
            _ => true,
        }
    }

    /// Trigger an IRQ
    ///
    /// Sets the IRQ flag if conditions are met (one-shot or repeat mode).
    fn trigger_irq(&mut self) {
        if !self.irq_flag || self.mode.irq_repeat {
            self.irq_flag = true;
            log::trace!("Timer {} IRQ triggered", self.channel_id);
        }
    }

    /// Check if IRQ is pending
    ///
    /// # Returns
    ///
    /// `true` if an interrupt is pending, `false` otherwise
    #[inline(always)]
    pub fn irq_pending(&self) -> bool {
        self.irq_flag
    }

    /// Acknowledge IRQ
    ///
    /// Clears the IRQ flag.
    pub fn ack_irq(&mut self) {
        self.irq_flag = false;
    }
}

/// Timer system managing all 3 timer channels
pub struct Timers {
    /// The 3 timer channels
    channels: [TimerChannel; 3],

    /// Accumulator for Timer 2 divide-by-8 mode
    timer2_div_accum: u32,
}

impl Timers {
    /// Create a new timer system
    ///
    /// Initializes all 3 timer channels.
    ///
    /// # Example
    ///
    /// ```
    /// use psrx::core::timer::Timers;
    ///
    /// let timers = Timers::new();
    /// ```
    pub fn new() -> Self {
        Self {
            channels: [
                TimerChannel::new(0),
                TimerChannel::new(1),
                TimerChannel::new(2),
            ],
            timer2_div_accum: 0,
        }
    }

    /// Get a reference to a timer channel
    ///
    /// # Arguments
    ///
    /// * `index` - Timer channel index (0-2)
    ///
    /// # Returns
    ///
    /// Reference to the requested timer channel
    #[inline(always)]
    pub fn channel(&self, index: usize) -> &TimerChannel {
        &self.channels[index]
    }

    /// Get a mutable reference to a timer channel
    ///
    /// # Arguments
    ///
    /// * `index` - Timer channel index (0-2)
    ///
    /// # Returns
    ///
    /// Mutable reference to the requested timer channel
    #[inline(always)]
    pub fn channel_mut(&mut self, index: usize) -> &mut TimerChannel {
        &mut self.channels[index]
    }

    /// Tick all timers
    ///
    /// Advances all timer channels based on their clock sources.
    ///
    /// # Arguments
    ///
    /// * `cycles` - Number of CPU cycles elapsed
    /// * `hblank` - Horizontal blank signal state
    /// * `vblank` - Vertical blank signal state
    ///
    /// # Returns
    ///
    /// Array of IRQ flags for each timer channel
    pub fn tick(&mut self, cycles: u32, hblank: bool, vblank: bool) -> [bool; 3] {
        let mut irqs = [false; 3];

        // Timer 0: System clock or pixel clock (simplified as system clock)
        irqs[0] = self.channels[0].tick(cycles, false);

        // Timer 1: System clock or hblank
        // Clock source determines pulse/count rate (HBlank vs system clock)
        // Sync signal is ALWAYS VBlank regardless of clock source
        // Check low bit (bit 8): values 1 and 3 both select HBlank mode
        let (timer1_cycles, timer1_sync) = if self.channels[1].mode.clock_source & 0x01 != 0 {
            (if hblank { 1 } else { 0 }, vblank)
        } else {
            (cycles, vblank)
        };
        irqs[1] = self.channels[1].tick(timer1_cycles, timer1_sync);

        // Timer 2: System clock or system/8
        // Use accumulator to avoid losing fractional cycles
        // Check high bit (bit 9): values 2 and 3 both select system/8 mode
        let timer2_cycles = if self.channels[2].mode.clock_source & 0x02 != 0 {
            self.timer2_div_accum += cycles;
            let whole = self.timer2_div_accum / 8;
            self.timer2_div_accum %= 8;
            whole
        } else {
            self.timer2_div_accum = 0;
            cycles
        };
        irqs[2] = self.channels[2].tick(timer2_cycles, false);

        irqs
    }

    /// Register timing events for timer overflow
    ///
    /// This should be called during system initialization to register timer
    /// timing events with the timing manager.
    ///
    /// # Arguments
    ///
    /// * `timing` - Timing event manager
    pub fn register_events(&mut self, timing: &mut super::timing::TimingEventManager) {
        const EVENT_NAMES: [&str; 3] = ["Timer0 Overflow", "Timer1 Overflow", "Timer2 Overflow"];

        for (i, event_name) in EVENT_NAMES.iter().enumerate() {
            self.channels[i].overflow_event = Some(timing.register_event(event_name));
            log::debug!("Timer {}: Registered overflow event", i);
        }

        log::info!("Timers: Timing events registered for all 3 channels");
    }

    /// Process timer timing events
    ///
    /// This should be called by System when timing events fire.
    /// Also handles rescheduling when mode/target changes occur.
    ///
    /// # Arguments
    ///
    /// * `timing` - Timing event manager
    /// * `triggered_events` - List of event handles that have fired
    pub fn process_events(
        &mut self,
        timing: &mut super::timing::TimingEventManager,
        triggered_events: &[EventHandle],
    ) {
        // Process fired overflow events
        for i in 0..3 {
            if let Some(handle) = self.channels[i].overflow_event {
                if triggered_events.contains(&handle) {
                    self.timer_overflow_callback(i, timing);
                }
            }
        }

        // Handle pending rescheduling (from mode/target writes)
        for i in 0..3 {
            if self.channels[i].needs_reschedule {
                self.channels[i].needs_reschedule = false;
                self.reschedule_timer(i, timing);
            }
        }
    }

    /// Timer overflow callback (called when overflow_event fires)
    ///
    /// Handles timer overflow and reschedules the next overflow event.
    ///
    /// # Arguments
    ///
    /// * `channel` - Timer channel index (0-2)
    /// * `timing` - Timing event manager
    fn timer_overflow_callback(
        &mut self,
        channel: usize,
        timing: &mut super::timing::TimingEventManager,
    ) {
        let ch = &mut self.channels[channel];

        // Reset counter to 0 if reset_on_target is enabled
        if ch.mode.reset_on_target {
            ch.counter = 0;
            ch.reached_target = true;
        } else {
            // Otherwise wrap around
            ch.counter = ch.counter.wrapping_add(1);
        }

        // Set interrupt flags
        if ch.mode.irq_on_target || ch.mode.irq_on_max {
            ch.interrupt_pending = true;
            ch.irq_flag = true;
        }

        log::trace!("Timer {}: Overflow event fired", channel);

        // Reschedule for next overflow
        self.reschedule_timer(channel, timing);
    }

    /// Reschedule timer overflow event
    ///
    /// Calculates when the next overflow will occur and schedules the event.
    ///
    /// # Arguments
    ///
    /// * `channel` - Timer channel index (0-2)
    /// * `timing` - Timing event manager
    fn reschedule_timer(&mut self, channel: usize, timing: &mut super::timing::TimingEventManager) {
        let ch = &self.channels[channel];

        // Get the event handle
        let Some(handle) = ch.overflow_event else {
            return;
        };

        // Determine the target value
        let target = if ch.mode.irq_on_target && ch.target > 0 {
            ch.target
        } else if ch.mode.irq_on_max {
            0xFFFF
        } else {
            // No interrupt conditions enabled, don't schedule
            timing.deactivate(handle);
            return;
        };

        // Calculate cycles until overflow
        let remaining = target.saturating_sub(ch.counter) as i32;
        if remaining <= 0 {
            // Already at or past target, schedule immediately
            timing.schedule(handle, 1);
            return;
        }

        // Get clock divider based on clock source
        let divider = self.get_clock_divider(channel);
        let cycles_until_overflow = remaining * divider;

        timing.schedule(handle, cycles_until_overflow);
        log::trace!(
            "Timer {}: Scheduled overflow in {} cycles (counter={}, target={}, divider={})",
            channel,
            cycles_until_overflow,
            ch.counter,
            target,
            divider
        );
    }

    /// Get clock divider for a timer channel
    ///
    /// Returns the number of CPU cycles per timer tick based on the clock source.
    ///
    /// # Arguments
    ///
    /// * `channel` - Timer channel index (0-2)
    ///
    /// # Returns
    ///
    /// Number of CPU cycles per timer tick
    fn get_clock_divider(&self, channel: usize) -> i32 {
        let ch = &self.channels[channel];

        match channel {
            0 => {
                // Timer 0: system clock or pixel clock
                if ch.mode.clock_source & 1 != 0 {
                    8 // Pixel clock (simplified, approximately 1/8 of CPU clock)
                } else {
                    1 // System clock
                }
            }
            1 => {
                // Timer 1: system clock or hblank
                if ch.mode.clock_source & 1 != 0 {
                    2146 // HBlank (cycles per scanline)
                } else {
                    1 // System clock
                }
            }
            2 => {
                // Timer 2: system clock or system clock / 8
                if ch.mode.clock_source & 2 != 0 {
                    8 // System clock / 8
                } else {
                    1 // System clock
                }
            }
            _ => 1,
        }
    }

    /// Poll timer interrupt flags
    ///
    /// Returns interrupt flags and clears them.
    /// Replaces the return value of tick() for event-driven timing.
    ///
    /// # Returns
    ///
    /// Array of 3 booleans indicating interrupt status for each timer
    pub fn poll_interrupts(&mut self) -> [bool; 3] {
        let mut irqs = [false; 3];

        for (i, irq) in irqs.iter_mut().enumerate() {
            *irq = self.channels[i].interrupt_pending;
            self.channels[i].interrupt_pending = false;
        }

        irqs
    }
}

impl Default for Timers {
    fn default() -> Self {
        Self::new()
    }
}

/// ⚠️ **UNUSED PREPARATORY CODE - NOT CURRENTLY INVOKED** ⚠️
///
/// This IODevice trait implementation for Timers is **dead code** that exists only for
/// future Phase 2 work. It is NOT used by any current code path.
///
/// **Current Implementation**: The Bus directly calls timer methods via
/// `timers.borrow_mut().channel_mut(n).read_mode()`, etc. This provides proper mutable
/// access and works correctly.
///
/// **Future Work (Phase 2+)**: When the Bus architecture is redesigned for trait-based
/// device routing, this implementation will be activated and the limitations below will
/// need to be addressed.
///
/// ## Timer Register Layout
///
/// The PlayStation has 3 timer channels, each with 3 registers:
/// - Offset 0x00, 0x10, 0x20: Counter value (16-bit, R/W)
/// - Offset 0x04, 0x14, 0x24: Mode register (16-bit, R/W)
/// - Offset 0x08, 0x18, 0x28: Target value (16-bit, R/W)
///
/// Address range: 0x1F801100 - 0x1F80112F (48 bytes total)
///
/// ## Known Limitations (To Be Fixed in Phase 2)
///
/// - **Mode register reads return 0**: The `read_mode()` method requires `&mut self` to
///   clear status flags, but the IODevice trait's `read_register()` only provides `&self`.
///   The current workaround returns 0 with a warning. This needs interior mutability
///   (RefCell/atomic types) or trait redesign to fix properly.
/// - **No runtime impact**: Since this implementation is unused, the limitation doesn't
///   affect emulation accuracy or behavior.
#[allow(dead_code)]
impl crate::core::memory::IODevice for Timers {
    fn address_range(&self) -> (u32, u32) {
        // Timer registers: 0x1F801100 - 0x1F80112F (3 timers × 16 bytes)
        (0x1F801100, 0x1F80112F)
    }

    fn read_register(&self, offset: u32) -> crate::core::error::Result<u32> {
        // Calculate which timer and which register
        let timer_index = ((offset / 0x10) & 0x03) as usize;
        let reg_offset = offset % 0x10;

        if timer_index >= 3 {
            log::warn!(
                "Invalid timer index {} at offset 0x{:02X}",
                timer_index,
                offset
            );
            return Ok(0);
        }

        match reg_offset {
            // Counter value (offset 0x00)
            0x00 => {
                let value = self.channel(timer_index).read_counter() as u32;
                log::trace!("TIMER{} counter read -> 0x{:04X}", timer_index, value);
                Ok(value)
            }

            // Mode register (offset 0x04)
            0x04 => {
                // Note: read_mode() requires &mut self due to flag clearing
                // This is a limitation of the trait design - we'll log a warning
                log::warn!(
                    "TIMER{} mode read via IODevice (requires mutable access)",
                    timer_index
                );
                Ok(0) // TODO: Need to handle this properly
            }

            // Target value (offset 0x08)
            0x08 => {
                let value = self.channel(timer_index).read_target() as u32;
                log::trace!("TIMER{} target read -> 0x{:04X}", timer_index, value);
                Ok(value)
            }

            // Invalid register offset
            _ => {
                log::warn!("Invalid timer register offset 0x{:02X}", reg_offset);
                Ok(0)
            }
        }
    }

    fn write_register(&mut self, offset: u32, value: u32) -> crate::core::error::Result<()> {
        // Calculate which timer and which register
        let timer_index = ((offset / 0x10) & 0x03) as usize;
        let reg_offset = offset % 0x10;

        if timer_index >= 3 {
            log::warn!(
                "Invalid timer index {} at offset 0x{:02X}",
                timer_index,
                offset
            );
            return Ok(());
        }

        let value16 = (value & 0xFFFF) as u16;

        match reg_offset {
            // Counter value (offset 0x00)
            0x00 => {
                log::trace!("TIMER{} counter write: 0x{:04X}", timer_index, value16);
                self.channel_mut(timer_index).write_counter(value16);
                Ok(())
            }

            // Mode register (offset 0x04)
            0x04 => {
                log::trace!("TIMER{} mode write: 0x{:04X}", timer_index, value16);
                self.channel_mut(timer_index).write_mode(value16);
                Ok(())
            }

            // Target value (offset 0x08)
            0x08 => {
                log::trace!("TIMER{} target write: 0x{:04X}", timer_index, value16);
                self.channel_mut(timer_index).write_target(value16);
                Ok(())
            }

            // Invalid register offset
            _ => {
                log::warn!(
                    "Invalid timer register write at offset 0x{:02X} = 0x{:08X}",
                    reg_offset,
                    value
                );
                Ok(())
            }
        }
    }

    fn name(&self) -> &str {
        "Timers"
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_timer_channel_default() {
        let timer = TimerChannel::new(0);
        assert_eq!(timer.read_counter(), 0);
        assert_eq!(timer.read_target(), 0);
        assert!(!timer.irq_pending());
    }

    #[test]
    fn test_timer_channel_ids() {
        for id in 0..3 {
            let timer = TimerChannel::new(id);
            assert_eq!(timer.channel_id, id);
        }
    }

    #[test]
    fn test_counter_read_write() {
        let mut timer = TimerChannel::new(0);
        timer.write_counter(0x1234);
        assert_eq!(timer.read_counter(), 0x1234);

        timer.write_counter(0xFFFF);
        assert_eq!(timer.read_counter(), 0xFFFF);

        timer.write_counter(0);
        assert_eq!(timer.read_counter(), 0);
    }

    #[test]
    fn test_target_read_write() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(0x5678);
        assert_eq!(timer.read_target(), 0x5678);

        timer.write_target(0xFFFF);
        assert_eq!(timer.read_target(), 0xFFFF);

        timer.write_target(0);
        assert_eq!(timer.read_target(), 0);
    }

    #[test]
    fn test_mode_register_serialization() {
        let mut timer = TimerChannel::new(0);

        // Write mode with all fields set
        let mode_value = 0x0001 // sync_enable
            | (0x03 << 1)       // sync_mode = 3
            | 0x0008            // reset_on_target
            | 0x0010            // irq_on_target
            | 0x0020            // irq_on_max
            | 0x0040            // irq_repeat
            | 0x0080            // irq_pulse_mode
            | (0x03 << 8); // clock_source = 3

        timer.write_mode(mode_value);

        assert!(timer.mode.sync_enable);
        assert_eq!(timer.mode.sync_mode, 3);
        assert!(timer.mode.reset_on_target);
        assert!(timer.mode.irq_on_target);
        assert!(timer.mode.irq_on_max);
        assert!(timer.mode.irq_repeat);
        assert!(timer.mode.irq_pulse_mode);
        assert_eq!(timer.mode.clock_source, 3);
    }

    #[test]
    fn test_mode_register_deserialization() {
        let mut timer = TimerChannel::new(0);

        timer.mode.sync_enable = true;
        timer.mode.sync_mode = 2;
        timer.mode.reset_on_target = true;
        timer.mode.irq_on_target = true;
        timer.mode.irq_on_max = false;
        timer.mode.irq_repeat = true;
        timer.mode.irq_pulse_mode = false;
        timer.mode.clock_source = 1;

        let mode_value = timer.read_mode();

        assert_eq!(mode_value & 0x0001, 0x0001); // sync_enable
        assert_eq!((mode_value >> 1) & 0x03, 2); // sync_mode
        assert_eq!(mode_value & 0x0008, 0x0008); // reset_on_target
        assert_eq!(mode_value & 0x0010, 0x0010); // irq_on_target
        assert_eq!(mode_value & 0x0020, 0); // irq_on_max
        assert_eq!(mode_value & 0x0040, 0x0040); // irq_repeat
        assert_eq!(mode_value & 0x0080, 0); // irq_pulse_mode
        assert_eq!((mode_value >> 8) & 0x03, 1); // clock_source
    }

    #[test]
    fn test_mode_write_resets_counter() {
        let mut timer = TimerChannel::new(0);
        timer.write_counter(0x1234);
        assert_eq!(timer.read_counter(), 0x1234);

        timer.write_mode(0x0000);
        assert_eq!(
            timer.read_counter(),
            0,
            "Writing mode should reset counter to 0"
        );
    }

    #[test]
    fn test_mode_write_clears_flags() {
        let mut timer = TimerChannel::new(0);

        // Manually set flags
        timer.irq_flag = true;
        timer.reached_target = true;
        timer.reached_max = true;

        timer.write_mode(0x0000);

        assert!(!timer.irq_flag, "Mode write should clear IRQ flag");
        assert!(
            !timer.reached_target,
            "Mode write should clear reached_target"
        );
        assert!(!timer.reached_max, "Mode write should clear reached_max");
    }

    #[test]
    fn test_mode_read_clears_flags() {
        let mut timer = TimerChannel::new(0);

        // Set flags
        timer.irq_flag = true;
        timer.reached_target = true;
        timer.reached_max = true;

        let mode_value = timer.read_mode();

        // Flags should be set in the returned value
        assert_eq!(
            mode_value & (1 << 10),
            1 << 10,
            "IRQ flag should be in read value"
        );
        assert_eq!(
            mode_value & (1 << 11),
            1 << 11,
            "Target flag should be in read value"
        );
        assert_eq!(
            mode_value & (1 << 12),
            1 << 12,
            "Max flag should be in read value"
        );

        // Flags should be cleared after read
        assert!(!timer.irq_flag, "Reading mode should clear IRQ flag");
        assert!(
            !timer.reached_target,
            "Reading mode should clear reached_target"
        );
        assert!(!timer.reached_max, "Reading mode should clear reached_max");
    }

    #[test]
    fn test_tick_increments_counter() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0000); // Free-run mode

        timer.tick(1, false);
        assert_eq!(timer.read_counter(), 1);

        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 6);
    }

    #[test]
    fn test_tick_target_reached() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(10);
        timer.write_mode(0x0010); // IRQ on target

        timer.tick(10, false);

        assert_eq!(timer.read_counter(), 10);
        assert!(timer.reached_target, "Should set reached_target flag");
        assert!(timer.irq_pending(), "Should trigger IRQ on target");
    }

    #[test]
    fn test_tick_max_reached() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0020); // IRQ on max
        timer.write_counter(0xFFFE);

        timer.tick(1, false);

        assert_eq!(timer.read_counter(), 0xFFFF);
        assert!(timer.reached_max, "Should set reached_max flag");
        assert!(timer.irq_pending(), "Should trigger IRQ on max");
    }

    #[test]
    fn test_reset_on_target() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(10);
        timer.write_mode(0x0008); // Reset on target

        timer.tick(10, false);
        assert_eq!(
            timer.read_counter(),
            0,
            "Counter should reset to 0 when target reached"
        );

        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 5);
    }

    #[test]
    fn test_counter_wrapping() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0000); // Free-run, no reset on target
        timer.write_counter(0xFFFF);

        timer.tick(1, false);
        // Counter wraps: 0xFFFF + 1 = 0, but doesn't trigger reached_max
        // because the check happens after increment (0 != 0xFFFF)
        assert_eq!(
            timer.read_counter(),
            0,
            "Counter should wrap to 0 after 0xFFFF"
        );
    }

    #[test]
    fn test_irq_one_shot_mode() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(10);
        timer.write_mode(0x0010); // IRQ on target, one-shot (bit 6 = 0)

        let irq1 = timer.tick(10, false);
        assert!(irq1, "Should trigger IRQ on first target hit");
        assert!(timer.irq_flag);

        // In one-shot mode, irq_flag stays set
        timer.write_counter(0);
        let old_flag = timer.irq_flag;
        timer.tick(10, false);

        // IRQ flag should not change (one-shot means no repeat)
        assert_eq!(
            timer.irq_flag, old_flag,
            "IRQ flag should remain set in one-shot mode"
        );
    }

    #[test]
    fn test_irq_repeat_mode() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(10);
        timer.write_mode(0x0050); // IRQ on target, repeat mode (bit 6 = 1)

        let irq1 = timer.tick(10, false);
        assert!(irq1, "Should trigger IRQ on first target hit");

        // Reset counter and tick again
        timer.write_counter(0);
        let irq2 = timer.tick(10, false);
        assert!(irq2, "Should trigger IRQ again in repeat mode");
    }

    #[test]
    fn test_sync_mode_0_pause_during_blank() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0001); // Sync enable, mode 0

        // Count when sync_signal is false
        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 5);

        // Pause when sync_signal is true
        timer.tick(5, true);
        assert_eq!(timer.read_counter(), 5, "Should pause counting during sync");

        // Resume when sync_signal is false again
        timer.tick(3, false);
        assert_eq!(timer.read_counter(), 8);
    }

    #[test]
    fn test_sync_mode_1_free_run_reset_on_edge() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0003); // Sync enable, mode 1

        // Free-run counting
        timer.tick(10, false);
        assert_eq!(timer.read_counter(), 10);

        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 15);

        // Reset on rising edge (false -> true), then counter increments
        timer.tick(1, true);
        // Reset happens first (counter = 0), then 1 cycle runs (counter = 1)
        assert_eq!(timer.read_counter(), 1, "Reset on edge, then increment");

        // Continue counting (no edge, true -> true)
        timer.tick(5, true);
        assert_eq!(timer.read_counter(), 6);
    }

    #[test]
    fn test_sync_mode_2_count_during_blank() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0005); // Sync enable, mode 2

        // Don't count when sync_signal is false
        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 0);

        // Count when sync_signal is true (rising edge resets, then counts)
        timer.tick(10, true);
        // Reset on edge (false -> true), then 10 cycles
        assert_eq!(timer.read_counter(), 10);

        // No edge (true -> true), continue counting
        timer.tick(5, true);
        assert_eq!(timer.read_counter(), 15);
    }

    #[test]
    fn test_sync_mode_3_latch_then_free_run() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0007); // Sync enable, mode 3

        // Paused until first sync
        timer.tick(10, false);
        assert_eq!(timer.read_counter(), 0, "Should be paused until first sync");

        // Latch on rising edge (false -> true)
        timer.tick(1, true);
        assert_eq!(
            timer.read_counter(),
            1,
            "Should start counting on sync edge"
        );
        assert!(timer.sync_latched);

        // Free-run after latch
        timer.tick(10, false);
        assert_eq!(timer.read_counter(), 11);

        timer.tick(5, true);
        assert_eq!(timer.read_counter(), 16);
    }

    #[test]
    fn test_timer2_sync_modes_halt() {
        let mut timer2 = TimerChannel::new(2);

        // Timer 2 sync mode 0: halt
        timer2.write_mode(0x0001); // Sync enable, mode 0
        timer2.tick(10, false);
        assert_eq!(
            timer2.read_counter(),
            0,
            "Timer 2 mode 0 should halt counting"
        );

        // Timer 2 sync mode 3: halt
        timer2.write_mode(0x0007); // Sync enable, mode 3
        timer2.tick(10, false);
        assert_eq!(
            timer2.read_counter(),
            0,
            "Timer 2 mode 3 should halt counting"
        );
    }

    #[test]
    fn test_timer2_sync_modes_free_run() {
        let mut timer2 = TimerChannel::new(2);

        // Timer 2 sync mode 1: free-run
        timer2.write_mode(0x0003); // Sync enable, mode 1
        timer2.tick(10, false);
        assert_eq!(timer2.read_counter(), 10, "Timer 2 mode 1 should free-run");

        // Timer 2 sync mode 2: free-run
        timer2.write_mode(0x0005); // Sync enable, mode 2
        timer2.tick(10, false);
        assert_eq!(timer2.read_counter(), 10, "Timer 2 mode 2 should free-run");
    }

    #[test]
    fn test_clock_source_timer0() {
        let timers = Timers::new();

        // Timer 0 source 0: system clock (divider = 1)
        assert_eq!(timers.get_clock_divider(0), 1);

        // Timer 0 source 1: pixel clock (divider = 8, simplified)
        let mut timer0 = TimerChannel::new(0);
        timer0.mode.clock_source = 1;
        let mut timers_with_pixel = Timers::new();
        timers_with_pixel.channels[0] = timer0;
        assert_eq!(timers_with_pixel.get_clock_divider(0), 8);
    }

    #[test]
    fn test_clock_source_timer1() {
        let timers = Timers::new();

        // Timer 1 source 0: system clock (divider = 1)
        assert_eq!(timers.get_clock_divider(1), 1);

        // Timer 1 source 1: hblank (divider = 2146)
        let mut timer1 = TimerChannel::new(1);
        timer1.mode.clock_source = 1;
        let mut timers_with_hblank = Timers::new();
        timers_with_hblank.channels[1] = timer1;
        assert_eq!(timers_with_hblank.get_clock_divider(1), 2146);
    }

    #[test]
    fn test_clock_source_timer2() {
        let timers = Timers::new();

        // Timer 2 source 0: system clock (divider = 1)
        assert_eq!(timers.get_clock_divider(2), 1);

        // Timer 2 source 2: system clock / 8 (divider = 8)
        let mut timer2 = TimerChannel::new(2);
        timer2.mode.clock_source = 2;
        let mut timers_with_div8 = Timers::new();
        timers_with_div8.channels[2] = timer2;
        assert_eq!(timers_with_div8.get_clock_divider(2), 8);
    }

    #[test]
    fn test_timers_tick_all_channels() {
        let mut timers = Timers::new();

        // Configure all timers to count freely
        timers.channel_mut(0).write_mode(0x0000);
        timers.channel_mut(1).write_mode(0x0000);
        timers.channel_mut(2).write_mode(0x0000);

        timers.tick(10, false, false);

        assert_eq!(timers.channel(0).read_counter(), 10);
        assert_eq!(timers.channel(1).read_counter(), 10);
        assert_eq!(timers.channel(2).read_counter(), 10);
    }

    #[test]
    fn test_timer1_hblank_clock_source() {
        let mut timers = Timers::new();

        // Timer 1 with hblank clock source (bit 8 = 1)
        timers.channel_mut(1).write_mode(0x0100); // clock_source = 1

        // When hblank is false, no ticks
        timers.tick(100, false, false);
        assert_eq!(timers.channel(1).read_counter(), 0);

        // When hblank is true, tick by 1 per call
        timers.tick(100, true, false);
        assert_eq!(timers.channel(1).read_counter(), 1);
    }

    #[test]
    fn test_timer1_vblank_sync_signal() {
        let mut timers = Timers::new();

        // Timer 1 with sync mode 0 (pause during sync)
        timers.channel_mut(1).write_mode(0x0001); // sync_enable = 1, mode = 0

        // Count when vblank is false
        timers.tick(10, false, false);
        assert_eq!(timers.channel(1).read_counter(), 10);

        // Pause when vblank is true
        timers.tick(10, false, true);
        assert_eq!(
            timers.channel(1).read_counter(),
            10,
            "Should pause during vblank"
        );
    }

    #[test]
    fn test_timer2_divide_by_8_accumulator() {
        let mut timers = Timers::new();

        // Timer 2 with system/8 clock source (bit 9 = 1)
        timers.channel_mut(2).write_mode(0x0200); // clock_source = 2

        // Tick by 7 cycles: accumulator = 7, counter = 0
        timers.tick(7, false, false);
        assert_eq!(timers.channel(2).read_counter(), 0);
        assert_eq!(timers.timer2_div_accum, 7);

        // Tick by 1 more cycle: accumulator = 0, counter = 1
        timers.tick(1, false, false);
        assert_eq!(timers.channel(2).read_counter(), 1);
        assert_eq!(timers.timer2_div_accum, 0);

        // Tick by 16 cycles: accumulator = 0, counter = 3
        timers.tick(16, false, false);
        assert_eq!(timers.channel(2).read_counter(), 3);
        assert_eq!(timers.timer2_div_accum, 0);
    }

    #[test]
    fn test_timer2_divide_by_8_fractional_cycles() {
        let mut timers = Timers::new();

        // Timer 2 with system/8 clock source
        timers.channel_mut(2).write_mode(0x0200);

        // Tick by 5 cycles repeatedly
        for _ in 0..8 {
            timers.tick(5, false, false);
        }

        // Total: 40 cycles = 5 timer increments
        assert_eq!(timers.channel(2).read_counter(), 5);
        assert_eq!(timers.timer2_div_accum, 0);
    }

    #[test]
    fn test_timer2_switch_clock_source_resets_accumulator() {
        let mut timers = Timers::new();

        // Start with divide-by-8
        timers.channel_mut(2).write_mode(0x0200);
        timers.tick(5, false, false);
        assert_eq!(timers.timer2_div_accum, 5);

        // Switch to system clock
        timers.channel_mut(2).write_mode(0x0000);
        timers.tick(10, false, false);

        // Accumulator should be reset to 0 when not in divide-by-8 mode
        assert_eq!(timers.timer2_div_accum, 0);
        assert_eq!(timers.channel(2).read_counter(), 10);
    }

    #[test]
    fn test_irq_ack() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(10);
        timer.write_mode(0x0010); // IRQ on target

        timer.tick(10, false);
        assert!(timer.irq_pending());

        timer.ack_irq();
        assert!(!timer.irq_pending(), "IRQ should be cleared after ack");
    }

    #[test]
    fn test_multiple_irq_conditions() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(0xFFFF);
        timer.write_mode(0x0030); // IRQ on both target and max
        timer.write_counter(0xFFFE);

        let irq = timer.tick(1, false);
        assert!(irq, "Should trigger IRQ when reaching 0xFFFF");
        assert!(timer.reached_target);
        assert!(timer.reached_max);
    }

    #[test]
    fn test_rising_edge_detection() {
        let mut timer = TimerChannel::new(0);
        timer.write_mode(0x0003); // Sync enable, mode 1 (reset on edge)

        // Count when sync is false
        timer.tick(5, false);
        assert_eq!(timer.read_counter(), 5);

        // Rising edge (false -> true) causes reset, then counts
        timer.tick(5, true);
        // Reset to 0, then increment by 5 = 5
        assert_eq!(timer.read_counter(), 5, "Reset on rising edge, then count");

        // No edge (true -> true), continue counting
        timer.tick(3, true);
        assert_eq!(timer.read_counter(), 8);

        // Falling edge (true -> false), then rising edge (false -> true)
        timer.tick(1, false);
        assert_eq!(timer.read_counter(), 9);

        timer.tick(1, true);
        // Reset on rising edge, then increment by 1
        assert_eq!(timer.read_counter(), 1, "Should reset on rising edge");
    }

    #[test]
    fn test_target_write_sets_reschedule_flag() {
        let mut timer = TimerChannel::new(0);
        assert!(!timer.needs_reschedule);

        timer.write_target(100);
        assert!(
            timer.needs_reschedule,
            "Writing target should set needs_reschedule"
        );
    }

    #[test]
    fn test_mode_write_sets_reschedule_flag() {
        let mut timer = TimerChannel::new(0);
        assert!(!timer.needs_reschedule);

        timer.write_mode(0x0010);
        assert!(
            timer.needs_reschedule,
            "Writing mode should set needs_reschedule"
        );
    }

    #[test]
    fn test_timers_default() {
        let timers = Timers::default();
        assert_eq!(timers.channel(0).read_counter(), 0);
        assert_eq!(timers.channel(1).read_counter(), 0);
        assert_eq!(timers.channel(2).read_counter(), 0);
    }

    #[test]
    fn test_timer_mode_default() {
        let mode = TimerMode::default();
        assert!(!mode.sync_enable);
        assert_eq!(mode.sync_mode, 0);
        assert!(!mode.reset_on_target);
        assert!(!mode.irq_on_target);
        assert!(!mode.irq_on_max);
        assert!(!mode.irq_repeat);
        assert!(!mode.irq_pulse_mode);
        assert_eq!(mode.clock_source, 0);
    }

    #[test]
    fn test_sync_mode_edge_cases() {
        let mut timer = TimerChannel::new(0);

        // Test that sync mode 3 latch is cleared on mode write
        timer.sync_latched = true;
        timer.write_mode(0x0007);
        assert!(!timer.sync_latched, "Mode write should clear sync_latched");
    }

    #[test]
    fn test_counter_and_target_at_zero() {
        let mut timer = TimerChannel::new(0);
        timer.write_target(0);
        timer.write_mode(0x0010); // IRQ on target

        // Counter starts at 0, target is 0, should immediately match
        assert_eq!(timer.read_counter(), 0);
        assert_eq!(timer.read_target(), 0);

        // First tick should not trigger (counter starts at 0, increments to 1)
        let irq = timer.tick(1, false);
        assert!(!irq, "Should not trigger when target is 0");
    }

    #[test]
    fn test_all_sync_modes_with_free_run() {
        let mut timer = TimerChannel::new(0);

        // Test all sync modes 0-3 with sync disabled (free-run)
        for mode in 0..=3 {
            timer.write_mode((mode << 1) as u16); // sync_enable = 0, sync_mode = mode
            timer.tick(10, false);
            assert_eq!(
                timer.read_counter(),
                10,
                "All sync modes should free-run when sync_enable = 0"
            );
        }
    }
}
