#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\va_math.vpi";
S_0000021376fcea30 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v00000213770559b0_0 .net "ADR_1_wire", 7 0, v0000021377052490_0;  1 drivers
v0000021377055230_0 .net "ADR_2_wire", 7 0, v0000021377052670_0;  1 drivers
v0000021377055b90_0 .net "ADR_3_wire", 7 0, v0000021377051d10_0;  1 drivers
v00000213770564f0_0 .net "RD1_wire", 7 0, v0000021377051a90_0;  1 drivers
v0000021377055370_0 .net "RD2_wire", 7 0, v0000021377053070_0;  1 drivers
v0000021377055d70_0 .var "clk", 0 0;
v0000021377056310_0 .net "opcode_out", 7 0, v0000021377053c50_0;  1 drivers
v0000021377055f50_0 .var "rst", 0 0;
S_0000021376e0c220 .scope module, "DUT" "processor" 2 14, 3 9 0, S_0000021376fcea30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "ADR_1_wire";
    .port_info 3 /OUTPUT 8 "ADR_2_wire";
    .port_info 4 /OUTPUT 8 "ADR_3_wire";
    .port_info 5 /OUTPUT 8 "RD1_wire";
    .port_info 6 /OUTPUT 8 "RD2_wire";
    .port_info 7 /OUTPUT 8 "opcode_out";
v0000021377052c10_0 .net "ADR_1_wire", 7 0, v0000021377052490_0;  alias, 1 drivers
v0000021377053d90_0 .net "ADR_2_wire", 7 0, v0000021377052670_0;  alias, 1 drivers
v0000021377052cb0_0 .net "ADR_3_wire", 7 0, v0000021377051d10_0;  alias, 1 drivers
v0000021377053e30_0 .net "ALU_sel_wire", 7 0, v00000213770534d0_0;  1 drivers
v0000021377052fd0_0 .net "IR_load_wire", 0 0, v00000213770519f0_0;  1 drivers
v0000021377053f70_0 .net "MAR_instruction_wire", 7 0, v0000021377051810_0;  1 drivers
v0000021377053610_0 .net "MAR_load_wire", 0 0, v0000021377053b10_0;  1 drivers
v0000021377053250_0 .net "PC_en_wire", 0 0, v00000213770539d0_0;  1 drivers
v0000021377055870_0 .net "PC_inc_wire", 0 0, v0000021377053570_0;  1 drivers
v0000021377055eb0_0 .net "PC_load_wire", 7 0, v00000213770520d0_0;  1 drivers
v0000021377054790_0 .net "PC_wire", 7 0, v00000213770536b0_0;  1 drivers
v0000021377054a10_0 .net "Path_Type_wire", 1 0, v00000213770527b0_0;  1 drivers
v0000021377054ab0_0 .net "RD1_wire", 7 0, v0000021377051a90_0;  alias, 1 drivers
v0000021377054830_0 .net "RD2_wire", 7 0, v0000021377053070_0;  alias, 1 drivers
v0000021377055910_0 .net "ReadyRegFlag_wire", 0 0, v0000021377043ea0_0;  1 drivers
L_00000213770902c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021377056630_0 .net/2u *"_ivl_0", 1 0, L_00000213770902c8;  1 drivers
v0000021377055190_0 .net *"_ivl_10", 0 0, L_00000213770730f0;  1 drivers
L_00000213770903a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021377056090_0 .net/2u *"_ivl_12", 7 0, L_00000213770903a0;  1 drivers
v0000021377055e10_0 .net *"_ivl_14", 7 0, L_0000021377073a50;  1 drivers
v0000021377054dd0_0 .net *"_ivl_16", 7 0, L_0000021377072790;  1 drivers
v00000213770545b0_0 .net *"_ivl_2", 0 0, L_00000213770737d0;  1 drivers
L_0000021377090310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021377054650_0 .net/2u *"_ivl_4", 1 0, L_0000021377090310;  1 drivers
v0000021377055730_0 .net *"_ivl_6", 0 0, L_0000021377071c50;  1 drivers
L_0000021377090358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021377054e70_0 .net/2u *"_ivl_8", 1 0, L_0000021377090358;  1 drivers
v00000213770546f0_0 .net "clk", 0 0, v0000021377055d70_0;  1 drivers
v00000213770548d0_0 .net "command_word_wire", 23 0, v0000021377044a80_0;  1 drivers
v00000213770563b0_0 .net "current_state_out_wire", 7 0, v0000021377052df0_0;  1 drivers
v0000021377054f10_0 .var "data_in", 7 0;
v0000021377054b50_0 .net "data_out", 7 0, v0000021377052030_0;  1 drivers
v00000213770543d0_0 .net "flag_wire", 6 0, v00000213770434a0_0;  1 drivers
v0000021377055c30_0 .net "mux_result_wire", 7 0, L_0000021377073eb0;  1 drivers
v00000213770550f0_0 .net "opcode_out", 7 0, v0000021377053c50_0;  alias, 1 drivers
v0000021377056450_0 .net "operation_result_wire", 7 0, v00000213770448a0_0;  1 drivers
v0000021377054fb0_0 .net "rd_en", 0 0, v0000021377052990_0;  1 drivers
v0000021377055050_0 .net "regReadEnable_wire", 0 0, v0000021377051950_0;  1 drivers
v0000021377055af0_0 .net "regWriteEnable_wire", 0 0, v00000213770531b0_0;  1 drivers
v0000021377055ff0_0 .net "rst", 0 0, v0000021377055f50_0;  1 drivers
v0000021377055550_0 .var "write_adress", 7 0;
v0000021377054d30_0 .net "write_data_wire", 7 0, v00000213770522b0_0;  1 drivers
o0000021376fddb48 .functor BUFZ 1, C4<z>; HiZ drive
v0000021377055cd0_0 .net "write_en", 0 0, o0000021376fddb48;  0 drivers
L_00000213770737d0 .cmp/eq 2, v00000213770527b0_0, L_00000213770902c8;
L_0000021377071c50 .cmp/eq 2, v00000213770527b0_0, L_0000021377090310;
L_00000213770730f0 .cmp/eq 2, v00000213770527b0_0, L_0000021377090358;
L_0000021377073a50 .functor MUXZ 8, L_00000213770903a0, v00000213770522b0_0, L_00000213770730f0, C4<>;
L_0000021377072790 .functor MUXZ 8, L_0000021377073a50, v0000021377051a90_0, L_0000021377071c50, C4<>;
L_0000021377073eb0 .functor MUXZ 8, L_0000021377072790, v00000213770448a0_0, L_00000213770737d0, C4<>;
S_0000021376e2ee70 .scope module, "ArithmeticLogicUnit" "ALU" 3 83, 4 32 0, S_0000021376e0c220;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "operation_result";
    .port_info 4 /INPUT 8 "ALU_sel";
    .port_info 5 /OUTPUT 7 "Flags";
P_0000021376e2e940 .param/l "ADD" 1 4 42, C4<00000110>;
P_0000021376e2e978 .param/l "DEC" 1 4 47, C4<00001011>;
P_0000021376e2e9b0 .param/l "DIV" 1 4 45, C4<00001001>;
P_0000021376e2e9e8 .param/l "INC" 1 4 46, C4<00001010>;
P_0000021376e2ea20 .param/l "L_AND" 1 4 51, C4<00001111>;
P_0000021376e2ea58 .param/l "L_NAND" 1 4 52, C4<00010000>;
P_0000021376e2ea90 .param/l "L_NOR" 1 4 53, C4<00010001>;
P_0000021376e2eac8 .param/l "L_NOT" 1 4 54, C4<00010010>;
P_0000021376e2eb00 .param/l "L_OR" 1 4 55, C4<00010011>;
P_0000021376e2eb38 .param/l "L_ROL" 1 4 58, C4<00010110>;
P_0000021376e2eb70 .param/l "L_ROR" 1 4 59, C4<00010111>;
P_0000021376e2eba8 .param/l "L_XNOR" 1 4 56, C4<00010100>;
P_0000021376e2ebe0 .param/l "L_XOR" 1 4 57, C4<00010101>;
P_0000021376e2ec18 .param/l "MOD" 1 4 48, C4<00001100>;
P_0000021376e2ec50 .param/l "MULT" 1 4 44, C4<00001000>;
P_0000021376e2ec88 .param/l "SL" 1 4 49, C4<00001101>;
P_0000021376e2ecc0 .param/l "SR" 1 4 50, C4<00001110>;
P_0000021376e2ecf8 .param/l "SUB" 1 4 43, C4<00000111>;
v0000021377044c60_0 .net "ALU_sel", 7 0, v00000213770534d0_0;  alias, 1 drivers
v00000213770434a0_0 .var "Flags", 6 0;
v0000021377045160_0 .net "add_carry", 0 0, L_000002137705a020;  1 drivers
v0000021377043c20_0 .net "add_result", 7 0, L_0000021377056b30;  1 drivers
v0000021377043a40_0 .net "and_result", 7 0, v000002137701daf0_0;  1 drivers
v0000021377044d00_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v0000021377044120_0 .net "dec_carry", 0 0, L_000002137706fab0;  1 drivers
v00000213770446c0_0 .net "decrement_result", 7 0, L_0000021377050cd0;  1 drivers
v0000021377044580_0 .net "div_rest", 7 0, v00000213770393a0_0;  1 drivers
v0000021377043540_0 .net "div_result", 7 0, v0000021377039620_0;  1 drivers
v0000021377044620_0 .net "inc_carry", 0 0, L_0000021377064580;  1 drivers
v0000021377043fe0_0 .net "increment_result", 7 0, L_0000021377050370;  1 drivers
v0000021377044760_0 .net "mod_result", 7 0, v000002137702c6d0_0;  1 drivers
v0000021377043d60_0 .net "mult_result", 7 0, v000002137703ce40_0;  1 drivers
v0000021377044800_0 .net "nand_result", 7 0, v0000021377040540_0;  1 drivers
v0000021377045200_0 .net "nor_result", 7 0, v0000021377040860_0;  1 drivers
v0000021377042c80_0 .net "not_result", 7 0, v000002137703f3c0_0;  1 drivers
v00000213770435e0_0 .net "operand1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v00000213770443a0_0 .net "operand2", 7 0, v0000021377053070_0;  alias, 1 drivers
v00000213770448a0_0 .var "operation_result", 7 0;
v0000021377044ee0_0 .net "or_result", 7 0, v000002137703f780_0;  1 drivers
v0000021377044080_0 .net "rol_result", 7 0, L_0000021377071f70;  1 drivers
v0000021377043e00_0 .net "ror_result", 7 0, L_0000021377073690;  1 drivers
v0000021377043680_0 .net "sl_result", 7 0, L_0000021377050eb0;  1 drivers
v0000021377043720_0 .net "sr_result", 7 0, L_0000021377051630;  1 drivers
v0000021377044940_0 .net "sub_carry", 0 0, L_000002137705a870;  1 drivers
v00000213770449e0_0 .net "sub_result", 7 0, L_0000021377051770;  1 drivers
v0000021377043b80_0 .net "xnor_result", 7 0, v0000021377042be0_0;  1 drivers
v00000213770437c0_0 .net "xor_result", 7 0, v0000021377044da0_0;  1 drivers
E_0000021376fa7f50 .event posedge, v0000021377044d00_0;
S_0000021376e2f000 .scope module, "adder" "full_adder8b" 4 62, 5 23 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000002137701e130_0 .net "c_outc", 0 0, L_000002137705a020;  alias, 1 drivers
v000002137701e9f0_0 .net "cin1", 0 0, L_0000021376f82310;  1 drivers
v000002137701d690_0 .net "csum", 7 0, L_0000021377056b30;  alias, 1 drivers
v000002137701eb30_0 .net "numf1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137701e450_0 .net "numf2", 7 0, v0000021377053070_0;  alias, 1 drivers
L_0000021377055690 .part v0000021377051a90_0, 0, 4;
L_00000213770566d0 .part v0000021377053070_0, 0, 4;
L_0000021377056b30 .concat8 [ 4 4 0 0], L_0000021377055a50, L_0000021377054330;
L_0000021377056bd0 .part v0000021377051a90_0, 4, 4;
L_0000021377056db0 .part v0000021377053070_0, 4, 4;
S_0000021376e27940 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_0000021376e2f000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377090088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021377016d90_0 .net "c_in", 0 0, L_0000021377090088;  1 drivers
v0000021377018910_0 .net "c_outc", 0 0, L_0000021376f82310;  alias, 1 drivers
v0000021377017bf0_0 .net "cin1", 0 0, L_0000021376f830a0;  1 drivers
v00000213770189b0_0 .net "cin2", 0 0, L_0000021376f82cb0;  1 drivers
v00000213770173d0_0 .net "cin3", 0 0, L_0000021376f828c0;  1 drivers
v0000021377016bb0_0 .net "csum", 3 0, L_0000021377055a50;  1 drivers
v0000021377017e70_0 .net "numf1", 3 0, L_0000021377055690;  1 drivers
v0000021377016e30_0 .net "numf2", 3 0, L_00000213770566d0;  1 drivers
L_0000021377054c90 .part L_0000021377055690, 0, 1;
L_00000213770552d0 .part L_00000213770566d0, 0, 1;
L_0000021377054bf0 .part L_0000021377055690, 1, 1;
L_0000021377055410 .part L_00000213770566d0, 1, 1;
L_00000213770541f0 .part L_0000021377055690, 2, 1;
L_0000021377056130 .part L_00000213770566d0, 2, 1;
L_0000021377055a50 .concat8 [ 1 1 1 1], L_0000021376f83650, L_0000021376f833b0, L_0000021376f82460, L_0000021376f824d0;
L_00000213770561d0 .part L_0000021377055690, 3, 1;
L_00000213770554b0 .part L_00000213770566d0, 3, 1;
S_0000021376e27ad0 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000021376e27940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f830a0 .functor OR 1, L_0000021376f82700, L_0000021376f83730, C4<0>, C4<0>;
v0000021376f8d510_0 .net "aux_out", 0 0, L_0000021376f83730;  1 drivers
v0000021376f8d5b0_0 .net "aux_out2", 0 0, L_0000021376f82700;  1 drivers
v0000021376f8d650_0 .net "aux_sum", 0 0, L_0000021376f83030;  1 drivers
v0000021376f8bdf0_0 .net "c_in", 0 0, L_0000021377090088;  alias, 1 drivers
v0000021376f8d6f0_0 .net "c_outc", 0 0, L_0000021376f830a0;  alias, 1 drivers
v0000021376f8d790_0 .net "csum", 0 0, L_0000021376f83650;  1 drivers
v0000021376f8c070_0 .net "numf1", 0 0, L_0000021377054c90;  1 drivers
v0000021376f8d830_0 .net "numf2", 0 0, L_00000213770552d0;  1 drivers
S_0000021376e20390 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376e27ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83030 .functor XOR 1, L_0000021377054c90, L_00000213770552d0, C4<0>, C4<0>;
L_0000021376f83730 .functor AND 1, L_0000021377054c90, L_00000213770552d0, C4<1>, C4<1>;
v0000021376f8d290_0 .net "c_out", 0 0, L_0000021376f83730;  alias, 1 drivers
v0000021376f8c2f0_0 .net "num1", 0 0, L_0000021377054c90;  alias, 1 drivers
v0000021376f8ced0_0 .net "num2", 0 0, L_00000213770552d0;  alias, 1 drivers
v0000021376f8cf70_0 .net "sum", 0 0, L_0000021376f83030;  alias, 1 drivers
S_0000021376e20520 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376e27ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83650 .functor XOR 1, L_0000021377090088, L_0000021376f83030, C4<0>, C4<0>;
L_0000021376f82700 .functor AND 1, L_0000021377090088, L_0000021376f83030, C4<1>, C4<1>;
v0000021376f8c570_0 .net "c_out", 0 0, L_0000021376f82700;  alias, 1 drivers
v0000021376f8d150_0 .net "num1", 0 0, L_0000021377090088;  alias, 1 drivers
v0000021376f8d010_0 .net "num2", 0 0, L_0000021376f83030;  alias, 1 drivers
v0000021376f8d0b0_0 .net "sum", 0 0, L_0000021376f83650;  alias, 1 drivers
S_0000021376e2aee0 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000021376e27940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f82cb0 .functor OR 1, L_0000021376f822a0, L_0000021376f82770, C4<0>, C4<0>;
v0000021376f8c4d0_0 .net "aux_out", 0 0, L_0000021376f82770;  1 drivers
v0000021376f8c6b0_0 .net "aux_out2", 0 0, L_0000021376f822a0;  1 drivers
v0000021376f8c610_0 .net "aux_sum", 0 0, L_0000021376f83340;  1 drivers
v0000021376f8c750_0 .net "c_in", 0 0, L_0000021376f830a0;  alias, 1 drivers
v0000021376f8c7f0_0 .net "c_outc", 0 0, L_0000021376f82cb0;  alias, 1 drivers
v0000021376f8c930_0 .net "csum", 0 0, L_0000021376f833b0;  1 drivers
v00000213770176f0_0 .net "numf1", 0 0, L_0000021377054bf0;  1 drivers
v0000021377017790_0 .net "numf2", 0 0, L_0000021377055410;  1 drivers
S_0000021376e2b070 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376e2aee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83340 .functor XOR 1, L_0000021377054bf0, L_0000021377055410, C4<0>, C4<0>;
L_0000021376f82770 .functor AND 1, L_0000021377054bf0, L_0000021377055410, C4<1>, C4<1>;
v0000021376f8d8d0_0 .net "c_out", 0 0, L_0000021376f82770;  alias, 1 drivers
v0000021376f8d970_0 .net "num1", 0 0, L_0000021377054bf0;  alias, 1 drivers
v0000021376f8da10_0 .net "num2", 0 0, L_0000021377055410;  alias, 1 drivers
v0000021376f8dab0_0 .net "sum", 0 0, L_0000021376f83340;  alias, 1 drivers
S_0000021376e0e5a0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376e2aee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f833b0 .functor XOR 1, L_0000021376f830a0, L_0000021376f83340, C4<0>, C4<0>;
L_0000021376f822a0 .functor AND 1, L_0000021376f830a0, L_0000021376f83340, C4<1>, C4<1>;
v0000021376f8db50_0 .net "c_out", 0 0, L_0000021376f822a0;  alias, 1 drivers
v0000021376f8c390_0 .net "num1", 0 0, L_0000021376f830a0;  alias, 1 drivers
v0000021376f8bcb0_0 .net "num2", 0 0, L_0000021376f83340;  alias, 1 drivers
v0000021376f8c430_0 .net "sum", 0 0, L_0000021376f833b0;  alias, 1 drivers
S_0000021376e0e730 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000021376e27940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f828c0 .functor OR 1, L_0000021376f82a10, L_0000021376f82e00, C4<0>, C4<0>;
v0000021377017a10_0 .net "aux_out", 0 0, L_0000021376f82e00;  1 drivers
v0000021377018050_0 .net "aux_out2", 0 0, L_0000021376f82a10;  1 drivers
v0000021377016b10_0 .net "aux_sum", 0 0, L_0000021376f83420;  1 drivers
v0000021377017ab0_0 .net "c_in", 0 0, L_0000021376f82cb0;  alias, 1 drivers
v00000213770180f0_0 .net "c_outc", 0 0, L_0000021376f828c0;  alias, 1 drivers
v0000021377018370_0 .net "csum", 0 0, L_0000021376f82460;  1 drivers
v0000021377017010_0 .net "numf1", 0 0, L_00000213770541f0;  1 drivers
v0000021377018410_0 .net "numf2", 0 0, L_0000021377056130;  1 drivers
S_0000021376e2d4b0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376e0e730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83420 .functor XOR 1, L_00000213770541f0, L_0000021377056130, C4<0>, C4<0>;
L_0000021376f82e00 .functor AND 1, L_00000213770541f0, L_0000021377056130, C4<1>, C4<1>;
v0000021377018190_0 .net "c_out", 0 0, L_0000021376f82e00;  alias, 1 drivers
v0000021377017dd0_0 .net "num1", 0 0, L_00000213770541f0;  alias, 1 drivers
v0000021377016c50_0 .net "num2", 0 0, L_0000021377056130;  alias, 1 drivers
v0000021377017f10_0 .net "sum", 0 0, L_0000021376f83420;  alias, 1 drivers
S_0000021376e2d640 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376e0e730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f82460 .functor XOR 1, L_0000021376f82cb0, L_0000021376f83420, C4<0>, C4<0>;
L_0000021376f82a10 .functor AND 1, L_0000021376f82cb0, L_0000021376f83420, C4<1>, C4<1>;
v0000021377017830_0 .net "c_out", 0 0, L_0000021376f82a10;  alias, 1 drivers
v0000021377017c90_0 .net "num1", 0 0, L_0000021376f82cb0;  alias, 1 drivers
v00000213770175b0_0 .net "num2", 0 0, L_0000021376f83420;  alias, 1 drivers
v0000021377016f70_0 .net "sum", 0 0, L_0000021376f82460;  alias, 1 drivers
S_0000021376e2bc10 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000021376e27940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f82310 .functor OR 1, L_0000021376f82e70, L_0000021376f831f0, C4<0>, C4<0>;
v00000213770187d0_0 .net "aux_out", 0 0, L_0000021376f831f0;  1 drivers
v00000213770184b0_0 .net "aux_out2", 0 0, L_0000021376f82e70;  1 drivers
v0000021377018550_0 .net "aux_sum", 0 0, L_0000021376f83110;  1 drivers
v0000021377017b50_0 .net "c_in", 0 0, L_0000021376f828c0;  alias, 1 drivers
v00000213770185f0_0 .net "c_outc", 0 0, L_0000021376f82310;  alias, 1 drivers
v0000021377018730_0 .net "csum", 0 0, L_0000021376f824d0;  1 drivers
v0000021377018870_0 .net "numf1", 0 0, L_00000213770561d0;  1 drivers
v0000021377017290_0 .net "numf2", 0 0, L_00000213770554b0;  1 drivers
S_0000021376e2bda0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376e2bc10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83110 .functor XOR 1, L_00000213770561d0, L_00000213770554b0, C4<0>, C4<0>;
L_0000021376f831f0 .functor AND 1, L_00000213770561d0, L_00000213770554b0, C4<1>, C4<1>;
v00000213770178d0_0 .net "c_out", 0 0, L_0000021376f831f0;  alias, 1 drivers
v0000021377017510_0 .net "num1", 0 0, L_00000213770561d0;  alias, 1 drivers
v0000021377017970_0 .net "num2", 0 0, L_00000213770554b0;  alias, 1 drivers
v0000021377018230_0 .net "sum", 0 0, L_0000021376f83110;  alias, 1 drivers
S_0000021376fd07d0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376e2bc10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f824d0 .functor XOR 1, L_0000021376f828c0, L_0000021376f83110, C4<0>, C4<0>;
L_0000021376f82e70 .functor AND 1, L_0000021376f828c0, L_0000021376f83110, C4<1>, C4<1>;
v0000021377017d30_0 .net "c_out", 0 0, L_0000021376f82e70;  alias, 1 drivers
v00000213770182d0_0 .net "num1", 0 0, L_0000021376f828c0;  alias, 1 drivers
v0000021377016cf0_0 .net "num2", 0 0, L_0000021376f83110;  alias, 1 drivers
v0000021377018690_0 .net "sum", 0 0, L_0000021376f824d0;  alias, 1 drivers
S_0000021376fd0fa0 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_0000021376e2f000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000002137701ce70_0 .net "c_in", 0 0, L_0000021376f82310;  alias, 1 drivers
v000002137701f210_0 .net "c_outc", 0 0, L_000002137705a020;  alias, 1 drivers
v000002137701cf10_0 .net "cin1", 0 0, L_0000021376f825b0;  1 drivers
v000002137701e630_0 .net "cin2", 0 0, L_0000021376f81c80;  1 drivers
v000002137701cb50_0 .net "cin3", 0 0, L_0000021376f83a40;  1 drivers
v000002137701e3b0_0 .net "csum", 3 0, L_0000021377054330;  1 drivers
v000002137701dcd0_0 .net "numf1", 3 0, L_0000021377056bd0;  1 drivers
v000002137701ea90_0 .net "numf2", 3 0, L_0000021377056db0;  1 drivers
L_0000021377056770 .part L_0000021377056bd0, 0, 1;
L_0000021377054010 .part L_0000021377056db0, 0, 1;
L_00000213770555f0 .part L_0000021377056bd0, 1, 1;
L_0000021377056270 .part L_0000021377056db0, 1, 1;
L_0000021377054290 .part L_0000021377056bd0, 2, 1;
L_00000213770540b0 .part L_0000021377056db0, 2, 1;
L_0000021377054330 .concat8 [ 1 1 1 1], L_0000021376f83490, L_0000021376f837a0, L_0000021376f838f0, L_0000021376f83960;
L_00000213770557d0 .part L_0000021377056bd0, 3, 1;
L_0000021377054510 .part L_0000021377056db0, 3, 1;
S_0000021376fd1130 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000021376fd0fa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f825b0 .functor OR 1, L_0000021376f82380, L_0000021376f82f50, C4<0>, C4<0>;
v000002137701a740_0 .net "aux_out", 0 0, L_0000021376f82f50;  1 drivers
v0000021377019700_0 .net "aux_out2", 0 0, L_0000021376f82380;  1 drivers
v0000021377019de0_0 .net "aux_sum", 0 0, L_0000021376f82930;  1 drivers
v0000021377018c60_0 .net "c_in", 0 0, L_0000021376f82310;  alias, 1 drivers
v0000021377018d00_0 .net "c_outc", 0 0, L_0000021376f825b0;  alias, 1 drivers
v0000021377019fc0_0 .net "csum", 0 0, L_0000021376f83490;  1 drivers
v000002137701a100_0 .net "numf1", 0 0, L_0000021377056770;  1 drivers
v000002137701a1a0_0 .net "numf2", 0 0, L_0000021377054010;  1 drivers
S_0000021376fd04b0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376fd1130;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f82930 .functor XOR 1, L_0000021377056770, L_0000021377054010, C4<0>, C4<0>;
L_0000021376f82f50 .functor AND 1, L_0000021377056770, L_0000021377054010, C4<1>, C4<1>;
v0000021377016ed0_0 .net "c_out", 0 0, L_0000021376f82f50;  alias, 1 drivers
v0000021377017fb0_0 .net "num1", 0 0, L_0000021377056770;  alias, 1 drivers
v00000213770170b0_0 .net "num2", 0 0, L_0000021377054010;  alias, 1 drivers
v00000213770171f0_0 .net "sum", 0 0, L_0000021376f82930;  alias, 1 drivers
S_0000021376fd0320 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376fd1130;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83490 .functor XOR 1, L_0000021376f82310, L_0000021376f82930, C4<0>, C4<0>;
L_0000021376f82380 .functor AND 1, L_0000021376f82310, L_0000021376f82930, C4<1>, C4<1>;
v0000021377017150_0 .net "c_out", 0 0, L_0000021376f82380;  alias, 1 drivers
v0000021377017330_0 .net "num1", 0 0, L_0000021376f82310;  alias, 1 drivers
v0000021377017470_0 .net "num2", 0 0, L_0000021376f82930;  alias, 1 drivers
v0000021377017650_0 .net "sum", 0 0, L_0000021376f83490;  alias, 1 drivers
S_0000021376fd0640 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000021376fd0fa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f81c80 .functor OR 1, L_0000021376f83810, L_0000021376f836c0, C4<0>, C4<0>;
v00000213770198e0_0 .net "aux_out", 0 0, L_0000021376f836c0;  1 drivers
v0000021377019520_0 .net "aux_out2", 0 0, L_0000021376f83810;  1 drivers
v00000213770197a0_0 .net "aux_sum", 0 0, L_0000021376f81eb0;  1 drivers
v000002137701a240_0 .net "c_in", 0 0, L_0000021376f825b0;  alias, 1 drivers
v0000021377018bc0_0 .net "c_outc", 0 0, L_0000021376f81c80;  alias, 1 drivers
v0000021377019980_0 .net "csum", 0 0, L_0000021376f837a0;  1 drivers
v0000021377019a20_0 .net "numf1", 0 0, L_00000213770555f0;  1 drivers
v0000021377018e40_0 .net "numf2", 0 0, L_0000021377056270;  1 drivers
S_0000021376fd0960 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376fd0640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f81eb0 .functor XOR 1, L_00000213770555f0, L_0000021377056270, C4<0>, C4<0>;
L_0000021376f836c0 .functor AND 1, L_00000213770555f0, L_0000021377056270, C4<1>, C4<1>;
v000002137701a920_0 .net "c_out", 0 0, L_0000021376f836c0;  alias, 1 drivers
v0000021377018b20_0 .net "num1", 0 0, L_00000213770555f0;  alias, 1 drivers
v000002137701a9c0_0 .net "num2", 0 0, L_0000021377056270;  alias, 1 drivers
v0000021377018da0_0 .net "sum", 0 0, L_0000021376f81eb0;  alias, 1 drivers
S_0000021376fd0af0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376fd0640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f837a0 .functor XOR 1, L_0000021376f825b0, L_0000021376f81eb0, C4<0>, C4<0>;
L_0000021376f83810 .functor AND 1, L_0000021376f825b0, L_0000021376f81eb0, C4<1>, C4<1>;
v000002137701a600_0 .net "c_out", 0 0, L_0000021376f83810;  alias, 1 drivers
v000002137701a880_0 .net "num1", 0 0, L_0000021376f825b0;  alias, 1 drivers
v0000021377019020_0 .net "num2", 0 0, L_0000021376f81eb0;  alias, 1 drivers
v0000021377019840_0 .net "sum", 0 0, L_0000021376f837a0;  alias, 1 drivers
S_0000021376fd0c80 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000021376fd0fa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021376f83a40 .functor OR 1, L_0000021376f83ab0, L_0000021376f839d0, C4<0>, C4<0>;
v000002137701a060_0 .net "aux_out", 0 0, L_0000021376f839d0;  1 drivers
v0000021377019200_0 .net "aux_out2", 0 0, L_0000021376f83ab0;  1 drivers
v00000213770193e0_0 .net "aux_sum", 0 0, L_0000021376f83b90;  1 drivers
v0000021377019ac0_0 .net "c_in", 0 0, L_0000021376f81c80;  alias, 1 drivers
v00000213770195c0_0 .net "c_outc", 0 0, L_0000021376f83a40;  alias, 1 drivers
v000002137701a4c0_0 .net "csum", 0 0, L_0000021376f838f0;  1 drivers
v0000021377019660_0 .net "numf1", 0 0, L_0000021377054290;  1 drivers
v000002137701a6a0_0 .net "numf2", 0 0, L_00000213770540b0;  1 drivers
S_0000021376fd0e10 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021376fd0c80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83b90 .functor XOR 1, L_0000021377054290, L_00000213770540b0, C4<0>, C4<0>;
L_0000021376f839d0 .functor AND 1, L_0000021377054290, L_00000213770540b0, C4<1>, C4<1>;
v0000021377018ee0_0 .net "c_out", 0 0, L_0000021376f839d0;  alias, 1 drivers
v00000213770192a0_0 .net "num1", 0 0, L_0000021377054290;  alias, 1 drivers
v000002137701a560_0 .net "num2", 0 0, L_00000213770540b0;  alias, 1 drivers
v0000021377018f80_0 .net "sum", 0 0, L_0000021376f83b90;  alias, 1 drivers
S_000002137701b490 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021376fd0c80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f838f0 .functor XOR 1, L_0000021376f81c80, L_0000021376f83b90, C4<0>, C4<0>;
L_0000021376f83ab0 .functor AND 1, L_0000021376f81c80, L_0000021376f83b90, C4<1>, C4<1>;
v0000021377019160_0 .net "c_out", 0 0, L_0000021376f83ab0;  alias, 1 drivers
v0000021377019340_0 .net "num1", 0 0, L_0000021376f81c80;  alias, 1 drivers
v00000213770190c0_0 .net "num2", 0 0, L_0000021376f83b90;  alias, 1 drivers
v0000021377019480_0 .net "sum", 0 0, L_0000021376f838f0;  alias, 1 drivers
S_000002137701acc0 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000021376fd0fa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705a020 .functor OR 1, L_0000021376eaad20, L_0000021376f83b20, C4<0>, C4<0>;
v000002137701a380_0 .net "aux_out", 0 0, L_0000021376f83b20;  1 drivers
v000002137701a420_0 .net "aux_out2", 0 0, L_0000021376eaad20;  1 drivers
v000002137701cfb0_0 .net "aux_sum", 0 0, L_0000021376f83880;  1 drivers
v000002137701dc30_0 .net "c_in", 0 0, L_0000021376f83a40;  alias, 1 drivers
v000002137701d050_0 .net "c_outc", 0 0, L_000002137705a020;  alias, 1 drivers
v000002137701d370_0 .net "csum", 0 0, L_0000021376f83960;  1 drivers
v000002137701e950_0 .net "numf1", 0 0, L_00000213770557d0;  1 drivers
v000002137701d870_0 .net "numf2", 0 0, L_0000021377054510;  1 drivers
S_000002137701bad0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137701acc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83880 .functor XOR 1, L_00000213770557d0, L_0000021377054510, C4<0>, C4<0>;
L_0000021376f83b20 .functor AND 1, L_00000213770557d0, L_0000021377054510, C4<1>, C4<1>;
v0000021377019b60_0 .net "c_out", 0 0, L_0000021376f83b20;  alias, 1 drivers
v0000021377019c00_0 .net "num1", 0 0, L_00000213770557d0;  alias, 1 drivers
v000002137701a7e0_0 .net "num2", 0 0, L_0000021377054510;  alias, 1 drivers
v0000021377019ca0_0 .net "sum", 0 0, L_0000021376f83880;  alias, 1 drivers
S_000002137701b300 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137701acc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021376f83960 .functor XOR 1, L_0000021376f83a40, L_0000021376f83880, C4<0>, C4<0>;
L_0000021376eaad20 .functor AND 1, L_0000021376f83a40, L_0000021376f83880, C4<1>, C4<1>;
v0000021377019d40_0 .net "c_out", 0 0, L_0000021376eaad20;  alias, 1 drivers
v000002137701a2e0_0 .net "num1", 0 0, L_0000021376f83a40;  alias, 1 drivers
v0000021377019e80_0 .net "num2", 0 0, L_0000021376f83880;  alias, 1 drivers
v0000021377019f20_0 .net "sum", 0 0, L_0000021376f83960;  alias, 1 drivers
S_000002137701c430 .scope module, "and_gate" "and8b" 4 124, 6 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137701eef0_0 .var/i "i", 31 0;
v000002137701f030_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137701d230_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v000002137701daf0_0 .var "result", 7 0;
v000002137701ebd0_0 .var "resultado", 7 0;
E_0000021376fa7e90 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v000002137701ebd0_0;
S_000002137701ae50 .scope module, "decrementor" "decrement8b" 4 85, 7 4 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v000002137702b870_0 .net "cout", 0 0, L_000002137706fab0;  alias, 1 drivers
v000002137702c4f0_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137702b4b0_0 .net "result", 7 0, L_0000021377050cd0;  alias, 1 drivers
S_000002137701c110 .scope module, "FULL_SUBTRACTOR8bDEC" "full_subtractor8b" 7 5, 8 23 0, S_000002137701ae50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000002137702c310_0 .net "c_outc", 0 0, L_000002137706fab0;  alias, 1 drivers
v000002137702c9f0_0 .net "cin1", 0 0, L_0000021377064430;  1 drivers
v000002137702be10_0 .net "csub", 7 0, L_0000021377050cd0;  alias, 1 drivers
v000002137702b730_0 .net "numf1", 7 0, v0000021377051a90_0;  alias, 1 drivers
L_00000213770901f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002137702b7d0_0 .net "numf2", 7 0, L_00000213770901f0;  1 drivers
L_0000021377050190 .part v0000021377051a90_0, 0, 4;
L_000002137704fd30 .part L_00000213770901f0, 0, 4;
L_0000021377050cd0 .concat8 [ 4 4 0 0], L_0000021377051450, L_0000021377051590;
L_0000021377050230 .part v0000021377051a90_0, 4, 4;
L_0000021377050d70 .part L_00000213770901f0, 4, 4;
S_000002137701b7b0 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_000002137701c110;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_00000213770901a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000213770201b0_0 .net "c_in", 0 0, L_00000213770901a8;  1 drivers
v000002137701fcb0_0 .net "c_outc", 0 0, L_0000021377064430;  alias, 1 drivers
v000002137701fd50_0 .net "cin1", 0 0, L_0000021377064510;  1 drivers
v000002137701ff30_0 .net "cin2", 0 0, L_0000021377065000;  1 drivers
v000002137701ffd0_0 .net "cin3", 0 0, L_0000021377065690;  1 drivers
v0000021377029070_0 .net "csub", 3 0, L_0000021377051450;  1 drivers
v00000213770291b0_0 .net "numf1", 3 0, L_0000021377050190;  1 drivers
v000002137702af10_0 .net "numf2", 3 0, L_000002137704fd30;  1 drivers
L_000002137704fab0 .part L_0000021377050190, 0, 1;
L_00000213770513b0 .part L_000002137704fd30, 0, 1;
L_000002137704fb50 .part L_0000021377050190, 1, 1;
L_0000021377050e10 .part L_000002137704fd30, 1, 1;
L_000002137704fbf0 .part L_0000021377050190, 2, 1;
L_00000213770507d0 .part L_000002137704fd30, 2, 1;
L_0000021377051450 .concat8 [ 1 1 1 1], L_00000213770642e0, L_0000021377065460, L_00000213770651c0, L_0000021377064e40;
L_0000021377050af0 .part L_0000021377050190, 3, 1;
L_0000021377050b90 .part L_000002137704fd30, 3, 1;
S_000002137701bc60 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000002137701b7b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064510 .functor OR 1, L_0000021377065230, L_0000021377063ef0, C4<0>, C4<0>;
v000002137701e1d0_0 .net "aux_out", 0 0, L_0000021377063ef0;  1 drivers
v000002137701d910_0 .net "aux_out2", 0 0, L_0000021377065230;  1 drivers
v000002137701d190_0 .net "aux_sub", 0 0, L_0000021377064d60;  1 drivers
v000002137701d2d0_0 .net "c_in", 0 0, L_00000213770901a8;  alias, 1 drivers
v000002137701f0d0_0 .net "c_outc", 0 0, L_0000021377064510;  alias, 1 drivers
v000002137701d4b0_0 .net "csub", 0 0, L_00000213770642e0;  1 drivers
v000002137701dd70_0 .net "numf1", 0 0, L_000002137704fab0;  1 drivers
v000002137701ec70_0 .net "numf2", 0 0, L_00000213770513b0;  1 drivers
S_000002137701b620 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137701bc60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064d60 .functor XOR 1, L_000002137704fab0, L_00000213770513b0, C4<0>, C4<0>;
L_0000021377063e80 .functor NOT 1, L_000002137704fab0, C4<0>, C4<0>, C4<0>;
L_0000021377063ef0 .functor AND 1, L_0000021377063e80, L_00000213770513b0, C4<1>, C4<1>;
v000002137701ed10_0 .net *"_ivl_2", 0 0, L_0000021377063e80;  1 drivers
v000002137701da50_0 .net "c_out", 0 0, L_0000021377063ef0;  alias, 1 drivers
v000002137701d550_0 .net "num1", 0 0, L_000002137704fab0;  alias, 1 drivers
v000002137701d410_0 .net "num2", 0 0, L_00000213770513b0;  alias, 1 drivers
v000002137701d0f0_0 .net "sub", 0 0, L_0000021377064d60;  alias, 1 drivers
S_000002137701c5c0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137701bc60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770642e0 .functor XOR 1, L_0000021377064d60, L_00000213770901a8, C4<0>, C4<0>;
L_0000021377064ba0 .functor NOT 1, L_0000021377064d60, C4<0>, C4<0>, C4<0>;
L_0000021377065230 .functor AND 1, L_0000021377064ba0, L_00000213770901a8, C4<1>, C4<1>;
v000002137701e4f0_0 .net *"_ivl_2", 0 0, L_0000021377064ba0;  1 drivers
v000002137701cd30_0 .net "c_out", 0 0, L_0000021377065230;  alias, 1 drivers
v000002137701e6d0_0 .net "num1", 0 0, L_0000021377064d60;  alias, 1 drivers
v000002137701e590_0 .net "num2", 0 0, L_00000213770901a8;  alias, 1 drivers
v000002137701ef90_0 .net "sub", 0 0, L_00000213770642e0;  alias, 1 drivers
S_000002137701ab30 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000002137701b7b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377065000 .functor OR 1, L_00000213770655b0, L_00000213770640b0, C4<0>, C4<0>;
v000002137701de10_0 .net "aux_out", 0 0, L_00000213770640b0;  1 drivers
v000002137701cc90_0 .net "aux_out2", 0 0, L_00000213770655b0;  1 drivers
v000002137701d7d0_0 .net "aux_sub", 0 0, L_00000213770646d0;  1 drivers
v000002137701d9b0_0 .net "c_in", 0 0, L_0000021377064510;  alias, 1 drivers
v000002137701df50_0 .net "c_outc", 0 0, L_0000021377065000;  alias, 1 drivers
v000002137701ee50_0 .net "csub", 0 0, L_0000021377065460;  1 drivers
v000002137701deb0_0 .net "numf1", 0 0, L_000002137704fb50;  1 drivers
v000002137701dff0_0 .net "numf2", 0 0, L_0000021377050e10;  1 drivers
S_000002137701b940 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137701ab30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770646d0 .functor XOR 1, L_000002137704fb50, L_0000021377050e10, C4<0>, C4<0>;
L_0000021377065310 .functor NOT 1, L_000002137704fb50, C4<0>, C4<0>, C4<0>;
L_00000213770640b0 .functor AND 1, L_0000021377065310, L_0000021377050e10, C4<1>, C4<1>;
v000002137701edb0_0 .net *"_ivl_2", 0 0, L_0000021377065310;  1 drivers
v000002137701cbf0_0 .net "c_out", 0 0, L_00000213770640b0;  alias, 1 drivers
v000002137701e770_0 .net "num1", 0 0, L_000002137704fb50;  alias, 1 drivers
v000002137701e270_0 .net "num2", 0 0, L_0000021377050e10;  alias, 1 drivers
v000002137701f170_0 .net "sub", 0 0, L_00000213770646d0;  alias, 1 drivers
S_000002137701bdf0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137701ab30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377065460 .functor XOR 1, L_00000213770646d0, L_0000021377064510, C4<0>, C4<0>;
L_0000021377064120 .functor NOT 1, L_00000213770646d0, C4<0>, C4<0>, C4<0>;
L_00000213770655b0 .functor AND 1, L_0000021377064120, L_0000021377064510, C4<1>, C4<1>;
v000002137701db90_0 .net *"_ivl_2", 0 0, L_0000021377064120;  1 drivers
v000002137701d5f0_0 .net "c_out", 0 0, L_00000213770655b0;  alias, 1 drivers
v000002137701d730_0 .net "num1", 0 0, L_00000213770646d0;  alias, 1 drivers
v000002137701e810_0 .net "num2", 0 0, L_0000021377064510;  alias, 1 drivers
v000002137701f2b0_0 .net "sub", 0 0, L_0000021377065460;  alias, 1 drivers
S_000002137701bf80 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000002137701b7b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377065690 .functor OR 1, L_00000213770649e0, L_00000213770645f0, C4<0>, C4<0>;
v0000021377020250_0 .net "aux_out", 0 0, L_00000213770645f0;  1 drivers
v00000213770204d0_0 .net "aux_out2", 0 0, L_00000213770649e0;  1 drivers
v00000213770206b0_0 .net "aux_sub", 0 0, L_0000021377064190;  1 drivers
v00000213770209d0_0 .net "c_in", 0 0, L_0000021377065000;  alias, 1 drivers
v000002137701fad0_0 .net "c_outc", 0 0, L_0000021377065690;  alias, 1 drivers
v000002137701fe90_0 .net "csub", 0 0, L_00000213770651c0;  1 drivers
v0000021377020570_0 .net "numf1", 0 0, L_000002137704fbf0;  1 drivers
v0000021377020610_0 .net "numf2", 0 0, L_00000213770507d0;  1 drivers
S_000002137701afe0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137701bf80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064190 .functor XOR 1, L_000002137704fbf0, L_00000213770507d0, C4<0>, C4<0>;
L_0000021377065380 .functor NOT 1, L_000002137704fbf0, C4<0>, C4<0>, C4<0>;
L_00000213770645f0 .functor AND 1, L_0000021377065380, L_00000213770507d0, C4<1>, C4<1>;
v000002137701cdd0_0 .net *"_ivl_2", 0 0, L_0000021377065380;  1 drivers
v000002137701e090_0 .net "c_out", 0 0, L_00000213770645f0;  alias, 1 drivers
v000002137701e8b0_0 .net "num1", 0 0, L_000002137704fbf0;  alias, 1 drivers
v000002137701e310_0 .net "num2", 0 0, L_00000213770507d0;  alias, 1 drivers
v0000021377020390_0 .net "sub", 0 0, L_0000021377064190;  alias, 1 drivers
S_000002137701b170 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137701bf80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770651c0 .functor XOR 1, L_0000021377064190, L_0000021377065000, C4<0>, C4<0>;
L_0000021377064740 .functor NOT 1, L_0000021377064190, C4<0>, C4<0>, C4<0>;
L_00000213770649e0 .functor AND 1, L_0000021377064740, L_0000021377065000, C4<1>, C4<1>;
v0000021377020070_0 .net *"_ivl_2", 0 0, L_0000021377064740;  1 drivers
v00000213770202f0_0 .net "c_out", 0 0, L_00000213770649e0;  alias, 1 drivers
v0000021377020890_0 .net "num1", 0 0, L_0000021377064190;  alias, 1 drivers
v0000021377020930_0 .net "num2", 0 0, L_0000021377065000;  alias, 1 drivers
v0000021377020430_0 .net "sub", 0 0, L_00000213770651c0;  alias, 1 drivers
S_000002137701c750 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000002137701b7b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064430 .functor OR 1, L_0000021377064a50, L_0000021377064dd0, C4<0>, C4<0>;
v000002137701f3f0_0 .net "aux_out", 0 0, L_0000021377064dd0;  1 drivers
v000002137701f710_0 .net "aux_out2", 0 0, L_0000021377064a50;  1 drivers
v000002137701f490_0 .net "aux_sub", 0 0, L_00000213770644a0;  1 drivers
v000002137701f850_0 .net "c_in", 0 0, L_0000021377065690;  alias, 1 drivers
v000002137701f5d0_0 .net "c_outc", 0 0, L_0000021377064430;  alias, 1 drivers
v000002137701f8f0_0 .net "csub", 0 0, L_0000021377064e40;  1 drivers
v000002137701fb70_0 .net "numf1", 0 0, L_0000021377050af0;  1 drivers
v000002137701fc10_0 .net "numf2", 0 0, L_0000021377050b90;  1 drivers
S_000002137701c2a0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137701c750;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770644a0 .functor XOR 1, L_0000021377050af0, L_0000021377050b90, C4<0>, C4<0>;
L_0000021377064f90 .functor NOT 1, L_0000021377050af0, C4<0>, C4<0>, C4<0>;
L_0000021377064dd0 .functor AND 1, L_0000021377064f90, L_0000021377050b90, C4<1>, C4<1>;
v000002137701f990_0 .net *"_ivl_2", 0 0, L_0000021377064f90;  1 drivers
v000002137701fa30_0 .net "c_out", 0 0, L_0000021377064dd0;  alias, 1 drivers
v000002137701f670_0 .net "num1", 0 0, L_0000021377050af0;  alias, 1 drivers
v000002137701fdf0_0 .net "num2", 0 0, L_0000021377050b90;  alias, 1 drivers
v0000021377020750_0 .net "sub", 0 0, L_00000213770644a0;  alias, 1 drivers
S_000002137701c8e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137701c750;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064e40 .functor XOR 1, L_00000213770644a0, L_0000021377065690, C4<0>, C4<0>;
L_00000213770654d0 .functor NOT 1, L_00000213770644a0, C4<0>, C4<0>, C4<0>;
L_0000021377064a50 .functor AND 1, L_00000213770654d0, L_0000021377065690, C4<1>, C4<1>;
v0000021377020110_0 .net *"_ivl_2", 0 0, L_00000213770654d0;  1 drivers
v000002137701f7b0_0 .net "c_out", 0 0, L_0000021377064a50;  alias, 1 drivers
v00000213770207f0_0 .net "num1", 0 0, L_00000213770644a0;  alias, 1 drivers
v000002137701f350_0 .net "num2", 0 0, L_0000021377065690;  alias, 1 drivers
v000002137701f530_0 .net "sub", 0 0, L_0000021377064e40;  alias, 1 drivers
S_000002137702e470 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_000002137701c110;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000002137702b690_0 .net "c_in", 0 0, L_0000021377064430;  alias, 1 drivers
v000002137702beb0_0 .net "c_outc", 0 0, L_000002137706fab0;  alias, 1 drivers
v000002137702baf0_0 .net "cin1", 0 0, L_0000021377064820;  1 drivers
v000002137702c130_0 .net "cin2", 0 0, L_0000021377065930;  1 drivers
v000002137702c3b0_0 .net "cin3", 0 0, L_0000021377070df0;  1 drivers
v000002137702c450_0 .net "csub", 3 0, L_0000021377051590;  1 drivers
v000002137702bd70_0 .net "numf1", 3 0, L_0000021377050230;  1 drivers
v000002137702bf50_0 .net "numf2", 3 0, L_0000021377050d70;  1 drivers
L_00000213770504b0 .part L_0000021377050230, 0, 1;
L_000002137704f1f0 .part L_0000021377050d70, 0, 1;
L_00000213770516d0 .part L_0000021377050230, 1, 1;
L_000002137704fdd0 .part L_0000021377050d70, 1, 1;
L_000002137704fe70 .part L_0000021377050230, 2, 1;
L_0000021377051130 .part L_0000021377050d70, 2, 1;
L_0000021377051590 .concat8 [ 1 1 1 1], L_0000021377065700, L_0000021377063be0, L_00000213770657e0, L_0000021377070a70;
L_00000213770500f0 .part L_0000021377050230, 3, 1;
L_000002137704f150 .part L_0000021377050d70, 3, 1;
S_000002137702d7f0 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000002137702e470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064820 .functor OR 1, L_0000021377064350, L_00000213770647b0, C4<0>, C4<0>;
v000002137702aa10_0 .net "aux_out", 0 0, L_00000213770647b0;  1 drivers
v000002137702add0_0 .net "aux_out2", 0 0, L_0000021377064350;  1 drivers
v000002137702b0f0_0 .net "aux_sub", 0 0, L_0000021377064200;  1 drivers
v0000021377029110_0 .net "c_in", 0 0, L_0000021377064430;  alias, 1 drivers
v0000021377028f30_0 .net "c_outc", 0 0, L_0000021377064820;  alias, 1 drivers
v000002137702a650_0 .net "csub", 0 0, L_0000021377065700;  1 drivers
v000002137702a790_0 .net "numf1", 0 0, L_00000213770504b0;  1 drivers
v0000021377029930_0 .net "numf2", 0 0, L_000002137704f1f0;  1 drivers
S_000002137702d980 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137702d7f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064200 .functor XOR 1, L_00000213770504b0, L_000002137704f1f0, C4<0>, C4<0>;
L_0000021377064f20 .functor NOT 1, L_00000213770504b0, C4<0>, C4<0>, C4<0>;
L_00000213770647b0 .functor AND 1, L_0000021377064f20, L_000002137704f1f0, C4<1>, C4<1>;
v000002137702a6f0_0 .net *"_ivl_2", 0 0, L_0000021377064f20;  1 drivers
v0000021377029ed0_0 .net "c_out", 0 0, L_00000213770647b0;  alias, 1 drivers
v0000021377029890_0 .net "num1", 0 0, L_00000213770504b0;  alias, 1 drivers
v000002137702a830_0 .net "num2", 0 0, L_000002137704f1f0;  alias, 1 drivers
v000002137702a8d0_0 .net "sub", 0 0, L_0000021377064200;  alias, 1 drivers
S_000002137702de30 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137702d7f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377065700 .functor XOR 1, L_0000021377064200, L_0000021377064430, C4<0>, C4<0>;
L_0000021377064c10 .functor NOT 1, L_0000021377064200, C4<0>, C4<0>, C4<0>;
L_0000021377064350 .functor AND 1, L_0000021377064c10, L_0000021377064430, C4<1>, C4<1>;
v000002137702a510_0 .net *"_ivl_2", 0 0, L_0000021377064c10;  1 drivers
v000002137702b050_0 .net "c_out", 0 0, L_0000021377064350;  alias, 1 drivers
v000002137702b190_0 .net "num1", 0 0, L_0000021377064200;  alias, 1 drivers
v0000021377028e90_0 .net "num2", 0 0, L_0000021377064430;  alias, 1 drivers
v0000021377028c10_0 .net "sub", 0 0, L_0000021377065700;  alias, 1 drivers
S_000002137702d660 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000002137702e470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377065930 .functor OR 1, L_0000021377065a80, L_0000021377064970, C4<0>, C4<0>;
v00000213770292f0_0 .net "aux_out", 0 0, L_0000021377064970;  1 drivers
v000002137702b230_0 .net "aux_out2", 0 0, L_0000021377065a80;  1 drivers
v0000021377029390_0 .net "aux_sub", 0 0, L_0000021377064890;  1 drivers
v0000021377028b70_0 .net "c_in", 0 0, L_0000021377064820;  alias, 1 drivers
v000002137702a3d0_0 .net "c_outc", 0 0, L_0000021377065930;  alias, 1 drivers
v0000021377029cf0_0 .net "csub", 0 0, L_0000021377063be0;  1 drivers
v000002137702a010_0 .net "numf1", 0 0, L_00000213770516d0;  1 drivers
v000002137702afb0_0 .net "numf2", 0 0, L_000002137704fdd0;  1 drivers
S_000002137702e920 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137702d660;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064890 .functor XOR 1, L_00000213770516d0, L_000002137704fdd0, C4<0>, C4<0>;
L_0000021377065070 .functor NOT 1, L_00000213770516d0, C4<0>, C4<0>, C4<0>;
L_0000021377064970 .functor AND 1, L_0000021377065070, L_000002137704fdd0, C4<1>, C4<1>;
v0000021377029b10_0 .net *"_ivl_2", 0 0, L_0000021377065070;  1 drivers
v0000021377029250_0 .net "c_out", 0 0, L_0000021377064970;  alias, 1 drivers
v0000021377029e30_0 .net "num1", 0 0, L_00000213770516d0;  alias, 1 drivers
v0000021377029c50_0 .net "num2", 0 0, L_000002137704fdd0;  alias, 1 drivers
v0000021377028d50_0 .net "sub", 0 0, L_0000021377064890;  alias, 1 drivers
S_000002137702e600 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137702d660;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063be0 .functor XOR 1, L_0000021377064890, L_0000021377064820, C4<0>, C4<0>;
L_0000021377065850 .functor NOT 1, L_0000021377064890, C4<0>, C4<0>, C4<0>;
L_0000021377065a80 .functor AND 1, L_0000021377065850, L_0000021377064820, C4<1>, C4<1>;
v0000021377028fd0_0 .net *"_ivl_2", 0 0, L_0000021377065850;  1 drivers
v000002137702ae70_0 .net "c_out", 0 0, L_0000021377065a80;  alias, 1 drivers
v000002137702a970_0 .net "num1", 0 0, L_0000021377064890;  alias, 1 drivers
v000002137702aab0_0 .net "num2", 0 0, L_0000021377064820;  alias, 1 drivers
v00000213770299d0_0 .net "sub", 0 0, L_0000021377063be0;  alias, 1 drivers
S_000002137702dca0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000002137702e470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377070df0 .functor OR 1, L_0000021377070bc0, L_0000021377065a10, C4<0>, C4<0>;
v0000021377029f70_0 .net "aux_out", 0 0, L_0000021377065a10;  1 drivers
v000002137702b2d0_0 .net "aux_out2", 0 0, L_0000021377070bc0;  1 drivers
v00000213770296b0_0 .net "aux_sub", 0 0, L_00000213770659a0;  1 drivers
v000002137702ad30_0 .net "c_in", 0 0, L_0000021377065930;  alias, 1 drivers
v0000021377029610_0 .net "c_outc", 0 0, L_0000021377070df0;  alias, 1 drivers
v000002137702a0b0_0 .net "csub", 0 0, L_00000213770657e0;  1 drivers
v000002137702a5b0_0 .net "numf1", 0 0, L_000002137704fe70;  1 drivers
v0000021377029bb0_0 .net "numf2", 0 0, L_0000021377051130;  1 drivers
S_000002137702d340 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137702dca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770659a0 .functor XOR 1, L_000002137704fe70, L_0000021377051130, C4<0>, C4<0>;
L_00000213770658c0 .functor NOT 1, L_000002137704fe70, C4<0>, C4<0>, C4<0>;
L_0000021377065a10 .functor AND 1, L_00000213770658c0, L_0000021377051130, C4<1>, C4<1>;
v00000213770294d0_0 .net *"_ivl_2", 0 0, L_00000213770658c0;  1 drivers
v000002137702ab50_0 .net "c_out", 0 0, L_0000021377065a10;  alias, 1 drivers
v0000021377029a70_0 .net "num1", 0 0, L_000002137704fe70;  alias, 1 drivers
v00000213770297f0_0 .net "num2", 0 0, L_0000021377051130;  alias, 1 drivers
v0000021377029430_0 .net "sub", 0 0, L_00000213770659a0;  alias, 1 drivers
S_000002137702d020 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137702dca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770657e0 .functor XOR 1, L_00000213770659a0, L_0000021377065930, C4<0>, C4<0>;
L_0000021377065770 .functor NOT 1, L_00000213770659a0, C4<0>, C4<0>, C4<0>;
L_0000021377070bc0 .functor AND 1, L_0000021377065770, L_0000021377065930, C4<1>, C4<1>;
v000002137702ac90_0 .net *"_ivl_2", 0 0, L_0000021377065770;  1 drivers
v0000021377028df0_0 .net "c_out", 0 0, L_0000021377070bc0;  alias, 1 drivers
v000002137702a470_0 .net "num1", 0 0, L_00000213770659a0;  alias, 1 drivers
v000002137702abf0_0 .net "num2", 0 0, L_0000021377065930;  alias, 1 drivers
v0000021377029570_0 .net "sub", 0 0, L_00000213770657e0;  alias, 1 drivers
S_000002137702cb70 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000002137702e470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137706fab0 .functor OR 1, L_000002137706f9d0, L_0000021377071170, C4<0>, C4<0>;
v000002137702c810_0 .net "aux_out", 0 0, L_0000021377071170;  1 drivers
v000002137702bc30_0 .net "aux_out2", 0 0, L_000002137706f9d0;  1 drivers
v000002137702b910_0 .net "aux_sub", 0 0, L_0000021377070220;  1 drivers
v000002137702b550_0 .net "c_in", 0 0, L_0000021377070df0;  alias, 1 drivers
v000002137702c770_0 .net "c_outc", 0 0, L_000002137706fab0;  alias, 1 drivers
v000002137702b5f0_0 .net "csub", 0 0, L_0000021377070a70;  1 drivers
v000002137702bff0_0 .net "numf1", 0 0, L_00000213770500f0;  1 drivers
v000002137702c950_0 .net "numf2", 0 0, L_000002137704f150;  1 drivers
S_000002137702e790 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137702cb70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377070220 .functor XOR 1, L_00000213770500f0, L_000002137704f150, C4<0>, C4<0>;
L_0000021377071090 .functor NOT 1, L_00000213770500f0, C4<0>, C4<0>, C4<0>;
L_0000021377071170 .functor AND 1, L_0000021377071090, L_000002137704f150, C4<1>, C4<1>;
v0000021377028cb0_0 .net *"_ivl_2", 0 0, L_0000021377071090;  1 drivers
v0000021377029750_0 .net "c_out", 0 0, L_0000021377071170;  alias, 1 drivers
v0000021377029d90_0 .net "num1", 0 0, L_00000213770500f0;  alias, 1 drivers
v000002137702a150_0 .net "num2", 0 0, L_000002137704f150;  alias, 1 drivers
v000002137702a1f0_0 .net "sub", 0 0, L_0000021377070220;  alias, 1 drivers
S_000002137702d1b0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137702cb70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377070a70 .functor XOR 1, L_0000021377070220, L_0000021377070df0, C4<0>, C4<0>;
L_0000021377071100 .functor NOT 1, L_0000021377070220, C4<0>, C4<0>, C4<0>;
L_000002137706f9d0 .functor AND 1, L_0000021377071100, L_0000021377070df0, C4<1>, C4<1>;
v000002137702a330_0 .net *"_ivl_2", 0 0, L_0000021377071100;  1 drivers
v000002137702a290_0 .net "c_out", 0 0, L_000002137706f9d0;  alias, 1 drivers
v000002137702bcd0_0 .net "num1", 0 0, L_0000021377070220;  alias, 1 drivers
v000002137702c8b0_0 .net "num2", 0 0, L_0000021377070df0;  alias, 1 drivers
v000002137702c090_0 .net "sub", 0 0, L_0000021377070a70;  alias, 1 drivers
S_000002137702e150 .scope module, "div_module" "module8b" 4 107, 9 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "rest";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137702ba50_0 .var "accumulator", 7 0;
v000002137702c270_0 .var "divided", 7 0;
v000002137702b370_0 .var/i "i", 31 0;
v000002137702c590_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137702b410_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v000002137702c6d0_0 .var "rest", 7 0;
E_0000021376fa7990 .event anyedge, v000002137701eb30_0, v000002137702ba50_0, v000002137702c270_0, v000002137701e450_0;
S_000002137702db10 .scope module, "divisor" "divisor8b" 4 99, 10 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 8 "rest";
    .port_info 2 /INPUT 8 "num1";
    .port_info 3 /INPUT 8 "num2";
v000002137702c630_0 .var "accumulator", 7 0;
v000002137702c1d0_0 .var "divided", 7 0;
v000002137702b9b0_0 .var/i "i", 31 0;
v000002137702bb90_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703a8e0_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v000002137703a0c0_0 .var "quocient", 7 0;
v00000213770393a0_0 .var "rest", 7 0;
v0000021377039620_0 .var "result", 7 0;
E_0000021376fa7ad0/0 .event anyedge, v000002137701eb30_0, v000002137702c630_0, v000002137702c1d0_0, v000002137703a0c0_0;
E_0000021376fa7ad0/1 .event anyedge, v000002137701e450_0;
E_0000021376fa7ad0 .event/or E_0000021376fa7ad0/0, E_0000021376fa7ad0/1;
S_000002137702e2e0 .scope module, "incrementor" "increment8b" 4 78, 11 4 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v000002137703d7a0_0 .net "cout", 0 0, L_0000021377064580;  alias, 1 drivers
v000002137703d840_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703d5c0_0 .net "result", 7 0, L_0000021377050370;  alias, 1 drivers
S_000002137702dfc0 .scope module, "FULL_ADDER8bINC" "full_adder8b" 11 5, 5 23 0, S_000002137702e2e0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000002137703e920_0 .net "c_outc", 0 0, L_0000021377064580;  alias, 1 drivers
v000002137703e9c0_0 .net "cin1", 0 0, L_0000021377064eb0;  1 drivers
v000002137703ea60_0 .net "csum", 7 0, L_0000021377050370;  alias, 1 drivers
v000002137703cf80_0 .net "numf1", 7 0, v0000021377051a90_0;  alias, 1 drivers
L_0000021377090160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002137703ef60_0 .net "numf2", 7 0, L_0000021377090160;  1 drivers
L_000002137704f5b0 .part v0000021377051a90_0, 0, 4;
L_0000021377050050 .part L_0000021377090160, 0, 4;
L_0000021377050370 .concat8 [ 4 4 0 0], L_0000021377051270, L_000002137704fc90;
L_000002137704f970 .part v0000021377051a90_0, 4, 4;
L_000002137704fa10 .part L_0000021377090160, 4, 4;
S_000002137702cd00 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_000002137702dfc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377090118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021377038ea0_0 .net "c_in", 0 0, L_0000021377090118;  1 drivers
v0000021377037960_0 .net "c_outc", 0 0, L_0000021377064eb0;  alias, 1 drivers
v0000021377039080_0 .net "cin1", 0 0, L_000002137705a9c0;  1 drivers
v0000021377037500_0 .net "cin2", 0 0, L_000002137705b750;  1 drivers
v0000021377036d80_0 .net "cin3", 0 0, L_000002137705b910;  1 drivers
v0000021377037fa0_0 .net "csum", 3 0, L_0000021377051270;  1 drivers
v00000213770370a0_0 .net "numf1", 3 0, L_000002137704f5b0;  1 drivers
v0000021377038540_0 .net "numf2", 3 0, L_0000021377050050;  1 drivers
L_0000021377050870 .part L_000002137704f5b0, 0, 1;
L_0000021377050730 .part L_0000021377050050, 0, 1;
L_0000021377050a50 .part L_000002137704f5b0, 1, 1;
L_0000021377050910 .part L_0000021377050050, 1, 1;
L_00000213770509b0 .part L_000002137704f5b0, 2, 1;
L_0000021377050550 .part L_0000021377050050, 2, 1;
L_0000021377051270 .concat8 [ 1 1 1 1], L_000002137705a640, L_000002137705b9f0, L_000002137705b980, L_00000213770643c0;
L_000002137704f510 .part L_000002137704f5b0, 3, 1;
L_000002137704f6f0 .part L_0000021377050050, 3, 1;
S_000002137702ce90 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000002137702cd00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705a9c0 .functor OR 1, L_000002137705a800, L_000002137705a5d0, C4<0>, C4<0>;
v0000021377039760_0 .net "aux_out", 0 0, L_000002137705a5d0;  1 drivers
v000002137703a840_0 .net "aux_out2", 0 0, L_000002137705a800;  1 drivers
v0000021377039440_0 .net "aux_sum", 0 0, L_000002137705a1e0;  1 drivers
v000002137703a2a0_0 .net "c_in", 0 0, L_0000021377090118;  alias, 1 drivers
v00000213770396c0_0 .net "c_outc", 0 0, L_000002137705a9c0;  alias, 1 drivers
v000002137703a520_0 .net "csum", 0 0, L_000002137705a640;  1 drivers
v00000213770398a0_0 .net "numf1", 0 0, L_0000021377050870;  1 drivers
v000002137703a340_0 .net "numf2", 0 0, L_0000021377050730;  1 drivers
S_000002137702d4d0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137702ce90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a1e0 .functor XOR 1, L_0000021377050870, L_0000021377050730, C4<0>, C4<0>;
L_000002137705a5d0 .functor AND 1, L_0000021377050870, L_0000021377050730, C4<1>, C4<1>;
v0000021377039580_0 .net "c_out", 0 0, L_000002137705a5d0;  alias, 1 drivers
v000002137703a200_0 .net "num1", 0 0, L_0000021377050870;  alias, 1 drivers
v000002137703a5c0_0 .net "num2", 0 0, L_0000021377050730;  alias, 1 drivers
v0000021377039800_0 .net "sum", 0 0, L_000002137705a1e0;  alias, 1 drivers
S_000002137703b500 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137702ce90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a640 .functor XOR 1, L_0000021377090118, L_000002137705a1e0, C4<0>, C4<0>;
L_000002137705a800 .functor AND 1, L_0000021377090118, L_000002137705a1e0, C4<1>, C4<1>;
v000002137703a660_0 .net "c_out", 0 0, L_000002137705a800;  alias, 1 drivers
v000002137703a980_0 .net "num1", 0 0, L_0000021377090118;  alias, 1 drivers
v000002137703a020_0 .net "num2", 0 0, L_000002137705a1e0;  alias, 1 drivers
v000002137703a160_0 .net "sum", 0 0, L_000002137705a640;  alias, 1 drivers
S_000002137703be60 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000002137702cd00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b750 .functor OR 1, L_000002137705b830, L_000002137705abf0, C4<0>, C4<0>;
v0000021377039940_0 .net "aux_out", 0 0, L_000002137705abf0;  1 drivers
v00000213770399e0_0 .net "aux_out2", 0 0, L_000002137705b830;  1 drivers
v0000021377039a80_0 .net "aux_sum", 0 0, L_000002137705ab80;  1 drivers
v0000021377039f80_0 .net "c_in", 0 0, L_000002137705a9c0;  alias, 1 drivers
v000002137703a7a0_0 .net "c_outc", 0 0, L_000002137705b750;  alias, 1 drivers
v0000021377039bc0_0 .net "csum", 0 0, L_000002137705b9f0;  1 drivers
v0000021377039c60_0 .net "numf1", 0 0, L_0000021377050a50;  1 drivers
v0000021377039da0_0 .net "numf2", 0 0, L_0000021377050910;  1 drivers
S_000002137703b9b0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703be60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705ab80 .functor XOR 1, L_0000021377050a50, L_0000021377050910, C4<0>, C4<0>;
L_000002137705abf0 .functor AND 1, L_0000021377050a50, L_0000021377050910, C4<1>, C4<1>;
v000002137703a3e0_0 .net "c_out", 0 0, L_000002137705abf0;  alias, 1 drivers
v000002137703a700_0 .net "num1", 0 0, L_0000021377050a50;  alias, 1 drivers
v0000021377039ee0_0 .net "num2", 0 0, L_0000021377050910;  alias, 1 drivers
v000002137703a480_0 .net "sum", 0 0, L_000002137705ab80;  alias, 1 drivers
S_000002137703aec0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703be60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705b9f0 .functor XOR 1, L_000002137705a9c0, L_000002137705ab80, C4<0>, C4<0>;
L_000002137705b830 .functor AND 1, L_000002137705a9c0, L_000002137705ab80, C4<1>, C4<1>;
v000002137703aa20_0 .net "c_out", 0 0, L_000002137705b830;  alias, 1 drivers
v00000213770394e0_0 .net "num1", 0 0, L_000002137705a9c0;  alias, 1 drivers
v0000021377039b20_0 .net "num2", 0 0, L_000002137705ab80;  alias, 1 drivers
v0000021377039d00_0 .net "sum", 0 0, L_000002137705b9f0;  alias, 1 drivers
S_000002137703bff0 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000002137702cd00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b910 .functor OR 1, L_000002137705b8a0, L_000002137705b7c0, C4<0>, C4<0>;
v00000213770378c0_0 .net "aux_out", 0 0, L_000002137705b7c0;  1 drivers
v0000021377038ae0_0 .net "aux_out2", 0 0, L_000002137705b8a0;  1 drivers
v0000021377036ec0_0 .net "aux_sum", 0 0, L_000002137705ba60;  1 drivers
v0000021377038cc0_0 .net "c_in", 0 0, L_000002137705b750;  alias, 1 drivers
v0000021377038b80_0 .net "c_outc", 0 0, L_000002137705b910;  alias, 1 drivers
v0000021377037820_0 .net "csum", 0 0, L_000002137705b980;  1 drivers
v0000021377036ba0_0 .net "numf1", 0 0, L_00000213770509b0;  1 drivers
v0000021377038400_0 .net "numf2", 0 0, L_0000021377050550;  1 drivers
S_000002137703b370 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703bff0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705ba60 .functor XOR 1, L_00000213770509b0, L_0000021377050550, C4<0>, C4<0>;
L_000002137705b7c0 .functor AND 1, L_00000213770509b0, L_0000021377050550, C4<1>, C4<1>;
v0000021377039e40_0 .net "c_out", 0 0, L_000002137705b7c0;  alias, 1 drivers
v0000021377037140_0 .net "num1", 0 0, L_00000213770509b0;  alias, 1 drivers
v0000021377037e60_0 .net "num2", 0 0, L_0000021377050550;  alias, 1 drivers
v0000021377037c80_0 .net "sum", 0 0, L_000002137705ba60;  alias, 1 drivers
S_000002137703ad30 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703bff0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705b980 .functor XOR 1, L_000002137705b750, L_000002137705ba60, C4<0>, C4<0>;
L_000002137705b8a0 .functor AND 1, L_000002137705b750, L_000002137705ba60, C4<1>, C4<1>;
v00000213770382c0_0 .net "c_out", 0 0, L_000002137705b8a0;  alias, 1 drivers
v0000021377037000_0 .net "num1", 0 0, L_000002137705b750;  alias, 1 drivers
v0000021377037d20_0 .net "num2", 0 0, L_000002137705ba60;  alias, 1 drivers
v0000021377037320_0 .net "sum", 0 0, L_000002137705b980;  alias, 1 drivers
S_000002137703c7c0 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000002137702cd00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064eb0 .functor OR 1, L_0000021377065540, L_00000213770653f0, C4<0>, C4<0>;
v0000021377038d60_0 .net "aux_out", 0 0, L_00000213770653f0;  1 drivers
v0000021377037780_0 .net "aux_out2", 0 0, L_0000021377065540;  1 drivers
v0000021377038680_0 .net "aux_sum", 0 0, L_0000021377063f60;  1 drivers
v00000213770384a0_0 .net "c_in", 0 0, L_000002137705b910;  alias, 1 drivers
v0000021377037dc0_0 .net "c_outc", 0 0, L_0000021377064eb0;  alias, 1 drivers
v0000021377038040_0 .net "csum", 0 0, L_00000213770643c0;  1 drivers
v0000021377038fe0_0 .net "numf1", 0 0, L_000002137704f510;  1 drivers
v0000021377036f60_0 .net "numf2", 0 0, L_000002137704f6f0;  1 drivers
S_000002137703b050 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703c7c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063f60 .functor XOR 1, L_000002137704f510, L_000002137704f6f0, C4<0>, C4<0>;
L_00000213770653f0 .functor AND 1, L_000002137704f510, L_000002137704f6f0, C4<1>, C4<1>;
v0000021377038e00_0 .net "c_out", 0 0, L_00000213770653f0;  alias, 1 drivers
v00000213770376e0_0 .net "num1", 0 0, L_000002137704f510;  alias, 1 drivers
v0000021377038a40_0 .net "num2", 0 0, L_000002137704f6f0;  alias, 1 drivers
v0000021377036ce0_0 .net "sum", 0 0, L_0000021377063f60;  alias, 1 drivers
S_000002137703b1e0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703c7c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770643c0 .functor XOR 1, L_000002137705b910, L_0000021377063f60, C4<0>, C4<0>;
L_0000021377065540 .functor AND 1, L_000002137705b910, L_0000021377063f60, C4<1>, C4<1>;
v0000021377038c20_0 .net "c_out", 0 0, L_0000021377065540;  alias, 1 drivers
v00000213770389a0_0 .net "num1", 0 0, L_000002137705b910;  alias, 1 drivers
v0000021377038f40_0 .net "num2", 0 0, L_0000021377063f60;  alias, 1 drivers
v0000021377037f00_0 .net "sum", 0 0, L_00000213770643c0;  alias, 1 drivers
S_000002137703c180 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_000002137702dfc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000002137703eba0_0 .net "c_in", 0 0, L_0000021377064eb0;  alias, 1 drivers
v000002137703d520_0 .net "c_outc", 0 0, L_0000021377064580;  alias, 1 drivers
v000002137703f140_0 .net "cin1", 0 0, L_0000021377064660;  1 drivers
v000002137703da20_0 .net "cin2", 0 0, L_0000021377065150;  1 drivers
v000002137703e880_0 .net "cin3", 0 0, L_0000021377064b30;  1 drivers
v000002137703ec40_0 .net "csum", 3 0, L_000002137704fc90;  1 drivers
v000002137703cee0_0 .net "numf1", 3 0, L_000002137704f970;  1 drivers
v000002137703ed80_0 .net "numf2", 3 0, L_000002137704fa10;  1 drivers
L_000002137704f8d0 .part L_000002137704f970, 0, 1;
L_0000021377050410 .part L_000002137704fa10, 0, 1;
L_000002137704f010 .part L_000002137704f970, 1, 1;
L_0000021377050ff0 .part L_000002137704fa10, 1, 1;
L_00000213770505f0 .part L_000002137704f970, 2, 1;
L_000002137704f0b0 .part L_000002137704fa10, 2, 1;
L_000002137704fc90 .concat8 [ 1 1 1 1], L_0000021377063b70, L_0000021377064cf0, L_0000021377063e10, L_00000213770650e0;
L_000002137704ff10 .part L_000002137704f970, 3, 1;
L_0000021377050c30 .part L_000002137704fa10, 3, 1;
S_000002137703c950 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000002137703c180;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064660 .functor OR 1, L_0000021377064270, L_0000021377064ac0, C4<0>, C4<0>;
v0000021377039300_0 .net "aux_out", 0 0, L_0000021377064ac0;  1 drivers
v0000021377036c40_0 .net "aux_out2", 0 0, L_0000021377064270;  1 drivers
v0000021377038180_0 .net "aux_sum", 0 0, L_0000021377065620;  1 drivers
v0000021377036e20_0 .net "c_in", 0 0, L_0000021377064eb0;  alias, 1 drivers
v00000213770373c0_0 .net "c_outc", 0 0, L_0000021377064660;  alias, 1 drivers
v0000021377037460_0 .net "csum", 0 0, L_0000021377063b70;  1 drivers
v0000021377038220_0 .net "numf1", 0 0, L_000002137704f8d0;  1 drivers
v00000213770375a0_0 .net "numf2", 0 0, L_0000021377050410;  1 drivers
S_000002137703c310 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703c950;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377065620 .functor XOR 1, L_000002137704f8d0, L_0000021377050410, C4<0>, C4<0>;
L_0000021377064ac0 .functor AND 1, L_000002137704f8d0, L_0000021377050410, C4<1>, C4<1>;
v0000021377039120_0 .net "c_out", 0 0, L_0000021377064ac0;  alias, 1 drivers
v0000021377037aa0_0 .net "num1", 0 0, L_000002137704f8d0;  alias, 1 drivers
v0000021377039260_0 .net "num2", 0 0, L_0000021377050410;  alias, 1 drivers
v00000213770371e0_0 .net "sum", 0 0, L_0000021377065620;  alias, 1 drivers
S_000002137703bb40 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703c950;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063b70 .functor XOR 1, L_0000021377064eb0, L_0000021377065620, C4<0>, C4<0>;
L_0000021377064270 .functor AND 1, L_0000021377064eb0, L_0000021377065620, C4<1>, C4<1>;
v00000213770391c0_0 .net "c_out", 0 0, L_0000021377064270;  alias, 1 drivers
v00000213770380e0_0 .net "num1", 0 0, L_0000021377064eb0;  alias, 1 drivers
v0000021377038360_0 .net "num2", 0 0, L_0000021377065620;  alias, 1 drivers
v0000021377037280_0 .net "sum", 0 0, L_0000021377063b70;  alias, 1 drivers
S_000002137703b690 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000002137703c180;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377065150 .functor OR 1, L_0000021377063da0, L_0000021377063d30, C4<0>, C4<0>;
v0000021377038900_0 .net "aux_out", 0 0, L_0000021377063d30;  1 drivers
v000002137703d2a0_0 .net "aux_out2", 0 0, L_0000021377063da0;  1 drivers
v000002137703d160_0 .net "aux_sum", 0 0, L_0000021377063cc0;  1 drivers
v000002137703dc00_0 .net "c_in", 0 0, L_0000021377064660;  alias, 1 drivers
v000002137703e240_0 .net "c_outc", 0 0, L_0000021377065150;  alias, 1 drivers
v000002137703d980_0 .net "csum", 0 0, L_0000021377064cf0;  1 drivers
v000002137703dca0_0 .net "numf1", 0 0, L_000002137704f010;  1 drivers
v000002137703e1a0_0 .net "numf2", 0 0, L_0000021377050ff0;  1 drivers
S_000002137703c4a0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703b690;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063cc0 .functor XOR 1, L_000002137704f010, L_0000021377050ff0, C4<0>, C4<0>;
L_0000021377063d30 .functor AND 1, L_000002137704f010, L_0000021377050ff0, C4<1>, C4<1>;
v0000021377037640_0 .net "c_out", 0 0, L_0000021377063d30;  alias, 1 drivers
v0000021377037a00_0 .net "num1", 0 0, L_000002137704f010;  alias, 1 drivers
v0000021377037b40_0 .net "num2", 0 0, L_0000021377050ff0;  alias, 1 drivers
v00000213770385e0_0 .net "sum", 0 0, L_0000021377063cc0;  alias, 1 drivers
S_000002137703c630 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703b690;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064cf0 .functor XOR 1, L_0000021377064660, L_0000021377063cc0, C4<0>, C4<0>;
L_0000021377063da0 .functor AND 1, L_0000021377064660, L_0000021377063cc0, C4<1>, C4<1>;
v0000021377038720_0 .net "c_out", 0 0, L_0000021377063da0;  alias, 1 drivers
v00000213770387c0_0 .net "num1", 0 0, L_0000021377064660;  alias, 1 drivers
v0000021377037be0_0 .net "num2", 0 0, L_0000021377063cc0;  alias, 1 drivers
v0000021377038860_0 .net "sum", 0 0, L_0000021377064cf0;  alias, 1 drivers
S_000002137703b820 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000002137703c180;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064b30 .functor OR 1, L_0000021377064c80, L_00000213770652a0, C4<0>, C4<0>;
v000002137703eb00_0 .net "aux_out", 0 0, L_00000213770652a0;  1 drivers
v000002137703dfc0_0 .net "aux_out2", 0 0, L_0000021377064c80;  1 drivers
v000002137703e060_0 .net "aux_sum", 0 0, L_0000021377064040;  1 drivers
v000002137703e4c0_0 .net "c_in", 0 0, L_0000021377065150;  alias, 1 drivers
v000002137703e2e0_0 .net "c_outc", 0 0, L_0000021377064b30;  alias, 1 drivers
v000002137703e560_0 .net "csum", 0 0, L_0000021377063e10;  1 drivers
v000002137703f280_0 .net "numf1", 0 0, L_00000213770505f0;  1 drivers
v000002137703f0a0_0 .net "numf2", 0 0, L_000002137704f0b0;  1 drivers
S_000002137703aba0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000002137703b820;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377064040 .functor XOR 1, L_00000213770505f0, L_000002137704f0b0, C4<0>, C4<0>;
L_00000213770652a0 .functor AND 1, L_00000213770505f0, L_000002137704f0b0, C4<1>, C4<1>;
v000002137703d200_0 .net "c_out", 0 0, L_00000213770652a0;  alias, 1 drivers
v000002137703de80_0 .net "num1", 0 0, L_00000213770505f0;  alias, 1 drivers
v000002137703dd40_0 .net "num2", 0 0, L_000002137704f0b0;  alias, 1 drivers
v000002137703df20_0 .net "sum", 0 0, L_0000021377064040;  alias, 1 drivers
S_000002137703bcd0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000002137703b820;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063e10 .functor XOR 1, L_0000021377065150, L_0000021377064040, C4<0>, C4<0>;
L_0000021377064c80 .functor AND 1, L_0000021377065150, L_0000021377064040, C4<1>, C4<1>;
v000002137703d020_0 .net "c_out", 0 0, L_0000021377064c80;  alias, 1 drivers
v000002137703dde0_0 .net "num1", 0 0, L_0000021377065150;  alias, 1 drivers
v000002137703d340_0 .net "num2", 0 0, L_0000021377064040;  alias, 1 drivers
v000002137703cbc0_0 .net "sum", 0 0, L_0000021377063e10;  alias, 1 drivers
S_0000021377041b60 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000002137703c180;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377064580 .functor OR 1, L_0000021377064900, L_0000021377063c50, C4<0>, C4<0>;
v000002137703d480_0 .net "aux_out", 0 0, L_0000021377063c50;  1 drivers
v000002137703e380_0 .net "aux_out2", 0 0, L_0000021377064900;  1 drivers
v000002137703e420_0 .net "aux_sum", 0 0, L_0000021377063fd0;  1 drivers
v000002137703e6a0_0 .net "c_in", 0 0, L_0000021377064b30;  alias, 1 drivers
v000002137703eec0_0 .net "c_outc", 0 0, L_0000021377064580;  alias, 1 drivers
v000002137703e740_0 .net "csum", 0 0, L_00000213770650e0;  1 drivers
v000002137703ece0_0 .net "numf1", 0 0, L_000002137704ff10;  1 drivers
v000002137703e7e0_0 .net "numf2", 0 0, L_0000021377050c30;  1 drivers
S_0000021377041200 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000021377041b60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377063fd0 .functor XOR 1, L_000002137704ff10, L_0000021377050c30, C4<0>, C4<0>;
L_0000021377063c50 .functor AND 1, L_000002137704ff10, L_0000021377050c30, C4<1>, C4<1>;
v000002137703d0c0_0 .net "c_out", 0 0, L_0000021377063c50;  alias, 1 drivers
v000002137703f000_0 .net "num1", 0 0, L_000002137704ff10;  alias, 1 drivers
v000002137703d8e0_0 .net "num2", 0 0, L_0000021377050c30;  alias, 1 drivers
v000002137703e100_0 .net "sum", 0 0, L_0000021377063fd0;  alias, 1 drivers
S_0000021377041cf0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000021377041b60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_00000213770650e0 .functor XOR 1, L_0000021377064b30, L_0000021377063fd0, C4<0>, C4<0>;
L_0000021377064900 .functor AND 1, L_0000021377064b30, L_0000021377063fd0, C4<1>, C4<1>;
v000002137703d3e0_0 .net "c_out", 0 0, L_0000021377064900;  alias, 1 drivers
v000002137703e600_0 .net "num1", 0 0, L_0000021377064b30;  alias, 1 drivers
v000002137703dac0_0 .net "num2", 0 0, L_0000021377063fd0;  alias, 1 drivers
v000002137703d700_0 .net "sum", 0 0, L_00000213770650e0;  alias, 1 drivers
S_0000021377040d50 .scope module, "left_shifter" "shift_left8b" 4 113, 12 1 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v000002137703d660_0 .net *"_ivl_2", 6 0, L_00000213770502d0;  1 drivers
L_0000021377090238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002137703ee20_0 .net *"_ivl_4", 0 0, L_0000021377090238;  1 drivers
v000002137703db60_0 .net "a", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703f1e0_0 .net "y", 7 0, L_0000021377050eb0;  alias, 1 drivers
L_00000213770502d0 .part v0000021377051a90_0, 0, 7;
L_0000021377050eb0 .concat [ 1 7 0 0], L_0000021377090238, L_00000213770502d0;
S_0000021377040ee0 .scope module, "multiplier" "multiplier8b" 4 92, 13 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137703f320_0 .var "accumulator", 15 0;
v000002137703cd00_0 .var/i "i", 31 0;
v000002137703cda0_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703cc60_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v000002137703ce40_0 .var "result", 7 0;
E_0000021376fa7f90 .event anyedge, v000002137701e450_0, v000002137703f320_0, v000002137701eb30_0;
S_00000213770427e0 .scope module, "nand_gate" "nand8b" 4 130, 14 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137703f6e0_0 .var/i "i", 31 0;
v000002137703f500_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703fd20_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v0000021377040540_0 .var "result", 7 0;
v00000213770407c0_0 .var "resultado", 7 0;
E_0000021376fa7d90 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v00000213770407c0_0;
S_0000021377042650 .scope module, "nor_gate" "nor8b" 4 136, 15 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137703f5a0_0 .var/i "i", 31 0;
v0000021377040220_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v0000021377040400_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v0000021377040860_0 .var "result", 7 0;
v0000021377040900_0 .var "resultado", 7 0;
E_0000021376fa7290 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v0000021377040900_0;
S_0000021377041070 .scope module, "not_gate" "not8b" 4 142, 16 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
v0000021377040040_0 .var/i "i", 31 0;
v000002137703fdc0_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703f3c0_0 .var "result", 7 0;
v000002137703f640_0 .var "resultado", 7 0;
E_0000021376fa79d0 .event anyedge, v000002137701eb30_0, v000002137703f640_0;
S_00000213770421a0 .scope module, "or_gate" "or8b" 4 147, 17 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000002137703fe60_0 .var/i "i", 31 0;
v00000213770400e0_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703fbe0_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v000002137703f780_0 .var "result", 7 0;
v000002137703f460_0 .var "resultado", 7 0;
E_0000021376fa7e10 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v000002137703f460_0;
S_0000021377041390 .scope module, "rol_gate" "rol" 4 165, 18 1 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000021377040a40_0 .net *"_ivl_1", 6 0, L_0000021377073410;  1 drivers
v000002137703f820_0 .net *"_ivl_3", 0 0, L_00000213770728d0;  1 drivers
v000002137703fb40_0 .net "a", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703f8c0_0 .net "y", 7 0, L_0000021377071f70;  alias, 1 drivers
L_0000021377073410 .part v0000021377051a90_0, 0, 7;
L_00000213770728d0 .part v0000021377051a90_0, 7, 1;
L_0000021377071f70 .concat [ 1 7 0 0], L_00000213770728d0, L_0000021377073410;
S_0000021377041e80 .scope module, "ror_gate" "ror" 4 170, 18 7 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v00000213770409a0_0 .net *"_ivl_1", 0 0, L_0000021377073f50;  1 drivers
v00000213770402c0_0 .net *"_ivl_3", 6 0, L_00000213770741d0;  1 drivers
v000002137703ff00_0 .net "a", 7 0, v0000021377051a90_0;  alias, 1 drivers
v000002137703f960_0 .net "y", 7 0, L_0000021377073690;  alias, 1 drivers
L_0000021377073f50 .part v0000021377051a90_0, 0, 1;
L_00000213770741d0 .part v0000021377051a90_0, 1, 7;
L_0000021377073690 .concat [ 7 1 0 0], L_00000213770741d0, L_0000021377073f50;
S_0000021377041520 .scope module, "shift_right" "shift_right8b" 4 119, 19 1 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "shamt";
    .port_info 2 /OUTPUT 8 "y";
v0000021377040180_0 .net *"_ivl_2", 6 0, L_00000213770511d0;  1 drivers
L_0000021377090280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002137703fc80_0 .net *"_ivl_4", 0 0, L_0000021377090280;  1 drivers
v000002137703fa00_0 .net "a", 7 0, v0000021377051a90_0;  alias, 1 drivers
o0000021376fda2a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002137703ffa0_0 .net "shamt", 2 0, o0000021376fda2a8;  0 drivers
v000002137703faa0_0 .net "y", 7 0, L_0000021377051630;  alias, 1 drivers
L_00000213770511d0 .part v0000021377051a90_0, 1, 7;
L_0000021377051630 .concat [ 7 1 0 0], L_00000213770511d0, L_0000021377090280;
S_00000213770416b0 .scope module, "subtractor" "full_subtractor8b" 4 70, 8 23 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000021377042d20_0 .net "c_outc", 0 0, L_000002137705a870;  alias, 1 drivers
v0000021377044bc0_0 .net "cin1", 0 0, L_000002137705b440;  1 drivers
v0000021377043040_0 .net "csub", 7 0, L_0000021377051770;  alias, 1 drivers
v0000021377043860_0 .net "numf1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v00000213770430e0_0 .net "numf2", 7 0, v0000021377053070_0;  alias, 1 drivers
L_000002137704f290 .part v0000021377051a90_0, 0, 4;
L_000002137704ffb0 .part v0000021377053070_0, 0, 4;
L_0000021377051770 .concat8 [ 4 4 0 0], L_00000213770569f0, L_0000021377051090;
L_0000021377050690 .part v0000021377051a90_0, 4, 4;
L_000002137704f830 .part v0000021377053070_0, 4, 4;
S_0000021377042010 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_00000213770416b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_00000213770900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021377047d20_0 .net "c_in", 0 0, L_00000213770900d0;  1 drivers
v0000021377049bc0_0 .net "c_outc", 0 0, L_000002137705b440;  alias, 1 drivers
v0000021377048a40_0 .net "cin1", 0 0, L_000002137705b050;  1 drivers
v0000021377049440_0 .net "cin2", 0 0, L_000002137705b210;  1 drivers
v0000021377048860_0 .net "cin3", 0 0, L_000002137705b1a0;  1 drivers
v0000021377048040_0 .net "csub", 3 0, L_00000213770569f0;  1 drivers
v0000021377047c80_0 .net "numf1", 3 0, L_000002137704f290;  1 drivers
v0000021377049800_0 .net "numf2", 3 0, L_000002137704ffb0;  1 drivers
L_0000021377056950 .part L_000002137704f290, 0, 1;
L_0000021377056e50 .part L_000002137704ffb0, 0, 1;
L_0000021377056c70 .part L_000002137704f290, 1, 1;
L_0000021377056d10 .part L_000002137704ffb0, 1, 1;
L_0000021377056ef0 .part L_000002137704f290, 2, 1;
L_0000021377056810 .part L_000002137704ffb0, 2, 1;
L_00000213770569f0 .concat8 [ 1 1 1 1], L_0000021377059c30, L_0000021377059ed0, L_000002137705a6b0, L_000002137705adb0;
L_00000213770568b0 .part L_000002137704f290, 3, 1;
L_0000021377056a90 .part L_000002137704ffb0, 3, 1;
S_0000021377041840 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_0000021377042010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b050 .functor OR 1, L_000002137705a410, L_000002137705b280, C4<0>, C4<0>;
v0000021377046240_0 .net "aux_out", 0 0, L_000002137705b280;  1 drivers
v0000021377046060_0 .net "aux_out2", 0 0, L_000002137705a410;  1 drivers
v00000213770473c0_0 .net "aux_sub", 0 0, L_000002137705acd0;  1 drivers
v00000213770471e0_0 .net "c_in", 0 0, L_00000213770900d0;  alias, 1 drivers
v0000021377047000_0 .net "c_outc", 0 0, L_000002137705b050;  alias, 1 drivers
v0000021377046a60_0 .net "csub", 0 0, L_0000021377059c30;  1 drivers
v00000213770478c0_0 .net "numf1", 0 0, L_0000021377056950;  1 drivers
v0000021377047500_0 .net "numf2", 0 0, L_0000021377056e50;  1 drivers
S_00000213770419d0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000021377041840;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705acd0 .functor XOR 1, L_0000021377056950, L_0000021377056e50, C4<0>, C4<0>;
L_000002137705b360 .functor NOT 1, L_0000021377056950, C4<0>, C4<0>, C4<0>;
L_000002137705b280 .functor AND 1, L_000002137705b360, L_0000021377056e50, C4<1>, C4<1>;
v0000021377040360_0 .net *"_ivl_2", 0 0, L_000002137705b360;  1 drivers
v00000213770404a0_0 .net "c_out", 0 0, L_000002137705b280;  alias, 1 drivers
v00000213770405e0_0 .net "num1", 0 0, L_0000021377056950;  alias, 1 drivers
v0000021377040680_0 .net "num2", 0 0, L_0000021377056e50;  alias, 1 drivers
v0000021377040720_0 .net "sub", 0 0, L_000002137705acd0;  alias, 1 drivers
S_0000021377042330 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000021377041840;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377059c30 .functor XOR 1, L_000002137705acd0, L_00000213770900d0, C4<0>, C4<0>;
L_0000021377059e60 .functor NOT 1, L_000002137705acd0, C4<0>, C4<0>, C4<0>;
L_000002137705a410 .functor AND 1, L_0000021377059e60, L_00000213770900d0, C4<1>, C4<1>;
v0000021377046ce0_0 .net *"_ivl_2", 0 0, L_0000021377059e60;  1 drivers
v0000021377046600_0 .net "c_out", 0 0, L_000002137705a410;  alias, 1 drivers
v0000021377045520_0 .net "num1", 0 0, L_000002137705acd0;  alias, 1 drivers
v0000021377045f20_0 .net "num2", 0 0, L_00000213770900d0;  alias, 1 drivers
v0000021377047280_0 .net "sub", 0 0, L_0000021377059c30;  alias, 1 drivers
S_0000021377042970 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_0000021377042010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b210 .functor OR 1, L_000002137705afe0, L_0000021377059d80, C4<0>, C4<0>;
v0000021377047780_0 .net "aux_out", 0 0, L_0000021377059d80;  1 drivers
v00000213770462e0_0 .net "aux_out2", 0 0, L_000002137705afe0;  1 drivers
v0000021377045de0_0 .net "aux_sub", 0 0, L_000002137705ae20;  1 drivers
v00000213770457a0_0 .net "c_in", 0 0, L_000002137705b050;  alias, 1 drivers
v0000021377047820_0 .net "c_outc", 0 0, L_000002137705b210;  alias, 1 drivers
v0000021377045840_0 .net "csub", 0 0, L_0000021377059ed0;  1 drivers
v00000213770469c0_0 .net "numf1", 0 0, L_0000021377056c70;  1 drivers
v0000021377047a00_0 .net "numf2", 0 0, L_0000021377056d10;  1 drivers
S_00000213770424c0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000021377042970;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705ae20 .functor XOR 1, L_0000021377056c70, L_0000021377056d10, C4<0>, C4<0>;
L_000002137705b4b0 .functor NOT 1, L_0000021377056c70, C4<0>, C4<0>, C4<0>;
L_0000021377059d80 .functor AND 1, L_000002137705b4b0, L_0000021377056d10, C4<1>, C4<1>;
v0000021377045e80_0 .net *"_ivl_2", 0 0, L_000002137705b4b0;  1 drivers
v00000213770467e0_0 .net "c_out", 0 0, L_0000021377059d80;  alias, 1 drivers
v0000021377046d80_0 .net "num1", 0 0, L_0000021377056c70;  alias, 1 drivers
v00000213770455c0_0 .net "num2", 0 0, L_0000021377056d10;  alias, 1 drivers
v0000021377045d40_0 .net "sub", 0 0, L_000002137705ae20;  alias, 1 drivers
S_0000021377040bc0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000021377042970;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000021377059ed0 .functor XOR 1, L_000002137705ae20, L_000002137705b050, C4<0>, C4<0>;
L_000002137705ac60 .functor NOT 1, L_000002137705ae20, C4<0>, C4<0>, C4<0>;
L_000002137705afe0 .functor AND 1, L_000002137705ac60, L_000002137705b050, C4<1>, C4<1>;
v00000213770475a0_0 .net *"_ivl_2", 0 0, L_000002137705ac60;  1 drivers
v0000021377045660_0 .net "c_out", 0 0, L_000002137705afe0;  alias, 1 drivers
v00000213770464c0_0 .net "num1", 0 0, L_000002137705ae20;  alias, 1 drivers
v0000021377047960_0 .net "num2", 0 0, L_000002137705b050;  alias, 1 drivers
v0000021377046b00_0 .net "sub", 0 0, L_0000021377059ed0;  alias, 1 drivers
S_000002137704c350 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_0000021377042010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b1a0 .functor OR 1, L_000002137705b600, L_000002137705b130, C4<0>, C4<0>;
v0000021377046e20_0 .net "aux_out", 0 0, L_000002137705b130;  1 drivers
v0000021377046ec0_0 .net "aux_out2", 0 0, L_000002137705b600;  1 drivers
v0000021377046380_0 .net "aux_sub", 0 0, L_000002137705b2f0;  1 drivers
v0000021377047aa0_0 .net "c_in", 0 0, L_000002137705b210;  alias, 1 drivers
v0000021377046100_0 .net "c_outc", 0 0, L_000002137705b1a0;  alias, 1 drivers
v0000021377046420_0 .net "csub", 0 0, L_000002137705a6b0;  1 drivers
v0000021377047140_0 .net "numf1", 0 0, L_0000021377056ef0;  1 drivers
v00000213770466a0_0 .net "numf2", 0 0, L_0000021377056810;  1 drivers
S_000002137704b540 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704c350;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705b2f0 .functor XOR 1, L_0000021377056ef0, L_0000021377056810, C4<0>, C4<0>;
L_000002137705b6e0 .functor NOT 1, L_0000021377056ef0, C4<0>, C4<0>, C4<0>;
L_000002137705b130 .functor AND 1, L_000002137705b6e0, L_0000021377056810, C4<1>, C4<1>;
v00000213770470a0_0 .net *"_ivl_2", 0 0, L_000002137705b6e0;  1 drivers
v0000021377046c40_0 .net "c_out", 0 0, L_000002137705b130;  alias, 1 drivers
v0000021377046920_0 .net "num1", 0 0, L_0000021377056ef0;  alias, 1 drivers
v00000213770461a0_0 .net "num2", 0 0, L_0000021377056810;  alias, 1 drivers
v0000021377046560_0 .net "sub", 0 0, L_000002137705b2f0;  alias, 1 drivers
S_000002137704b9f0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704c350;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a6b0 .functor XOR 1, L_000002137705b2f0, L_000002137705b210, C4<0>, C4<0>;
L_000002137705b520 .functor NOT 1, L_000002137705b2f0, C4<0>, C4<0>, C4<0>;
L_000002137705b600 .functor AND 1, L_000002137705b520, L_000002137705b210, C4<1>, C4<1>;
v0000021377045700_0 .net *"_ivl_2", 0 0, L_000002137705b520;  1 drivers
v0000021377046f60_0 .net "c_out", 0 0, L_000002137705b600;  alias, 1 drivers
v0000021377047640_0 .net "num1", 0 0, L_000002137705b2f0;  alias, 1 drivers
v0000021377046880_0 .net "num2", 0 0, L_000002137705b210;  alias, 1 drivers
v0000021377046ba0_0 .net "sub", 0 0, L_000002137705a6b0;  alias, 1 drivers
S_000002137704abe0 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_0000021377042010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705b440 .functor OR 1, L_000002137705a3a0, L_000002137705ad40, C4<0>, C4<0>;
v0000021377045a20_0 .net "aux_out", 0 0, L_000002137705ad40;  1 drivers
v0000021377045ac0_0 .net "aux_out2", 0 0, L_000002137705a3a0;  1 drivers
v0000021377045b60_0 .net "aux_sub", 0 0, L_000002137705af70;  1 drivers
v0000021377045c00_0 .net "c_in", 0 0, L_000002137705b1a0;  alias, 1 drivers
v0000021377045ca0_0 .net "c_outc", 0 0, L_000002137705b440;  alias, 1 drivers
v0000021377048220_0 .net "csub", 0 0, L_000002137705adb0;  1 drivers
v0000021377048e00_0 .net "numf1", 0 0, L_00000213770568b0;  1 drivers
v00000213770499e0_0 .net "numf2", 0 0, L_0000021377056a90;  1 drivers
S_000002137704bea0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704abe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705af70 .functor XOR 1, L_00000213770568b0, L_0000021377056a90, C4<0>, C4<0>;
L_000002137705b3d0 .functor NOT 1, L_00000213770568b0, C4<0>, C4<0>, C4<0>;
L_000002137705ad40 .functor AND 1, L_000002137705b3d0, L_0000021377056a90, C4<1>, C4<1>;
v0000021377047460_0 .net *"_ivl_2", 0 0, L_000002137705b3d0;  1 drivers
v00000213770476e0_0 .net "c_out", 0 0, L_000002137705ad40;  alias, 1 drivers
v0000021377047320_0 .net "num1", 0 0, L_00000213770568b0;  alias, 1 drivers
v0000021377046740_0 .net "num2", 0 0, L_0000021377056a90;  alias, 1 drivers
v0000021377045fc0_0 .net "sub", 0 0, L_000002137705af70;  alias, 1 drivers
S_000002137704b220 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704abe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705adb0 .functor XOR 1, L_000002137705af70, L_000002137705b1a0, C4<0>, C4<0>;
L_000002137705a8e0 .functor NOT 1, L_000002137705af70, C4<0>, C4<0>, C4<0>;
L_000002137705a3a0 .functor AND 1, L_000002137705a8e0, L_000002137705b1a0, C4<1>, C4<1>;
v0000021377047b40_0 .net *"_ivl_2", 0 0, L_000002137705a8e0;  1 drivers
v00000213770453e0_0 .net "c_out", 0 0, L_000002137705a3a0;  alias, 1 drivers
v0000021377045480_0 .net "num1", 0 0, L_000002137705af70;  alias, 1 drivers
v00000213770458e0_0 .net "num2", 0 0, L_000002137705b1a0;  alias, 1 drivers
v0000021377045980_0 .net "sub", 0 0, L_000002137705adb0;  alias, 1 drivers
S_000002137704b3b0 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_00000213770416b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000021377044440_0 .net "c_in", 0 0, L_000002137705b440;  alias, 1 drivers
v0000021377043cc0_0 .net "c_outc", 0 0, L_000002137705a870;  alias, 1 drivers
v0000021377042e60_0 .net "cin1", 0 0, L_0000021377059f40;  1 drivers
v00000213770441c0_0 .net "cin2", 0 0, L_000002137705af00;  1 drivers
v0000021377044260_0 .net "cin3", 0 0, L_000002137705ab10;  1 drivers
v0000021377045340_0 .net "csub", 3 0, L_0000021377051090;  1 drivers
v0000021377043220_0 .net "numf1", 3 0, L_0000021377050690;  1 drivers
v0000021377044e40_0 .net "numf2", 3 0, L_000002137704f830;  1 drivers
L_000002137704f650 .part L_0000021377050690, 0, 1;
L_000002137704f330 .part L_000002137704f830, 0, 1;
L_000002137704f790 .part L_0000021377050690, 1, 1;
L_0000021377050f50 .part L_000002137704f830, 1, 1;
L_00000213770514f0 .part L_0000021377050690, 2, 1;
L_000002137704f3d0 .part L_000002137704f830, 2, 1;
L_0000021377051090 .concat8 [ 1 1 1 1], L_000002137705a480, L_000002137705a790, L_000002137705a4f0, L_000002137705a100;
L_0000021377051310 .part L_0000021377050690, 3, 1;
L_000002137704f470 .part L_000002137704f830, 3, 1;
S_000002137704c030 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000002137704b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000021377059f40 .functor OR 1, L_0000021377059ca0, L_000002137705a2c0, C4<0>, C4<0>;
v00000213770489a0_0 .net "aux_out", 0 0, L_000002137705a2c0;  1 drivers
v0000021377049940_0 .net "aux_out2", 0 0, L_0000021377059ca0;  1 drivers
v0000021377048360_0 .net "aux_sub", 0 0, L_000002137705b590;  1 drivers
v00000213770494e0_0 .net "c_in", 0 0, L_000002137705b440;  alias, 1 drivers
v0000021377049b20_0 .net "c_outc", 0 0, L_0000021377059f40;  alias, 1 drivers
v0000021377048ea0_0 .net "csub", 0 0, L_000002137705a480;  1 drivers
v0000021377048ae0_0 .net "numf1", 0 0, L_000002137704f650;  1 drivers
v0000021377048d60_0 .net "numf2", 0 0, L_000002137704f330;  1 drivers
S_000002137704af00 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704c030;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705b590 .functor XOR 1, L_000002137704f650, L_000002137704f330, C4<0>, C4<0>;
L_000002137705b670 .functor NOT 1, L_000002137704f650, C4<0>, C4<0>, C4<0>;
L_000002137705a2c0 .functor AND 1, L_000002137705b670, L_000002137704f330, C4<1>, C4<1>;
v00000213770480e0_0 .net *"_ivl_2", 0 0, L_000002137705b670;  1 drivers
v0000021377048900_0 .net "c_out", 0 0, L_000002137705a2c0;  alias, 1 drivers
v0000021377049120_0 .net "num1", 0 0, L_000002137704f650;  alias, 1 drivers
v00000213770482c0_0 .net "num2", 0 0, L_000002137704f330;  alias, 1 drivers
v0000021377049da0_0 .net "sub", 0 0, L_000002137705b590;  alias, 1 drivers
S_000002137704bd10 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704c030;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a480 .functor XOR 1, L_000002137705b590, L_000002137705b440, C4<0>, C4<0>;
L_0000021377059b50 .functor NOT 1, L_000002137705b590, C4<0>, C4<0>, C4<0>;
L_0000021377059ca0 .functor AND 1, L_0000021377059b50, L_000002137705b440, C4<1>, C4<1>;
v00000213770498a0_0 .net *"_ivl_2", 0 0, L_0000021377059b50;  1 drivers
v00000213770491c0_0 .net "c_out", 0 0, L_0000021377059ca0;  alias, 1 drivers
v0000021377049f80_0 .net "num1", 0 0, L_000002137705b590;  alias, 1 drivers
v000002137704a200_0 .net "num2", 0 0, L_000002137705b440;  alias, 1 drivers
v0000021377048400_0 .net "sub", 0 0, L_000002137705a480;  alias, 1 drivers
S_000002137704bb80 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000002137704b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705af00 .functor OR 1, L_000002137705aa30, L_000002137705a720, C4<0>, C4<0>;
v00000213770493a0_0 .net "aux_out", 0 0, L_000002137705a720;  1 drivers
v0000021377049760_0 .net "aux_out2", 0 0, L_000002137705aa30;  1 drivers
v0000021377047dc0_0 .net "aux_sub", 0 0, L_000002137705a250;  1 drivers
v0000021377049ee0_0 .net "c_in", 0 0, L_0000021377059f40;  alias, 1 drivers
v0000021377047e60_0 .net "c_outc", 0 0, L_000002137705af00;  alias, 1 drivers
v0000021377049d00_0 .net "csub", 0 0, L_000002137705a790;  1 drivers
v0000021377049620_0 .net "numf1", 0 0, L_000002137704f790;  1 drivers
v0000021377048cc0_0 .net "numf2", 0 0, L_0000021377050f50;  1 drivers
S_000002137704ad70 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704bb80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a250 .functor XOR 1, L_000002137704f790, L_0000021377050f50, C4<0>, C4<0>;
L_0000021377059bc0 .functor NOT 1, L_000002137704f790, C4<0>, C4<0>, C4<0>;
L_000002137705a720 .functor AND 1, L_0000021377059bc0, L_0000021377050f50, C4<1>, C4<1>;
v00000213770496c0_0 .net *"_ivl_2", 0 0, L_0000021377059bc0;  1 drivers
v0000021377049580_0 .net "c_out", 0 0, L_000002137705a720;  alias, 1 drivers
v0000021377049260_0 .net "num1", 0 0, L_000002137704f790;  alias, 1 drivers
v00000213770484a0_0 .net "num2", 0 0, L_0000021377050f50;  alias, 1 drivers
v0000021377048b80_0 .net "sub", 0 0, L_000002137705a250;  alias, 1 drivers
S_000002137704b090 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704bb80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a790 .functor XOR 1, L_000002137705a250, L_0000021377059f40, C4<0>, C4<0>;
L_000002137705ae90 .functor NOT 1, L_000002137705a250, C4<0>, C4<0>, C4<0>;
L_000002137705aa30 .functor AND 1, L_000002137705ae90, L_0000021377059f40, C4<1>, C4<1>;
v0000021377049300_0 .net *"_ivl_2", 0 0, L_000002137705ae90;  1 drivers
v0000021377048c20_0 .net "c_out", 0 0, L_000002137705aa30;  alias, 1 drivers
v0000021377049a80_0 .net "num1", 0 0, L_000002137705a250;  alias, 1 drivers
v0000021377048720_0 .net "num2", 0 0, L_0000021377059f40;  alias, 1 drivers
v00000213770487c0_0 .net "sub", 0 0, L_000002137705a790;  alias, 1 drivers
S_000002137704c1c0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000002137704b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705ab10 .functor OR 1, L_0000021377059fb0, L_000002137705aaa0, C4<0>, C4<0>;
v0000021377048180_0 .net "aux_out", 0 0, L_000002137705aaa0;  1 drivers
v0000021377047fa0_0 .net "aux_out2", 0 0, L_0000021377059fb0;  1 drivers
v0000021377048540_0 .net "aux_sub", 0 0, L_000002137705b0c0;  1 drivers
v00000213770485e0_0 .net "c_in", 0 0, L_000002137705af00;  alias, 1 drivers
v0000021377048680_0 .net "c_outc", 0 0, L_000002137705ab10;  alias, 1 drivers
v0000021377048fe0_0 .net "csub", 0 0, L_000002137705a4f0;  1 drivers
v0000021377049080_0 .net "numf1", 0 0, L_00000213770514f0;  1 drivers
v000002137704aa20_0 .net "numf2", 0 0, L_000002137704f3d0;  1 drivers
S_000002137704c4e0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704c1c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705b0c0 .functor XOR 1, L_00000213770514f0, L_000002137704f3d0, C4<0>, C4<0>;
L_0000021377059d10 .functor NOT 1, L_00000213770514f0, C4<0>, C4<0>, C4<0>;
L_000002137705aaa0 .functor AND 1, L_0000021377059d10, L_000002137704f3d0, C4<1>, C4<1>;
v0000021377047f00_0 .net *"_ivl_2", 0 0, L_0000021377059d10;  1 drivers
v0000021377049c60_0 .net "c_out", 0 0, L_000002137705aaa0;  alias, 1 drivers
v0000021377049e40_0 .net "num1", 0 0, L_00000213770514f0;  alias, 1 drivers
v0000021377048f40_0 .net "num2", 0 0, L_000002137704f3d0;  alias, 1 drivers
v0000021377047be0_0 .net "sub", 0 0, L_000002137705b0c0;  alias, 1 drivers
S_000002137704b860 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704c1c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a4f0 .functor XOR 1, L_000002137705b0c0, L_000002137705af00, C4<0>, C4<0>;
L_0000021377059df0 .functor NOT 1, L_000002137705b0c0, C4<0>, C4<0>, C4<0>;
L_0000021377059fb0 .functor AND 1, L_0000021377059df0, L_000002137705af00, C4<1>, C4<1>;
v000002137704a340_0 .net *"_ivl_2", 0 0, L_0000021377059df0;  1 drivers
v000002137704a020_0 .net "c_out", 0 0, L_0000021377059fb0;  alias, 1 drivers
v000002137704a0c0_0 .net "num1", 0 0, L_000002137705b0c0;  alias, 1 drivers
v000002137704a160_0 .net "num2", 0 0, L_000002137705af00;  alias, 1 drivers
v000002137704a2a0_0 .net "sub", 0 0, L_000002137705a4f0;  alias, 1 drivers
S_000002137704c990 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000002137704b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000002137705a870 .functor OR 1, L_000002137705a170, L_000002137705a560, C4<0>, C4<0>;
v000002137704a8e0_0 .net "aux_out", 0 0, L_000002137705a560;  1 drivers
v0000021377043400_0 .net "aux_out2", 0 0, L_000002137705a170;  1 drivers
v00000213770450c0_0 .net "aux_sub", 0 0, L_000002137705a090;  1 drivers
v0000021377044300_0 .net "c_in", 0 0, L_000002137705ab10;  alias, 1 drivers
v0000021377044b20_0 .net "c_outc", 0 0, L_000002137705a870;  alias, 1 drivers
v0000021377042f00_0 .net "csub", 0 0, L_000002137705a100;  1 drivers
v00000213770444e0_0 .net "numf1", 0 0, L_0000021377051310;  1 drivers
v00000213770452a0_0 .net "numf2", 0 0, L_000002137704f470;  1 drivers
S_000002137704c670 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000002137704c990;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a090 .functor XOR 1, L_0000021377051310, L_000002137704f470, C4<0>, C4<0>;
L_000002137705a950 .functor NOT 1, L_0000021377051310, C4<0>, C4<0>, C4<0>;
L_000002137705a560 .functor AND 1, L_000002137705a950, L_000002137704f470, C4<1>, C4<1>;
v000002137704a3e0_0 .net *"_ivl_2", 0 0, L_000002137705a950;  1 drivers
v000002137704a480_0 .net "c_out", 0 0, L_000002137705a560;  alias, 1 drivers
v000002137704aac0_0 .net "num1", 0 0, L_0000021377051310;  alias, 1 drivers
v000002137704a520_0 .net "num2", 0 0, L_000002137704f470;  alias, 1 drivers
v000002137704a5c0_0 .net "sub", 0 0, L_000002137705a090;  alias, 1 drivers
S_000002137704c800 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000002137704c990;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000002137705a100 .functor XOR 1, L_000002137705a090, L_000002137705ab10, C4<0>, C4<0>;
L_000002137705a330 .functor NOT 1, L_000002137705a090, C4<0>, C4<0>, C4<0>;
L_000002137705a170 .functor AND 1, L_000002137705a330, L_000002137705ab10, C4<1>, C4<1>;
v000002137704a980_0 .net *"_ivl_2", 0 0, L_000002137705a330;  1 drivers
v000002137704a700_0 .net "c_out", 0 0, L_000002137705a170;  alias, 1 drivers
v000002137704a660_0 .net "num1", 0 0, L_000002137705a090;  alias, 1 drivers
v000002137704a7a0_0 .net "num2", 0 0, L_000002137705ab10;  alias, 1 drivers
v000002137704a840_0 .net "sub", 0 0, L_000002137705a100;  alias, 1 drivers
S_000002137704b6d0 .scope module, "xnor_gate" "xnor8b" 4 153, 20 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000021377042fa0_0 .var/i "i", 31 0;
v0000021377045020_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v0000021377043ae0_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v0000021377042be0_0 .var "result", 7 0;
v0000021377043180_0 .var "resultado", 7 0;
E_0000021376fa7b10 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v0000021377043180_0;
S_000002137704e5d0 .scope module, "xor_gate" "xor8b" 4 159, 21 3 0, S_0000021376e2ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000021377042dc0_0 .var/i "i", 31 0;
v00000213770439a0_0 .net "num1", 7 0, v0000021377051a90_0;  alias, 1 drivers
v00000213770432c0_0 .net "num2", 7 0, v0000021377053070_0;  alias, 1 drivers
v0000021377044da0_0 .var "result", 7 0;
v0000021377043360_0 .var "resultado", 7 0;
E_0000021376fa7650 .event anyedge, v000002137701eb30_0, v000002137701e450_0, v0000021377043360_0;
S_000002137704eda0 .scope module, "IR" "InstructionRegister" 3 120, 22 1 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "IR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "payload";
    .port_info 3 /OUTPUT 24 "instReg";
    .port_info 4 /OUTPUT 1 "ReadyFlag";
P_0000021376fa7710 .param/l "delay" 0 22 11, C4<010>;
v0000021377043900_0 .net "IR_load", 0 0, v00000213770519f0_0;  alias, 1 drivers
v0000021377043ea0_0 .var "ReadyFlag", 0 0;
v0000021377043f40_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v0000021377044f80_0 .var "counter", 2 0;
v0000021377044a80_0 .var "instReg", 23 0;
v0000021377052530_0 .net "payload", 7 0, v0000021377051810_0;  alias, 1 drivers
v0000021377051f90 .array "temp", 0 2, 7 0;
S_000002137704e120 .scope module, "MemoryAdressRegister" "MAR" 3 111, 23 2 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MAR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 8 "instruction";
v0000021377051b30_0 .net "MAR_load", 0 0, v0000021377053b10_0;  alias, 1 drivers
v0000021377053930_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v0000021377052350_0 .net "data", 7 0, v0000021377052030_0;  alias, 1 drivers
v0000021377051810_0 .var "instruction", 7 0;
S_000002137704d180 .scope module, "ProgramCounter" "pcCounter" 3 103, 24 1 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "PC_load";
    .port_info 2 /INPUT 1 "PC_inc";
    .port_info 3 /INPUT 1 "PC_en";
    .port_info 4 /OUTPUT 8 "PC";
v00000213770536b0_0 .var "PC", 7 0;
v0000021377051e50_0 .net "PC_en", 0 0, v00000213770539d0_0;  alias, 1 drivers
v0000021377053a70_0 .net "PC_inc", 0 0, v0000021377053570_0;  alias, 1 drivers
v00000213770523f0_0 .net "PC_load", 7 0, v00000213770520d0_0;  alias, 1 drivers
v0000021377053750_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
S_000002137704d310 .scope module, "RF" "RegisterFile" 3 130, 25 2 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A1";
    .port_info 2 /INPUT 8 "A2";
    .port_info 3 /INPUT 8 "A3";
    .port_info 4 /INPUT 8 "WriteData";
    .port_info 5 /INPUT 7 "Flag_input";
    .port_info 6 /INPUT 1 "regWriteEnable";
    .port_info 7 /INPUT 1 "regReadEnable";
    .port_info 8 /OUTPUT 8 "RD1";
    .port_info 9 /OUTPUT 8 "RD2";
v0000021377052710_0 .net "A1", 7 0, v0000021377052490_0;  alias, 1 drivers
v0000021377053430_0 .net "A2", 7 0, v0000021377052670_0;  alias, 1 drivers
v0000021377052b70_0 .net "A3", 7 0, v0000021377051d10_0;  alias, 1 drivers
v0000021377052a30_0 .net "Flag_input", 6 0, v00000213770434a0_0;  alias, 1 drivers
v0000021377051a90_0 .var "RD1", 7 0;
v0000021377053070_0 .var "RD2", 7 0;
v0000021377053890_0 .net "WriteData", 7 0, L_0000021377073eb0;  alias, 1 drivers
v0000021377051bd0_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v0000021377053ed0_0 .net "regReadEnable", 0 0, v0000021377051950_0;  alias, 1 drivers
v0000021377051c70_0 .net "regWriteEnable", 0 0, v00000213770531b0_0;  alias, 1 drivers
v00000213770532f0 .array "registers", 0 31, 7 0;
v00000213770532f0_0 .array/port v00000213770532f0, 0;
v00000213770532f0_1 .array/port v00000213770532f0, 1;
E_0000021376fa8010/0 .event anyedge, v0000021377053ed0_0, v0000021377052710_0, v00000213770532f0_0, v00000213770532f0_1;
v00000213770532f0_2 .array/port v00000213770532f0, 2;
v00000213770532f0_3 .array/port v00000213770532f0, 3;
v00000213770532f0_4 .array/port v00000213770532f0, 4;
v00000213770532f0_5 .array/port v00000213770532f0, 5;
E_0000021376fa8010/1 .event anyedge, v00000213770532f0_2, v00000213770532f0_3, v00000213770532f0_4, v00000213770532f0_5;
v00000213770532f0_6 .array/port v00000213770532f0, 6;
v00000213770532f0_7 .array/port v00000213770532f0, 7;
v00000213770532f0_8 .array/port v00000213770532f0, 8;
v00000213770532f0_9 .array/port v00000213770532f0, 9;
E_0000021376fa8010/2 .event anyedge, v00000213770532f0_6, v00000213770532f0_7, v00000213770532f0_8, v00000213770532f0_9;
v00000213770532f0_10 .array/port v00000213770532f0, 10;
v00000213770532f0_11 .array/port v00000213770532f0, 11;
v00000213770532f0_12 .array/port v00000213770532f0, 12;
v00000213770532f0_13 .array/port v00000213770532f0, 13;
E_0000021376fa8010/3 .event anyedge, v00000213770532f0_10, v00000213770532f0_11, v00000213770532f0_12, v00000213770532f0_13;
v00000213770532f0_14 .array/port v00000213770532f0, 14;
v00000213770532f0_15 .array/port v00000213770532f0, 15;
v00000213770532f0_16 .array/port v00000213770532f0, 16;
v00000213770532f0_17 .array/port v00000213770532f0, 17;
E_0000021376fa8010/4 .event anyedge, v00000213770532f0_14, v00000213770532f0_15, v00000213770532f0_16, v00000213770532f0_17;
v00000213770532f0_18 .array/port v00000213770532f0, 18;
v00000213770532f0_19 .array/port v00000213770532f0, 19;
v00000213770532f0_20 .array/port v00000213770532f0, 20;
v00000213770532f0_21 .array/port v00000213770532f0, 21;
E_0000021376fa8010/5 .event anyedge, v00000213770532f0_18, v00000213770532f0_19, v00000213770532f0_20, v00000213770532f0_21;
v00000213770532f0_22 .array/port v00000213770532f0, 22;
v00000213770532f0_23 .array/port v00000213770532f0, 23;
v00000213770532f0_24 .array/port v00000213770532f0, 24;
v00000213770532f0_25 .array/port v00000213770532f0, 25;
E_0000021376fa8010/6 .event anyedge, v00000213770532f0_22, v00000213770532f0_23, v00000213770532f0_24, v00000213770532f0_25;
v00000213770532f0_26 .array/port v00000213770532f0, 26;
v00000213770532f0_27 .array/port v00000213770532f0, 27;
v00000213770532f0_28 .array/port v00000213770532f0, 28;
v00000213770532f0_29 .array/port v00000213770532f0, 29;
E_0000021376fa8010/7 .event anyedge, v00000213770532f0_26, v00000213770532f0_27, v00000213770532f0_28, v00000213770532f0_29;
v00000213770532f0_30 .array/port v00000213770532f0, 30;
v00000213770532f0_31 .array/port v00000213770532f0, 31;
E_0000021376fa8010/8 .event anyedge, v00000213770532f0_30, v00000213770532f0_31, v0000021377053430_0;
E_0000021376fa8010 .event/or E_0000021376fa8010/0, E_0000021376fa8010/1, E_0000021376fa8010/2, E_0000021376fa8010/3, E_0000021376fa8010/4, E_0000021376fa8010/5, E_0000021376fa8010/6, E_0000021376fa8010/7, E_0000021376fa8010/8;
S_000002137704dae0 .scope module, "RandomAcessMemory" "ram" 3 92, 26 2 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "write_adress";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 8 "rd_adress";
    .port_info 7 /OUTPUT 8 "data_out";
P_0000021376d88400 .param/l "addr_size" 0 26 4, +C4<00000000000000000000000000001000>;
P_0000021376d88438 .param/l "data_size" 0 26 5, +C4<00000000000000000000000000001000>;
v00000213770525d0_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v0000021377053110_0 .net "data_in", 7 0, v0000021377054f10_0;  1 drivers
v0000021377052030_0 .var "data_out", 7 0;
v00000213770537f0 .array "ram", 255 0, 7 0;
v0000021377052d50_0 .net "rd_adress", 7 0, v00000213770536b0_0;  alias, 1 drivers
v0000021377052f30_0 .net "rd_en", 0 0, v0000021377052990_0;  alias, 1 drivers
v0000021377051db0_0 .net "rst", 0 0, v0000021377055f50_0;  alias, 1 drivers
v0000021377053390_0 .net "write_adress", 7 0, v0000021377055550_0;  1 drivers
v0000021377053cf0_0 .net "write_en", 0 0, o0000021376fddb48;  alias, 0 drivers
S_000002137704e440 .scope module, "UC" "ControlUnit" 3 59, 27 2 0, S_0000021376e0c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "command_word";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ReadyRegFlag";
    .port_info 4 /INPUT 8 "PC_current_value";
    .port_info 5 /OUTPUT 8 "PC_load";
    .port_info 6 /OUTPUT 1 "PC_inc";
    .port_info 7 /OUTPUT 1 "PC_en";
    .port_info 8 /OUTPUT 1 "MAR_load";
    .port_info 9 /OUTPUT 1 "IR_load";
    .port_info 10 /OUTPUT 8 "write_data";
    .port_info 11 /OUTPUT 8 "ALU_sel";
    .port_info 12 /OUTPUT 8 "ADR_1";
    .port_info 13 /OUTPUT 8 "ADR_2";
    .port_info 14 /OUTPUT 8 "ADR_3";
    .port_info 15 /OUTPUT 1 "regWriteEnable";
    .port_info 16 /OUTPUT 1 "regReadEnable";
    .port_info 17 /OUTPUT 2 "Path_Type";
    .port_info 18 /OUTPUT 1 "rd_en";
    .port_info 19 /OUTPUT 8 "current_state_out";
    .port_info 20 /OUTPUT 8 "opcode_out";
P_0000021377056fc0 .param/l "ADD" 1 27 14, C4<00000110>;
P_0000021377056ff8 .param/l "ARITHMETIC_OPERATION_0" 1 27 5, +C4<00000000000000000000000000001101>;
P_0000021377057030 .param/l "ARITHMETIC_OPERATION_1" 1 27 5, +C4<00000000000000000000000000001110>;
P_0000021377057068 .param/l "ARITHMETIC_OPERATION_2" 1 27 5, +C4<00000000000000000000000000001111>;
P_00000213770570a0 .param/l "CALL" 1 27 33, C4<00011010>;
P_00000213770570d8 .param/l "CALL_0" 1 27 5, +C4<00000000000000000000000000010010>;
P_0000021377057110 .param/l "CALL_1" 1 27 5, +C4<00000000000000000000000000010011>;
P_0000021377057148 .param/l "DEC" 1 27 19, C4<00001011>;
P_0000021377057180 .param/l "DECODE" 1 27 5, +C4<00000000000000000000000000000100>;
P_00000213770571b8 .param/l "DIV" 1 27 17, C4<00001001>;
P_00000213770571f0 .param/l "FETCH_0" 1 27 5, C4<00000000>;
P_0000021377057228 .param/l "FETCH_1" 1 27 5, C4<00000001>;
P_0000021377057260 .param/l "FETCH_2" 1 27 5, C4<00000011>;
P_0000021377057298 .param/l "INC" 1 27 18, C4<00001010>;
P_00000213770572d0 .param/l "JMP" 1 27 32, C4<00011001>;
P_0000021377057308 .param/l "JMP_0" 1 27 5, +C4<00000000000000000000000000010000>;
P_0000021377057340 .param/l "JMP_1" 1 27 5, +C4<00000000000000000000000000010001>;
P_0000021377057378 .param/l "LOA_DIR" 1 27 12, C4<00000100>;
P_00000213770573b0 .param/l "LOA_DIR_0" 1 27 5, +C4<00000000000000000000000000001001>;
P_00000213770573e8 .param/l "LOA_DIR_1" 1 27 5, +C4<00000000000000000000000000001010>;
P_0000021377057420 .param/l "LOA_IMM" 1 27 11, C4<00000011>;
P_0000021377057458 .param/l "LOA_IMM_0" 1 27 5, +C4<00000000000000000000000000001000>;
P_0000021377057490 .param/l "L_AND" 1 27 23, C4<00001111>;
P_00000213770574c8 .param/l "L_NAND" 1 27 24, C4<00010000>;
P_0000021377057500 .param/l "L_NOR" 1 27 25, C4<00010001>;
P_0000021377057538 .param/l "L_NOT" 1 27 26, C4<00010010>;
P_0000021377057570 .param/l "L_OR" 1 27 27, C4<00010011>;
P_00000213770575a8 .param/l "L_ROL" 1 27 30, C4<00010110>;
P_00000213770575e0 .param/l "L_ROR" 1 27 31, C4<00010111>;
P_0000021377057618 .param/l "L_XNOR" 1 27 28, C4<00010100>;
P_0000021377057650 .param/l "L_XOR" 1 27 29, C4<00010101>;
P_0000021377057688 .param/l "MOD" 1 27 20, C4<00001100>;
P_00000213770576c0 .param/l "MOV" 1 27 13, C4<00000101>;
P_00000213770576f8 .param/l "MOV_0" 1 27 5, +C4<00000000000000000000000000001011>;
P_0000021377057730 .param/l "MOV_1" 1 27 5, +C4<00000000000000000000000000001100>;
P_0000021377057768 .param/l "MULT" 1 27 16, C4<00001000>;
P_00000213770577a0 .param/l "READ" 1 27 35, C4<00011100>;
P_00000213770577d8 .param/l "READ_0" 1 27 5, +C4<00000000000000000000000000010101>;
P_0000021377057810 .param/l "RET" 1 27 34, C4<00011011>;
P_0000021377057848 .param/l "RET_0" 1 27 5, +C4<00000000000000000000000000010100>;
P_0000021377057880 .param/l "SL" 1 27 21, C4<00001101>;
P_00000213770578b8 .param/l "SR" 1 27 22, C4<00001110>;
P_00000213770578f0 .param/l "STR_DIR" 1 27 10, C4<00000010>;
P_0000021377057928 .param/l "STR_DIR_0" 1 27 5, +C4<00000000000000000000000000000110>;
P_0000021377057960 .param/l "STR_DIR_1" 1 27 5, +C4<00000000000000000000000000000111>;
P_0000021377057998 .param/l "STR_IMM" 1 27 9, C4<00000001>;
P_00000213770579d0 .param/l "STR_IMM_0" 1 27 5, +C4<00000000000000000000000000000101>;
P_0000021377057a08 .param/l "SUB" 1 27 15, C4<00000111>;
P_0000021377057a40 .param/l "alu_path" 1 27 38, C4<00>;
P_0000021377057a78 .param/l "memory_path" 1 27 38, C4<01>;
P_0000021377057ab0 .param/l "uc_path" 1 27 38, C4<10>;
v0000021377052490_0 .var "ADR_1", 7 0;
v0000021377052670_0 .var "ADR_2", 7 0;
v0000021377051d10_0 .var "ADR_3", 7 0;
v00000213770534d0_0 .var "ALU_sel", 7 0;
v00000213770519f0_0 .var "IR_load", 0 0;
v0000021377053b10_0 .var "MAR_load", 0 0;
v0000021377051ef0_0 .net "PC_current_value", 7 0, v00000213770536b0_0;  alias, 1 drivers
v00000213770539d0_0 .var "PC_en", 0 0;
v0000021377053570_0 .var "PC_inc", 0 0;
v00000213770520d0_0 .var "PC_load", 7 0;
v00000213770527b0_0 .var "Path_Type", 1 0;
v0000021377052170_0 .net "ReadyRegFlag", 0 0, v0000021377043ea0_0;  alias, 1 drivers
v0000021377052210_0 .net "clk", 0 0, v0000021377055d70_0;  alias, 1 drivers
v00000213770518b0_0 .net "command_word", 23 0, v0000021377044a80_0;  alias, 1 drivers
v0000021377052850_0 .var "current_state", 7 0;
v0000021377052df0_0 .var "current_state_out", 7 0;
v0000021377053bb0_0 .var "next_state", 7 0;
v0000021377053c50_0 .var "opcode_out", 7 0;
v00000213770528f0 .array "pc_stack_reg", 0 15, 7 0;
v0000021377052990_0 .var "rd_en", 0 0;
v0000021377051950_0 .var "regReadEnable", 0 0;
v00000213770531b0_0 .var "regWriteEnable", 0 0;
v0000021377052ad0_0 .net "rst", 0 0, v0000021377055f50_0;  alias, 1 drivers
v0000021377052e90_0 .var "stack_pointer", 15 0;
v00000213770522b0_0 .var "write_data", 7 0;
E_0000021376fa7890 .event anyedge, v0000021377052850_0;
S_0000021376e0c090 .scope module, "timer" "timer" 28 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0000021376fa6ed0 .param/l "DIVISOR" 0 28 7, +C4<00000000000011110100001001000000>;
o0000021376fde568 .functor BUFZ 1, C4<z>; HiZ drive
v0000021377054150_0 .net "clk_in", 0 0, o0000021376fde568;  0 drivers
v0000021377054470_0 .var "clk_out", 0 0;
v0000021377056590_0 .var "counter", 31 0;
o0000021376fde5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021377054970_0 .net "rst", 0 0, o0000021376fde5f8;  0 drivers
E_0000021376fa7dd0 .event posedge, v0000021377054970_0, v0000021377054150_0;
    .scope S_000002137704e440;
T_0 ;
    %wait E_0000021376fa7f50;
    %load/vec4 v0000021377052ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377052850_0, 0;
    %load/vec4 v0000021377052850_0;
    %assign/vec4 v0000021377052df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021377053bb0_0;
    %assign/vec4 v0000021377052850_0, 0;
    %load/vec4 v0000021377052850_0;
    %assign/vec4 v0000021377052df0_0, 0;
T_0.1 ;
    %load/vec4 v0000021377052850_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.2 ;
    %delay 5000, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000021377053c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770519f0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377053570_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 12, 0, 8;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 21, 0, 8;
    %jmp/0xz  T_0.46, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 20, 0, 8;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_0.52, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_0.54, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 13, 0, 8;
    %jmp/0xz  T_0.56, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_0.58, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 22, 0, 8;
    %jmp/0xz  T_0.60, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 23, 0, 8;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.65;
T_0.64 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_0.66, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 27, 0, 8;
    %jmp/0xz  T_0.68, 4;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
    %jmp T_0.69;
T_0.68 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %cmpi/e 28, 0, 8;
    %jmp/0xz  T_0.70, 4;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000213770527b0_0, 0;
T_0.70 ;
T_0.69 ;
T_0.67 ;
T_0.65 ;
T_0.63 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
T_0.43 ;
T_0.41 ;
T_0.39 ;
T_0.37 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
T_0.29 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
    %jmp T_0.19;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.5 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.7 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.9 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.11 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.12 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.14 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002137704e440;
T_1 ;
    %wait E_0000021376fa7890;
    %load/vec4 v0000021377052850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_1.20;
T_1.0 ;
    %load/vec4 v0000021377052ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770539d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000213770520d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021377052e90_0, 0, 16;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377053b10_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_1.20;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770539d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377053570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770519f0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_1.20;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770519f0_0, 0;
    %load/vec4 v0000021377052170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377053bb0_0, 0;
T_1.24 ;
    %jmp T_1.20;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377053570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377053b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770519f0_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000213770522b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377052490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377052670_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377051d10_0, 0;
    %jmp T_1.20;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377053570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377053b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770519f0_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000213770522b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377052490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021377052670_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377051d10_0, 0;
    %jmp T_1.20;
T_1.5 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000021377052490_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377051d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %jmp T_1.20;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %jmp T_1.20;
T_1.7 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000021377052490_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377051d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %jmp T_1.20;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %jmp T_1.20;
T_1.9 ;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000021377052490_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377051d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %jmp T_1.20;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %jmp T_1.20;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v00000213770534d0_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377052490_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000021377052670_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000021377051d10_0, 0;
    %jmp T_1.20;
T_1.12 ;
    %delay 5000, 0;
    %jmp T_1.20;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %jmp T_1.20;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770539d0_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v00000213770520d0_0, 0;
    %jmp T_1.20;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770539d0_0, 0;
    %jmp T_1.20;
T_1.16 ;
    %load/vec4 v0000021377052e90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.25, 5;
    %load/vec4 v0000021377051ef0_0;
    %ix/getv 3, v0000021377052e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000213770528f0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0000021377052e90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021377052e90_0, 0;
T_1.25 ;
    %jmp T_1.20;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000213770539d0_0, 0;
    %load/vec4 v0000021377052e90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0000021377052e90_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000021377052e90_0, 0;
    %delay 1000, 0;
    %ix/getv 4, v0000021377052e90_0;
    %load/vec4a v00000213770528f0, 4;
    %assign/vec4 v00000213770520d0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0000021377051ef0_0;
    %assign/vec4 v00000213770520d0_0, 0;
T_1.28 ;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377051950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000213770531b0_0, 0;
    %delay 10000, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377052490_0, 0;
    %load/vec4 v00000213770518b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000021377052670_0, 0;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021377040ee0;
T_2 ;
    %wait E_0000021376fa7f90;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002137703f320_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137703cd00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002137703cd00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000002137703cc60_0;
    %load/vec4 v000002137703cd00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002137703f320_0;
    %load/vec4 v000002137703cda0_0;
    %pad/u 16;
    %load/vec4 v000002137703cd00_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v000002137703f320_0, 0, 16;
T_2.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137703cd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137703cd00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v000002137703f320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002137703ce40_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002137702db10;
T_3 ;
    %wait E_0000021376fa7ad0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137702c630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137703a0c0_0, 0, 8;
    %load/vec4 v000002137702bb90_0;
    %store/vec4 v000002137702c1d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137702b9b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002137702b9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000002137702c630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002137702c630_0, 0, 8;
    %load/vec4 v000002137702c1d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002137702c630_0, 4, 1;
    %load/vec4 v000002137702c1d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002137702c1d0_0, 0, 8;
    %load/vec4 v000002137703a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002137703a0c0_0, 0, 8;
    %load/vec4 v000002137703a8e0_0;
    %load/vec4 v000002137702c630_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002137703a0c0_0, 4, 1;
    %load/vec4 v000002137702c630_0;
    %load/vec4 v000002137703a8e0_0;
    %sub;
    %store/vec4 v000002137702c630_0, 0, 8;
T_3.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137702b9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137702b9b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v000002137703a0c0_0;
    %store/vec4 v0000021377039620_0, 0, 8;
    %load/vec4 v000002137702c630_0;
    %store/vec4 v00000213770393a0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002137702e150;
T_4 ;
    %wait E_0000021376fa7990;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137702ba50_0, 0, 8;
    %load/vec4 v000002137702c590_0;
    %store/vec4 v000002137702c270_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137702b370_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002137702b370_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000002137702ba50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002137702ba50_0, 0, 8;
    %load/vec4 v000002137702c270_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002137702ba50_0, 4, 1;
    %load/vec4 v000002137702c270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002137702c270_0, 0, 8;
    %load/vec4 v000002137702b410_0;
    %load/vec4 v000002137702ba50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v000002137702ba50_0;
    %load/vec4 v000002137702b410_0;
    %sub;
    %store/vec4 v000002137702ba50_0, 0, 8;
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137702b370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137702b370_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v000002137702ba50_0;
    %store/vec4 v000002137702c6d0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002137701c430;
T_5 ;
    %wait E_0000021376fa7e90;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137701ebd0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137701eef0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002137701eef0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002137701f030_0;
    %load/vec4 v000002137701eef0_0;
    %part/s 1;
    %load/vec4 v000002137701d230_0;
    %load/vec4 v000002137701eef0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000002137701eef0_0;
    %store/vec4 v000002137701ebd0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137701eef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137701eef0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v000002137701ebd0_0;
    %store/vec4 v000002137701daf0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000213770427e0;
T_6 ;
    %wait E_0000021376fa7d90;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000213770407c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137703f6e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002137703f6e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002137703f500_0;
    %load/vec4 v000002137703f6e0_0;
    %part/s 1;
    %load/vec4 v000002137703fd20_0;
    %load/vec4 v000002137703f6e0_0;
    %part/s 1;
    %and;
    %nor/r;
    %ix/getv/s 4, v000002137703f6e0_0;
    %store/vec4 v00000213770407c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137703f6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137703f6e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v00000213770407c0_0;
    %store/vec4 v0000021377040540_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021377042650;
T_7 ;
    %wait E_0000021376fa7290;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021377040900_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137703f5a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002137703f5a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000021377040220_0;
    %load/vec4 v000002137703f5a0_0;
    %part/s 1;
    %load/vec4 v0000021377040400_0;
    %load/vec4 v000002137703f5a0_0;
    %part/s 1;
    %or;
    %nor/r;
    %ix/getv/s 4, v000002137703f5a0_0;
    %store/vec4 v0000021377040900_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137703f5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137703f5a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000021377040900_0;
    %store/vec4 v0000021377040860_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021377041070;
T_8 ;
    %wait E_0000021376fa79d0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137703f640_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021377040040_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000021377040040_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000002137703fdc0_0;
    %load/vec4 v0000021377040040_0;
    %part/s 1;
    %nor/r;
    %ix/getv/s 4, v0000021377040040_0;
    %store/vec4 v000002137703f640_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021377040040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000021377040040_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v000002137703f640_0;
    %store/vec4 v000002137703f3c0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000213770421a0;
T_9 ;
    %wait E_0000021376fa7e10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002137703f460_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002137703fe60_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002137703fe60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v00000213770400e0_0;
    %load/vec4 v000002137703fe60_0;
    %part/s 1;
    %load/vec4 v000002137703fbe0_0;
    %load/vec4 v000002137703fe60_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v000002137703fe60_0;
    %store/vec4 v000002137703f460_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002137703fe60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002137703fe60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v000002137703f460_0;
    %store/vec4 v000002137703f780_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002137704b6d0;
T_10 ;
    %wait E_0000021376fa7b10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021377043180_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021377042fa0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000021377042fa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000021377045020_0;
    %load/vec4 v0000021377042fa0_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v0000021377043ae0_0;
    %load/vec4 v0000021377042fa0_0;
    %part/s 1;
    %and;
    %load/vec4 v0000021377045020_0;
    %load/vec4 v0000021377042fa0_0;
    %part/s 1;
    %load/vec4 v0000021377043ae0_0;
    %load/vec4 v0000021377042fa0_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %ix/getv/s 4, v0000021377042fa0_0;
    %store/vec4 v0000021377043180_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021377042fa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000021377042fa0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v0000021377043180_0;
    %store/vec4 v0000021377042be0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002137704e5d0;
T_11 ;
    %wait E_0000021376fa7650;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021377043360_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021377042dc0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000021377042dc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v00000213770439a0_0;
    %load/vec4 v0000021377042dc0_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v00000213770432c0_0;
    %load/vec4 v0000021377042dc0_0;
    %part/s 1;
    %and;
    %load/vec4 v00000213770439a0_0;
    %load/vec4 v0000021377042dc0_0;
    %part/s 1;
    %load/vec4 v00000213770432c0_0;
    %load/vec4 v0000021377042dc0_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %ix/getv/s 4, v0000021377042dc0_0;
    %store/vec4 v0000021377043360_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021377042dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000021377042dc0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/vec4 v0000021377043360_0;
    %store/vec4 v0000021377044da0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000021376e2ee70;
T_12 ;
    %wait E_0000021376fa7f50;
    %delay 5, 0;
    %load/vec4 v0000021377044c60_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.0 ;
    %load/vec4 v0000021377043c20_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v0000021377045160_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.22, 8;
T_12.21 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.22, 8;
 ; End of false expr.
    %blend;
T_12.22;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770443a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.23, 4;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.23;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.1 ;
    %load/vec4 v00000213770449e0_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v0000021377044940_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.27, 8;
T_12.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.27, 8;
 ; End of false expr.
    %blend;
T_12.27;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770443a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_12.28, 4;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.28;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.2 ;
    %load/vec4 v0000021377043fe0_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.30, 8;
T_12.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.30, 8;
 ; End of false expr.
    %blend;
T_12.30;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v0000021377044620_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.32, 8;
T_12.31 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.32, 8;
 ; End of false expr.
    %blend;
T_12.32;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770443a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.33, 4;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.33;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.3 ;
    %load/vec4 v00000213770446c0_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.35, 8;
T_12.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.35, 8;
 ; End of false expr.
    %blend;
T_12.35;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v0000021377044120_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.36, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.37, 8;
T_12.36 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.37, 8;
 ; End of false expr.
    %blend;
T_12.37;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770443a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_12.38, 4;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.38;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.4 ;
    %load/vec4 v0000021377043d60_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.40, 8;
T_12.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.40, 8;
 ; End of false expr.
    %blend;
T_12.40;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.41, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.42, 8;
T_12.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.42, 8;
 ; End of false expr.
    %blend;
T_12.42;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770443a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.43, 4;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.43;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.5 ;
    %load/vec4 v0000021377043540_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.44, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.45, 8;
T_12.44 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.45, 8;
 ; End of false expr.
    %blend;
T_12.45;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.47, 8;
T_12.46 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.47, 8;
 ; End of false expr.
    %blend;
T_12.47;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770443a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.49, 8;
T_12.48 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.49, 8;
 ; End of false expr.
    %blend;
T_12.49;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.6 ;
    %load/vec4 v0000021377044760_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.50, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.51, 8;
T_12.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.51, 8;
 ; End of false expr.
    %blend;
T_12.51;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.52, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.53, 8;
T_12.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.53, 8;
 ; End of false expr.
    %blend;
T_12.53;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770443a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.55, 8;
T_12.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.55, 8;
 ; End of false expr.
    %blend;
T_12.55;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.7 ;
    %load/vec4 v0000021377043680_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.57, 8;
T_12.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.57, 8;
 ; End of false expr.
    %blend;
T_12.57;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.58, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.59, 8;
T_12.58 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.59, 8;
 ; End of false expr.
    %blend;
T_12.59;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.8 ;
    %load/vec4 v0000021377043720_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.61, 8;
T_12.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.61, 8;
 ; End of false expr.
    %blend;
T_12.61;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.63, 8;
T_12.62 ; End of true expr.
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %pad/u 2;
    %jmp/0 T_12.63, 8;
 ; End of false expr.
    %blend;
T_12.63;
    %pad/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.64, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.65, 8;
T_12.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.65, 8;
 ; End of false expr.
    %blend;
T_12.65;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.9 ;
    %load/vec4 v0000021377043a40_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.67, 8;
T_12.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.67, 8;
 ; End of false expr.
    %blend;
T_12.67;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.68, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.69, 8;
T_12.68 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.69, 8;
 ; End of false expr.
    %blend;
T_12.69;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.10 ;
    %load/vec4 v0000021377044800_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.70, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.71, 8;
T_12.70 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.71, 8;
 ; End of false expr.
    %blend;
T_12.71;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.72, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.73, 8;
T_12.72 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.73, 8;
 ; End of false expr.
    %blend;
T_12.73;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.11 ;
    %load/vec4 v0000021377045200_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.75, 8;
T_12.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.75, 8;
 ; End of false expr.
    %blend;
T_12.75;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.76, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.77, 8;
T_12.76 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.77, 8;
 ; End of false expr.
    %blend;
T_12.77;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.12 ;
    %load/vec4 v0000021377042c80_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.79, 8;
T_12.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.79, 8;
 ; End of false expr.
    %blend;
T_12.79;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.80, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.81, 8;
T_12.80 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.81, 8;
 ; End of false expr.
    %blend;
T_12.81;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0000021377044ee0_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.83, 8;
T_12.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.83, 8;
 ; End of false expr.
    %blend;
T_12.83;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.84, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.85, 8;
T_12.84 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.85, 8;
 ; End of false expr.
    %blend;
T_12.85;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0000021377043b80_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.86, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.87, 8;
T_12.86 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.87, 8;
 ; End of false expr.
    %blend;
T_12.87;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.88, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.89, 8;
T_12.88 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.89, 8;
 ; End of false expr.
    %blend;
T_12.89;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.15 ;
    %load/vec4 v00000213770437c0_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.90, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.91, 8;
T_12.90 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.91, 8;
 ; End of false expr.
    %blend;
T_12.91;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.92, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.93, 8;
T_12.92 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.93, 8;
 ; End of false expr.
    %blend;
T_12.93;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.16 ;
    %load/vec4 v0000021377044080_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.94, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.95, 8;
T_12.94 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.95, 8;
 ; End of false expr.
    %blend;
T_12.95;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %xnor/r;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0000021377043e00_0;
    %assign/vec4 v00000213770448a0_0, 0;
    %load/vec4 v00000213770448a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.97, 8;
T_12.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.97, 8;
 ; End of false expr.
    %blend;
T_12.97;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770435e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000213770448a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.98, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.99, 8;
T_12.98 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.99, 8;
 ; End of false expr.
    %blend;
T_12.99;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000213770434a0_0, 4, 5;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000002137704dae0;
T_13 ;
    %vpi_call 26 26 "$readmemb", "binary.mem", v00000213770537f0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002137704dae0;
T_14 ;
    %wait E_0000021376fa7f50;
    %delay 5000, 0;
    %load/vec4 v0000021377051db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 26 31 "$readmemb", "binary.mem", v00000213770537f0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000021377053110_0;
    %load/vec4 v0000021377053390_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000213770537f0, 0, 4;
    %load/vec4 v0000021377052d50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000213770537f0, 4;
    %assign/vec4 v0000021377052030_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002137704d180;
T_15 ;
    %wait E_0000021376fa7f50;
    %load/vec4 v0000021377051e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000213770523f0_0;
    %assign/vec4 v00000213770536b0_0, 0;
T_15.0 ;
    %load/vec4 v0000021377053a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000213770536b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000213770536b0_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002137704e120;
T_16 ;
    %wait E_0000021376fa7f50;
    %delay 6000, 0;
    %load/vec4 v0000021377051b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000021377052350_0;
    %assign/vec4 v0000021377051810_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002137704eda0;
T_17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021377044f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021377043ea0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000002137704eda0;
T_18 ;
    %wait E_0000021376fa7f50;
    %load/vec4 v0000021377043900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.2, 4;
    %load/vec4 v0000021377043ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000021377044f80_0;
    %cmpi/u 2, 0, 3;
    %jmp/0xz  T_18.3, 5;
    %load/vec4 v0000021377052530_0;
    %load/vec4 v0000021377044f80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021377051f90, 0, 4;
    %load/vec4 v0000021377044f80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021377044f80_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021377051f90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021377051f90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021377052530_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021377044a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021377043ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021377044f80_0, 0;
T_18.4 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000021377043ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377043ea0_0, 0;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002137704d310;
T_19 ;
    %wait E_0000021376fa7f50;
    %delay 9000, 0;
    %load/vec4 v0000021377051c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000021377053890_0;
    %load/vec4 v0000021377052b70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000213770532f0, 0, 4;
    %load/vec4 v0000021377052a30_0;
    %pad/u 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000213770532f0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002137704d310;
T_20 ;
    %wait E_0000021376fa8010;
    %load/vec4 v0000021377053ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000021377052710_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000213770532f0, 4;
    %assign/vec4 v0000021377051a90_0, 0;
    %load/vec4 v0000021377053430_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000213770532f0, 4;
    %assign/vec4 v0000021377053070_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000021376fcea30;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021377055d70_0, 0, 1;
T_21.0 ;
    %delay 30000, 0;
    %load/vec4 v0000021377055d70_0;
    %inv;
    %store/vec4 v0000021377055d70_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0000021376fcea30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021377055f50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021377055f50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021377055f50_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000021376fcea30;
T_23 ;
    %vpi_call 2 49 "$monitor", "rst: %b | clk: %b | endereco na porta A1: %b | Endereco na porta A2: %b | Endereco na porta A3: %b\012 Saida porta A1: %b | Saida na porta A2: %b | opcode = %b \012", v0000021377055f50_0, v0000021377055d70_0, v00000213770559b0_0, v0000021377055230_0, v0000021377055b90_0, v00000213770564f0_0, v0000021377055370_0, v0000021377056310_0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000021376fcea30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021376fcea30 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000021376e0c090;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021377056590_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0000021376e0c090;
T_26 ;
    %wait E_0000021376fa7dd0;
    %load/vec4 v0000021377054970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021377056590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021377054470_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000021377056590_0;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0000021377054470_0;
    %inv;
    %assign/vec4 v0000021377054470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021377056590_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000021377056590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021377056590_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "AGM-VTSB.v";
    "./AGM-V.v";
    "./ALU.v";
    "./arithmetic/adder.v";
    "./logic/and_gate.v";
    "./arithmetic/decrement.v";
    "./arithmetic/subtractor.v";
    "./arithmetic/div_module.v";
    "./arithmetic/divisor.v";
    "./arithmetic/increment.v";
    "./arithmetic/shift_left8b.v";
    "./arithmetic/multiplier.v";
    "./logic/nand_gate.v";
    "./logic/nor_gate.v";
    "./logic/not_gate.v";
    "./logic/or_gate.v";
    "./logic/numberroll.v";
    "./arithmetic/shift_right8b.v";
    "./logic/xnor_gate.v";
    "./logic/xor_gate.v";
    "./instructionRegister.v";
    "./MAR.v";
    "./pcCounter.v";
    "./registerFile.v";
    "./RAM.v";
    "./ControlUnit2.v";
    "./temporizador.v";
