{
  "module_name": "sram_y0_x3_rtr_regs.h",
  "hash_id": "689ab13926c683b29412b6de2ece2a61d8693d9f4fcec6cd1c7e52ec3b4e0828",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/sram_y0_x3_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SRAM_Y0_X3_RTR_REGS_H_\n#define ASIC_REG_SRAM_Y0_X3_RTR_REGS_H_\n\n \n\n#define mmSRAM_Y0_X3_RTR_HBW_RD_RQ_E_ARB                             0x20D100\n\n#define mmSRAM_Y0_X3_RTR_HBW_RD_RQ_W_ARB                             0x20D104\n\n#define mmSRAM_Y0_X3_RTR_HBW_RD_RQ_L_ARB                             0x20D110\n\n#define mmSRAM_Y0_X3_RTR_HBW_E_ARB_MAX                               0x20D120\n\n#define mmSRAM_Y0_X3_RTR_HBW_W_ARB_MAX                               0x20D124\n\n#define mmSRAM_Y0_X3_RTR_HBW_L_ARB_MAX                               0x20D130\n\n#define mmSRAM_Y0_X3_RTR_HBW_DATA_E_ARB                              0x20D140\n\n#define mmSRAM_Y0_X3_RTR_HBW_DATA_W_ARB                              0x20D144\n\n#define mmSRAM_Y0_X3_RTR_HBW_DATA_L_ARB                              0x20D148\n\n#define mmSRAM_Y0_X3_RTR_HBW_WR_RS_E_ARB                             0x20D160\n\n#define mmSRAM_Y0_X3_RTR_HBW_WR_RS_W_ARB                             0x20D164\n\n#define mmSRAM_Y0_X3_RTR_HBW_WR_RS_L_ARB                             0x20D168\n\n#define mmSRAM_Y0_X3_RTR_LBW_RD_RQ_E_ARB                             0x20D200\n\n#define mmSRAM_Y0_X3_RTR_LBW_RD_RQ_W_ARB                             0x20D204\n\n#define mmSRAM_Y0_X3_RTR_LBW_RD_RQ_L_ARB                             0x20D210\n\n#define mmSRAM_Y0_X3_RTR_LBW_E_ARB_MAX                               0x20D220\n\n#define mmSRAM_Y0_X3_RTR_LBW_W_ARB_MAX                               0x20D224\n\n#define mmSRAM_Y0_X3_RTR_LBW_L_ARB_MAX                               0x20D230\n\n#define mmSRAM_Y0_X3_RTR_LBW_DATA_E_ARB                              0x20D240\n\n#define mmSRAM_Y0_X3_RTR_LBW_DATA_W_ARB                              0x20D244\n\n#define mmSRAM_Y0_X3_RTR_LBW_DATA_L_ARB                              0x20D248\n\n#define mmSRAM_Y0_X3_RTR_LBW_WR_RS_E_ARB                             0x20D260\n\n#define mmSRAM_Y0_X3_RTR_LBW_WR_RS_W_ARB                             0x20D264\n\n#define mmSRAM_Y0_X3_RTR_LBW_WR_RS_L_ARB                             0x20D268\n\n#define mmSRAM_Y0_X3_RTR_DBG_E_ARB                                   0x20D300\n\n#define mmSRAM_Y0_X3_RTR_DBG_W_ARB                                   0x20D304\n\n#define mmSRAM_Y0_X3_RTR_DBG_L_ARB                                   0x20D310\n\n#define mmSRAM_Y0_X3_RTR_DBG_E_ARB_MAX                               0x20D320\n\n#define mmSRAM_Y0_X3_RTR_DBG_W_ARB_MAX                               0x20D324\n\n#define mmSRAM_Y0_X3_RTR_DBG_L_ARB_MAX                               0x20D330\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}