<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1728895332" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/selsort.dcp">
  <File Type="PA-TCL" Name="selsort.tcl"/>
  <File Type="REPORTS-TCL" Name="selsort_reports.tcl"/>
  <File Type="RDS-RDS" Name="selsort.vds"/>
  <File Type="RDS-UTIL" Name="selsort_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="selsort_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="selsort.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_cnt_xec.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch04_10_cnt_xec.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_xreg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch04_10_xreg.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_11_mod_m.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch04_11_mod_m.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_01_uart_rx.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch07_01_uart_rx.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_03_uart_tx.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch07_03_uart_tx.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch11_01_x_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch11_01_x_ram.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="selsort"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/sel_sorting_FSMD_VHDL/selsort.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Downloads/sel_sorting_FSMD_VHDL-20241009T070737Z-001/sel_sorting_FSMD_VHDL/selsort.xdc"/>
        <Attr Name="ImportTime" Val="1728458362"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/selsort.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
