Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  6 16:51:49 2024
| Host         : Amn-Naqvi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rom1/rom_addr_next_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.360       -0.770                      3                  109        0.137        0.000                      0                  109        4.500        0.000                       0                    75  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.360       -0.770                      3                  109        0.137        0.000                      0                  109        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.360ns,  Total Violation       -0.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 counter1/number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom1/rom_addr_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.313ns  (logic 4.180ns (40.532%)  route 6.133ns (59.468%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  counter1/number_reg[5]/Q
                         net (fo=22, routed)          0.659     6.274    counter1/counterValue[5]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  counter1/rom_addr_next[4]_i_28/O
                         net (fo=2, routed)           0.546     6.944    counter1/rom_addr_next[4]_i_28_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  counter1/rom_addr_next[4]_i_12/O
                         net (fo=2, routed)           0.316     7.384    counter1/rom_addr_next[4]_i_12_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  counter1/rom_addr_next[4]_i_16/O
                         net (fo=1, routed)           0.000     7.508    counter1/rom_addr_next[4]_i_16_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.058 r  counter1/rom_addr_next_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.058    counter1/rom_addr_next_reg[4]_i_7_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  counter1/rom_addr_next_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.172    counter1/rom_addr_next_reg[7]_i_16_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.394 r  counter1/rom_addr_next_reg[7]_i_88/O[0]
                         net (fo=12, routed)          0.659     9.053    counter1_n_11
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.299     9.352 r  rom_addr_next[7]_i_146/O
                         net (fo=1, routed)           0.323     9.675    rom_addr_next[7]_i_146_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.201 r  rom_addr_next_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.201    rom_addr_next_reg[7]_i_99_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  rom_addr_next_reg[7]_i_58/O[0]
                         net (fo=5, routed)           0.603    11.026    counter1/rom_addr_next[4]_i_5_0[0]
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.299    11.325 r  counter1/rom_addr_next[7]_i_95/O
                         net (fo=1, routed)           0.000    11.325    counter1/rom_addr_next[7]_i_95_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.701 f  counter1/rom_addr_next_reg[7]_i_57/CO[3]
                         net (fo=4, routed)           0.917    12.618    counter1/rom_addr_next_reg[7]_i_57_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.124    12.742 r  counter1/rom_addr_next[4]_i_8/O
                         net (fo=5, routed)           0.287    13.029    counter1/rom_addr_next[4]_i_8_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    13.153 r  counter1/rom_addr_next[7]_i_89/O
                         net (fo=3, routed)           0.330    13.484    counter1/rom_addr_next[7]_i_89_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.124    13.608 f  counter1/rom_addr_next[7]_i_47/O
                         net (fo=3, routed)           0.598    14.206    counter1/rom_addr_next[7]_i_47_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124    14.330 r  counter1/rom_addr_next[7]_i_18/O
                         net (fo=3, routed)           0.740    15.070    counter1/rom_addr_next[7]_i_18_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124    15.194 f  counter1/rom_addr_next[5]_i_5/O
                         net (fo=1, routed)           0.154    15.348    counter1/rom_addr_next[5]_i_5_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.472 r  counter1/rom_addr_next[5]_i_1/O
                         net (fo=1, routed)           0.000    15.472    rom1/D[5]
    SLICE_X7Y45          FDRE                                         r  rom1/rom_addr_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.517    14.858    rom1/CLK
    SLICE_X7Y45          FDRE                                         r  rom1/rom_addr_next_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.029    15.112    rom1/rom_addr_next_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 counter1/number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom1/rom_addr_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 4.180ns (40.781%)  route 6.070ns (59.219%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  counter1/number_reg[5]/Q
                         net (fo=22, routed)          0.659     6.274    counter1/counterValue[5]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  counter1/rom_addr_next[4]_i_28/O
                         net (fo=2, routed)           0.546     6.944    counter1/rom_addr_next[4]_i_28_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  counter1/rom_addr_next[4]_i_12/O
                         net (fo=2, routed)           0.316     7.384    counter1/rom_addr_next[4]_i_12_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  counter1/rom_addr_next[4]_i_16/O
                         net (fo=1, routed)           0.000     7.508    counter1/rom_addr_next[4]_i_16_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.058 r  counter1/rom_addr_next_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.058    counter1/rom_addr_next_reg[4]_i_7_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  counter1/rom_addr_next_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.172    counter1/rom_addr_next_reg[7]_i_16_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.394 r  counter1/rom_addr_next_reg[7]_i_88/O[0]
                         net (fo=12, routed)          0.659     9.053    counter1_n_11
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.299     9.352 r  rom_addr_next[7]_i_146/O
                         net (fo=1, routed)           0.323     9.675    rom_addr_next[7]_i_146_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.201 r  rom_addr_next_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.201    rom_addr_next_reg[7]_i_99_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  rom_addr_next_reg[7]_i_58/O[0]
                         net (fo=5, routed)           0.603    11.026    counter1/rom_addr_next[4]_i_5_0[0]
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.299    11.325 r  counter1/rom_addr_next[7]_i_95/O
                         net (fo=1, routed)           0.000    11.325    counter1/rom_addr_next[7]_i_95_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.701 f  counter1/rom_addr_next_reg[7]_i_57/CO[3]
                         net (fo=4, routed)           0.917    12.618    counter1/rom_addr_next_reg[7]_i_57_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.124    12.742 r  counter1/rom_addr_next[4]_i_8/O
                         net (fo=5, routed)           0.287    13.029    counter1/rom_addr_next[4]_i_8_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    13.153 r  counter1/rom_addr_next[7]_i_89/O
                         net (fo=3, routed)           0.330    13.484    counter1/rom_addr_next[7]_i_89_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  counter1/rom_addr_next[7]_i_47/O
                         net (fo=3, routed)           0.572    14.179    counter1/rom_addr_next[7]_i_47_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124    14.303 r  counter1/rom_addr_next[7]_i_15/O
                         net (fo=3, routed)           0.595    14.898    counter1/rom_addr_next[7]_i_15_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124    15.022 f  counter1/rom_addr_next[7]_i_5/O
                         net (fo=1, routed)           0.263    15.285    counter1/rom_addr_next[7]_i_5_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.124    15.409 r  counter1/rom_addr_next[7]_i_1/O
                         net (fo=1, routed)           0.000    15.409    rom1/D[7]
    SLICE_X7Y46          FDRE                                         r  rom1/rom_addr_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.517    14.858    rom1/CLK
    SLICE_X7Y46          FDRE                                         r  rom1/rom_addr_next_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.031    15.114    rom1/rom_addr_next_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 counter1/number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom1/rom_addr_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.069ns  (logic 4.056ns (40.283%)  route 6.013ns (59.717%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  counter1/number_reg[5]/Q
                         net (fo=22, routed)          0.659     6.274    counter1/counterValue[5]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  counter1/rom_addr_next[4]_i_28/O
                         net (fo=2, routed)           0.546     6.944    counter1/rom_addr_next[4]_i_28_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  counter1/rom_addr_next[4]_i_12/O
                         net (fo=2, routed)           0.316     7.384    counter1/rom_addr_next[4]_i_12_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  counter1/rom_addr_next[4]_i_16/O
                         net (fo=1, routed)           0.000     7.508    counter1/rom_addr_next[4]_i_16_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.058 r  counter1/rom_addr_next_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.058    counter1/rom_addr_next_reg[4]_i_7_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  counter1/rom_addr_next_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.172    counter1/rom_addr_next_reg[7]_i_16_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.394 r  counter1/rom_addr_next_reg[7]_i_88/O[0]
                         net (fo=12, routed)          0.659     9.053    counter1_n_11
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.299     9.352 r  rom_addr_next[7]_i_146/O
                         net (fo=1, routed)           0.323     9.675    rom_addr_next[7]_i_146_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.201 r  rom_addr_next_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.201    rom_addr_next_reg[7]_i_99_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  rom_addr_next_reg[7]_i_58/O[0]
                         net (fo=5, routed)           0.603    11.026    counter1/rom_addr_next[4]_i_5_0[0]
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.299    11.325 r  counter1/rom_addr_next[7]_i_95/O
                         net (fo=1, routed)           0.000    11.325    counter1/rom_addr_next[7]_i_95_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.701 f  counter1/rom_addr_next_reg[7]_i_57/CO[3]
                         net (fo=4, routed)           0.917    12.618    counter1/rom_addr_next_reg[7]_i_57_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.124    12.742 r  counter1/rom_addr_next[4]_i_8/O
                         net (fo=5, routed)           0.287    13.029    counter1/rom_addr_next[4]_i_8_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    13.153 r  counter1/rom_addr_next[7]_i_89/O
                         net (fo=3, routed)           0.330    13.484    counter1/rom_addr_next[7]_i_89_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  counter1/rom_addr_next[7]_i_47/O
                         net (fo=3, routed)           0.572    14.179    counter1/rom_addr_next[7]_i_47_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124    14.303 r  counter1/rom_addr_next[7]_i_15/O
                         net (fo=3, routed)           0.801    15.104    counter1/rom_addr_next[7]_i_15_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124    15.228 r  counter1/rom_addr_next[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.228    rom1/D[6]
    SLICE_X7Y44          FDRE                                         r  rom1/rom_addr_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.517    14.858    rom1/CLK
    SLICE_X7Y44          FDRE                                         r  rom1/rom_addr_next_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.031    15.114    rom1/rom_addr_next_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 counter1/number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom1/rom_addr_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 3.808ns (42.026%)  route 5.253ns (57.974%))
  Logic Levels:           14  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  counter1/number_reg[5]/Q
                         net (fo=22, routed)          0.659     6.274    counter1/counterValue[5]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  counter1/rom_addr_next[4]_i_28/O
                         net (fo=2, routed)           0.546     6.944    counter1/rom_addr_next[4]_i_28_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  counter1/rom_addr_next[4]_i_12/O
                         net (fo=2, routed)           0.316     7.384    counter1/rom_addr_next[4]_i_12_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  counter1/rom_addr_next[4]_i_16/O
                         net (fo=1, routed)           0.000     7.508    counter1/rom_addr_next[4]_i_16_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.058 r  counter1/rom_addr_next_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.058    counter1/rom_addr_next_reg[4]_i_7_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  counter1/rom_addr_next_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.172    counter1/rom_addr_next_reg[7]_i_16_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.394 r  counter1/rom_addr_next_reg[7]_i_88/O[0]
                         net (fo=12, routed)          0.659     9.053    counter1_n_11
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.299     9.352 r  rom_addr_next[7]_i_146/O
                         net (fo=1, routed)           0.323     9.675    rom_addr_next[7]_i_146_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.201 r  rom_addr_next_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.201    rom_addr_next_reg[7]_i_99_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  rom_addr_next_reg[7]_i_58/O[0]
                         net (fo=5, routed)           0.603    11.026    counter1/rom_addr_next[4]_i_5_0[0]
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.299    11.325 r  counter1/rom_addr_next[7]_i_95/O
                         net (fo=1, routed)           0.000    11.325    counter1/rom_addr_next[7]_i_95_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.701 f  counter1/rom_addr_next_reg[7]_i_57/CO[3]
                         net (fo=4, routed)           0.917    12.618    counter1/rom_addr_next_reg[7]_i_57_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.124    12.742 r  counter1/rom_addr_next[4]_i_8/O
                         net (fo=5, routed)           0.879    13.622    counter1/rom_addr_next[4]_i_8_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.124    13.746 r  counter1/rom_addr_next[4]_i_5/O
                         net (fo=1, routed)           0.351    14.096    counter1/rom_addr_next[4]_i_5_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124    14.220 r  counter1/rom_addr_next[4]_i_1/O
                         net (fo=1, routed)           0.000    14.220    rom1/D[4]
    SLICE_X0Y44          FDRE                                         r  rom1/rom_addr_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    rom1/CLK
    SLICE_X0Y44          FDRE                                         r  rom1/rom_addr_next_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)        0.029    15.128    rom1/rom_addr_next_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 counter1/number_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.992ns (18.438%)  route 4.388ns (81.562%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y44          FDCE                                         r  counter1/number_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  counter1/number_reg[13]/Q
                         net (fo=44, routed)          2.136     7.715    counter1/counterValue[13]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     8.014 f  counter1/number[13]_i_5/O
                         net (fo=1, routed)           0.861     8.875    counter1/number[13]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.999 f  counter1/number[13]_i_4/O
                         net (fo=13, routed)          0.735     9.733    counter1/number[13]_i_4_n_0
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.150     9.883 r  counter1/number[8]_i_1/O
                         net (fo=1, routed)           0.656    10.540    counter1/number[8]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  counter1/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    counter1/CLK
    SLICE_X1Y44          FDCE                                         r  counter1/number_reg[8]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)       -0.266    14.833    counter1/number_reg[8]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 counter1/number_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.992ns (18.486%)  route 4.374ns (81.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y44          FDCE                                         r  counter1/number_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  counter1/number_reg[13]/Q
                         net (fo=44, routed)          2.136     7.715    counter1/counterValue[13]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     8.014 f  counter1/number[13]_i_5/O
                         net (fo=1, routed)           0.861     8.875    counter1/number[13]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.999 f  counter1/number[13]_i_4/O
                         net (fo=13, routed)          0.899     9.898    counter1/number[13]_i_4_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.150    10.048 r  counter1/number[5]_i_1/O
                         net (fo=1, routed)           0.478    10.526    counter1/number[5]_i_1_n_0
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    counter1/CLK
    SLICE_X3Y45          FDCE                                         r  counter1/number_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)       -0.260    14.839    counter1/number_reg[5]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 counter1/number_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.966ns (17.562%)  route 4.535ns (82.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y44          FDCE                                         r  counter1/number_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  counter1/number_reg[13]/Q
                         net (fo=44, routed)          2.136     7.715    counter1/counterValue[13]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     8.014 f  counter1/number[13]_i_5/O
                         net (fo=1, routed)           0.861     8.875    counter1/number[13]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.999 f  counter1/number[13]_i_4/O
                         net (fo=13, routed)          0.899     9.898    counter1/number[13]_i_4_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.124    10.022 r  counter1/number[4]_i_1/O
                         net (fo=1, routed)           0.638    10.660    counter1/number[4]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  counter1/number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.517    14.858    counter1/CLK
    SLICE_X5Y44          FDCE                                         r  counter1/number_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)       -0.081    15.002    counter1/number_reg[4]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 counter1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.952ns (18.725%)  route 4.132ns (81.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    counter1/CLK
    SLICE_X7Y42          FDCE                                         r  counter1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  counter1/counter_reg[17]/Q
                         net (fo=2, routed)           0.857     6.468    counter1/counter[17]
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.592 f  counter1/counter[26]_i_8/O
                         net (fo=1, routed)           0.799     7.392    counter1/counter[26]_i_8_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  counter1/counter[26]_i_7/O
                         net (fo=1, routed)           0.636     8.152    counter1/counter[26]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.276 f  counter1/counter[26]_i_3/O
                         net (fo=1, routed)           0.406     8.682    counter1/counter[26]_i_3_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.806 r  counter1/counter[26]_i_2/O
                         net (fo=41, routed)          1.433    10.239    counter1/tick
    SLICE_X0Y45          FDCE                                         r  counter1/number_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    counter1/CLK
    SLICE_X0Y45          FDCE                                         r  counter1/number_reg[11]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.880    counter1/number_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 counter1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.952ns (18.725%)  route 4.132ns (81.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    counter1/CLK
    SLICE_X7Y42          FDCE                                         r  counter1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  counter1/counter_reg[17]/Q
                         net (fo=2, routed)           0.857     6.468    counter1/counter[17]
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.592 f  counter1/counter[26]_i_8/O
                         net (fo=1, routed)           0.799     7.392    counter1/counter[26]_i_8_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  counter1/counter[26]_i_7/O
                         net (fo=1, routed)           0.636     8.152    counter1/counter[26]_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.276 f  counter1/counter[26]_i_3/O
                         net (fo=1, routed)           0.406     8.682    counter1/counter[26]_i_3_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.806 r  counter1/counter[26]_i_2/O
                         net (fo=41, routed)          1.433    10.239    counter1/tick
    SLICE_X0Y45          FDCE                                         r  counter1/number_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    counter1/CLK
    SLICE_X0Y45          FDCE                                         r  counter1/number_reg[12]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.880    counter1/number_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 counter1/number_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/number_reg[2]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.966ns (18.536%)  route 4.245ns (81.464%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    counter1/CLK
    SLICE_X3Y44          FDCE                                         r  counter1/number_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  counter1/number_reg[13]/Q
                         net (fo=44, routed)          2.136     7.715    counter1/counterValue[13]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     8.014 f  counter1/number[13]_i_5/O
                         net (fo=1, routed)           0.861     8.875    counter1/number[13]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.999 f  counter1/number[13]_i_4/O
                         net (fo=13, routed)          0.432     9.430    counter1/number[13]_i_4_n_0
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  counter1/number[2]_i_1/O
                         net (fo=2, routed)           0.817    10.371    counter1/number[2]_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  counter1/number_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    counter1/CLK
    SLICE_X1Y45          FDCE                                         r  counter1/number_reg[2]_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDCE (Setup_fdce_C_D)       -0.081    15.018    counter1/number_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.459%)  route 0.311ns (62.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X1Y49          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          0.311     1.931    vga_sync_unit/Q[7]
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.976    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y50          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.992    vga_sync_unit/CLK
    SLICE_X0Y50          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.091     1.839    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.383%)  route 0.312ns (62.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X1Y49          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          0.312     1.932    vga_sync_unit/Q[7]
    SLICE_X0Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.977    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X0Y50          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.992    vga_sync_unit/CLK
    SLICE_X0Y50          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.092     1.840    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=23, routed)          0.137     1.754    vga_sync_unit/v_count_reg_reg[9]_1[3]
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     1.991    vga_sync_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121     1.610    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=26, routed)          0.168     1.785    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     1.991    vga_sync_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120     1.609    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.145     1.762    vga_sync_unit/v_count_reg_reg[9]_1[9]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.807    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     1.991    vga_sync_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     1.568    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.184     1.804    vga_sync_unit/pixel_reg[0]
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.042     1.846 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_sync_unit/pixel_next[1]
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.867     1.994    vga_sync_unit/CLK
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y47          FDCE (Hold_fdce_C_D)         0.107     1.586    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.473%)  route 0.183ns (49.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X1Y49          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          0.183     1.803    vga_sync_unit/Q[7]
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga_sync_unit/hsync_next
    SLICE_X1Y48          FDCE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.867     1.994    vga_sync_unit/CLK
    SLICE_X1Y48          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.091     1.586    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom1/rom_addr_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.594%)  route 0.215ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=26, routed)          0.215     1.832    rom1/D[0]
    SLICE_X6Y54          FDRE                                         r  rom1/rom_addr_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    rom1/CLK
    SLICE_X6Y54          FDRE                                         r  rom1/rom_addr_next_reg[0]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.059     1.570    rom1/rom_addr_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.850%)  route 0.184ns (49.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X0Y48          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=21, routed)          0.184     1.804    vga_sync_unit/Q[4]
    SLICE_X0Y48          LUT5 (Prop_lut5_I0_O)        0.049     1.853 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.867     1.994    vga_sync_unit/CLK
    SLICE_X0Y48          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y48          FDCE (Hold_fdce_C_D)         0.104     1.583    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.479    vga_sync_unit/CLK
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.184     1.804    vga_sync_unit/pixel_reg[0]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_sync_unit/pixel_next[0]
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.867     1.994    vga_sync_unit/CLK
    SLICE_X0Y47          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y47          FDCE (Hold_fdce_C_D)         0.091     1.570    vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    counter1/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    counter1/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    counter1/counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    counter1/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    counter1/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    counter1/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y39    counter1/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y39    counter1/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y39    counter1/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    counter1/counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    counter1/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    counter1/counter_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    counter1/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    counter1/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    counter1/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y39    counter1/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y39    counter1/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y39    counter1/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y39    counter1/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    counter1/number_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    counter1/number_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    rom1/rom_addr_next_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    vga_sync_unit/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    vga_sync_unit/h_count_reg_reg[6]/C



