

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Mon Feb 24 14:44:00 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.462 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        3|       41|  30.000 ns|  0.410 us|    2|   40|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_1  |        1|       39|         2|          2|          1|  0 ~ 19|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln61 = store i5 0, i5 %i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 7 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln61 = icmp_eq  i5 %i_1, i5 19" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 10 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %i_1, i5 1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 11 'add' 'add_ln62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body.i.split, void %if.end131.loopexit.exitStub" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 12 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %i_1" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 13 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %add_ln62" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 14 'zext' 'zext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln61" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 15 'getelementptr' 'M_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 16 'load' 'M_load' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln62" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 17 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%M_load_1 = load i5 %M_addr_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 18 'load' 'M_load_1' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 19 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 21 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 22 'load' 'M_load' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%M_load_1 = load i5 %M_addr_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 23 'load' 'M_load_1' <Predicate = (!icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ugt  i32 %M_load, i32 %M_load_1" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 24 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.cond.i, void %if.end131.loopexit.exitStub" [bubble_sort.cpp:62->bubble_sort.cpp:49]   --->   Operation 25 'br' 'br_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln61 = store i5 %add_ln62, i5 %i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 26 'store' 'store_ln61' <Predicate = (!icmp_ln61 & !icmp_ln62)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body.i" [bubble_sort.cpp:61->bubble_sort.cpp:49]   --->   Operation 27 'br' 'br_ln61' <Predicate = (!icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%merge = phi i1 1, void %for.body.i, i1 0, void %for.body.i.split"   --->   Operation 28 'phi' 'merge' <Predicate = (icmp_ln62) | (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln62) | (icmp_ln61)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 5.690ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln61', bubble_sort.cpp:61->bubble_sort.cpp:49) of constant 0 on local variable 'i', bubble_sort.cpp:61->bubble_sort.cpp:49 [4]  (1.588 ns)
	'load' operation 5 bit ('i', bubble_sort.cpp:62->bubble_sort.cpp:49) on local variable 'i', bubble_sort.cpp:61->bubble_sort.cpp:49 [7]  (0.000 ns)
	'add' operation 5 bit ('add_ln62', bubble_sort.cpp:62->bubble_sort.cpp:49) [9]  (1.780 ns)
	'getelementptr' operation 5 bit ('M_addr_1', bubble_sort.cpp:62->bubble_sort.cpp:49) [19]  (0.000 ns)
	'load' operation 32 bit ('M_load_1', bubble_sort.cpp:62->bubble_sort.cpp:49) on array 'M' [20]  (2.322 ns)

 <State 2>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load', bubble_sort.cpp:62->bubble_sort.cpp:49) on array 'M' [18]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln62', bubble_sort.cpp:62->bubble_sort.cpp:49) [21]  (2.552 ns)
	multiplexor before 'phi' operation 1 bit ('merge') [27]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
