#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b8a6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8a870 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1b9b3b0 .functor NOT 1, L_0x1bc9740, C4<0>, C4<0>, C4<0>;
L_0x1bc94d0 .functor XOR 1, L_0x1bc9370, L_0x1bc9430, C4<0>, C4<0>;
L_0x1bc9630 .functor XOR 1, L_0x1bc94d0, L_0x1bc9590, C4<0>, C4<0>;
v0x1bc3700_0 .net *"_ivl_10", 0 0, L_0x1bc9590;  1 drivers
v0x1bc3800_0 .net *"_ivl_12", 0 0, L_0x1bc9630;  1 drivers
v0x1bc38e0_0 .net *"_ivl_2", 0 0, L_0x1bc6390;  1 drivers
v0x1bc39a0_0 .net *"_ivl_4", 0 0, L_0x1bc9370;  1 drivers
v0x1bc3a80_0 .net *"_ivl_6", 0 0, L_0x1bc9430;  1 drivers
v0x1bc3bb0_0 .net *"_ivl_8", 0 0, L_0x1bc94d0;  1 drivers
v0x1bc3c90_0 .net "a", 0 0, v0x1bbf920_0;  1 drivers
v0x1bc3d30_0 .net "b", 0 0, v0x1bbf9c0_0;  1 drivers
v0x1bc3dd0_0 .net "c", 0 0, v0x1bbfa60_0;  1 drivers
v0x1bc3e70_0 .var "clk", 0 0;
v0x1bc3f10_0 .net "d", 0 0, v0x1bbfbd0_0;  1 drivers
v0x1bc3fb0_0 .net "out_dut", 0 0, L_0x1bc9070;  1 drivers
v0x1bc4050_0 .net "out_ref", 0 0, L_0x1bc4f10;  1 drivers
v0x1bc40f0_0 .var/2u "stats1", 159 0;
v0x1bc4190_0 .var/2u "strobe", 0 0;
v0x1bc4230_0 .net "tb_match", 0 0, L_0x1bc9740;  1 drivers
v0x1bc42f0_0 .net "tb_mismatch", 0 0, L_0x1b9b3b0;  1 drivers
v0x1bc43b0_0 .net "wavedrom_enable", 0 0, v0x1bbfcc0_0;  1 drivers
v0x1bc4450_0 .net "wavedrom_title", 511 0, v0x1bbfd60_0;  1 drivers
L_0x1bc6390 .concat [ 1 0 0 0], L_0x1bc4f10;
L_0x1bc9370 .concat [ 1 0 0 0], L_0x1bc4f10;
L_0x1bc9430 .concat [ 1 0 0 0], L_0x1bc9070;
L_0x1bc9590 .concat [ 1 0 0 0], L_0x1bc4f10;
L_0x1bc9740 .cmp/eeq 1, L_0x1bc6390, L_0x1bc9630;
S_0x1b8aa00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1b8a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b8b180 .functor NOT 1, v0x1bbfa60_0, C4<0>, C4<0>, C4<0>;
L_0x1b9bc70 .functor NOT 1, v0x1bbf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc4660 .functor AND 1, L_0x1b8b180, L_0x1b9bc70, C4<1>, C4<1>;
L_0x1bc4700 .functor NOT 1, v0x1bbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc4830 .functor NOT 1, v0x1bbf920_0, C4<0>, C4<0>, C4<0>;
L_0x1bc4930 .functor AND 1, L_0x1bc4700, L_0x1bc4830, C4<1>, C4<1>;
L_0x1bc4a10 .functor OR 1, L_0x1bc4660, L_0x1bc4930, C4<0>, C4<0>;
L_0x1bc4ad0 .functor AND 1, v0x1bbf920_0, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc4b90 .functor AND 1, L_0x1bc4ad0, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc4c50 .functor OR 1, L_0x1bc4a10, L_0x1bc4b90, C4<0>, C4<0>;
L_0x1bc4dc0 .functor AND 1, v0x1bbf9c0_0, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc4e30 .functor AND 1, L_0x1bc4dc0, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc4f10 .functor OR 1, L_0x1bc4c50, L_0x1bc4e30, C4<0>, C4<0>;
v0x1b9b620_0 .net *"_ivl_0", 0 0, L_0x1b8b180;  1 drivers
v0x1b9b6c0_0 .net *"_ivl_10", 0 0, L_0x1bc4930;  1 drivers
v0x1bbe110_0 .net *"_ivl_12", 0 0, L_0x1bc4a10;  1 drivers
v0x1bbe1d0_0 .net *"_ivl_14", 0 0, L_0x1bc4ad0;  1 drivers
v0x1bbe2b0_0 .net *"_ivl_16", 0 0, L_0x1bc4b90;  1 drivers
v0x1bbe3e0_0 .net *"_ivl_18", 0 0, L_0x1bc4c50;  1 drivers
v0x1bbe4c0_0 .net *"_ivl_2", 0 0, L_0x1b9bc70;  1 drivers
v0x1bbe5a0_0 .net *"_ivl_20", 0 0, L_0x1bc4dc0;  1 drivers
v0x1bbe680_0 .net *"_ivl_22", 0 0, L_0x1bc4e30;  1 drivers
v0x1bbe760_0 .net *"_ivl_4", 0 0, L_0x1bc4660;  1 drivers
v0x1bbe840_0 .net *"_ivl_6", 0 0, L_0x1bc4700;  1 drivers
v0x1bbe920_0 .net *"_ivl_8", 0 0, L_0x1bc4830;  1 drivers
v0x1bbea00_0 .net "a", 0 0, v0x1bbf920_0;  alias, 1 drivers
v0x1bbeac0_0 .net "b", 0 0, v0x1bbf9c0_0;  alias, 1 drivers
v0x1bbeb80_0 .net "c", 0 0, v0x1bbfa60_0;  alias, 1 drivers
v0x1bbec40_0 .net "d", 0 0, v0x1bbfbd0_0;  alias, 1 drivers
v0x1bbed00_0 .net "out", 0 0, L_0x1bc4f10;  alias, 1 drivers
S_0x1bbee60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1b8a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bbf920_0 .var "a", 0 0;
v0x1bbf9c0_0 .var "b", 0 0;
v0x1bbfa60_0 .var "c", 0 0;
v0x1bbfb30_0 .net "clk", 0 0, v0x1bc3e70_0;  1 drivers
v0x1bbfbd0_0 .var "d", 0 0;
v0x1bbfcc0_0 .var "wavedrom_enable", 0 0;
v0x1bbfd60_0 .var "wavedrom_title", 511 0;
S_0x1bbf100 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1bbee60;
 .timescale -12 -12;
v0x1bbf360_0 .var/2s "count", 31 0;
E_0x1b85630/0 .event negedge, v0x1bbfb30_0;
E_0x1b85630/1 .event posedge, v0x1bbfb30_0;
E_0x1b85630 .event/or E_0x1b85630/0, E_0x1b85630/1;
E_0x1b85880 .event negedge, v0x1bbfb30_0;
E_0x1b6e9f0 .event posedge, v0x1bbfb30_0;
S_0x1bbf460 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bbee60;
 .timescale -12 -12;
v0x1bbf660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bbf740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bbee60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bbfec0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1b8a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bc5070 .functor NOT 1, v0x1bbf920_0, C4<0>, C4<0>, C4<0>;
L_0x1bc50e0 .functor NOT 1, v0x1bbf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5170 .functor AND 1, L_0x1bc5070, L_0x1bc50e0, C4<1>, C4<1>;
L_0x1bc5280 .functor AND 1, L_0x1bc5170, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc5370 .functor AND 1, L_0x1bc5280, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc5430 .functor NOT 1, v0x1bbf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc54e0 .functor AND 1, v0x1bbf920_0, L_0x1bc5430, C4<1>, C4<1>;
L_0x1bc55a0 .functor NOT 1, v0x1bbfa60_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5770 .functor AND 1, L_0x1bc54e0, L_0x1bc55a0, C4<1>, C4<1>;
L_0x1bc5880 .functor AND 1, L_0x1bc5770, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc5ab0 .functor OR 1, L_0x1bc5370, L_0x1bc5880, C4<0>, C4<0>;
L_0x1bc5b70 .functor AND 1, v0x1bbf920_0, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc5e70 .functor NOT 1, v0x1bbfa60_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5ee0 .functor AND 1, L_0x1bc5b70, L_0x1bc5e70, C4<1>, C4<1>;
L_0x1bc5e00 .functor AND 1, L_0x1bc5ee0, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc60c0 .functor OR 1, L_0x1bc5ab0, L_0x1bc5e00, C4<0>, C4<0>;
L_0x1bc6260 .functor NOT 1, v0x1bbf920_0, C4<0>, C4<0>, C4<0>;
L_0x1bc62d0 .functor AND 1, L_0x1bc6260, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc6430 .functor AND 1, L_0x1bc62d0, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc64f0 .functor AND 1, L_0x1bc6430, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc6660 .functor OR 1, L_0x1bc60c0, L_0x1bc64f0, C4<0>, C4<0>;
L_0x1bc6770 .functor NOT 1, v0x1bbf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc68a0 .functor AND 1, v0x1bbf920_0, L_0x1bc6770, C4<1>, C4<1>;
L_0x1bc6960 .functor AND 1, L_0x1bc68a0, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc6af0 .functor AND 1, L_0x1bc6960, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc6bb0 .functor OR 1, L_0x1bc6660, L_0x1bc6af0, C4<0>, C4<0>;
L_0x1bc6da0 .functor AND 1, v0x1bbf920_0, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc6e10 .functor NOT 1, v0x1bbfa60_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6f70 .functor AND 1, L_0x1bc6da0, L_0x1bc6e10, C4<1>, C4<1>;
L_0x1bc7080 .functor AND 1, L_0x1bc6f70, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc7240 .functor OR 1, L_0x1bc6bb0, L_0x1bc7080, C4<0>, C4<0>;
L_0x1bc7350 .functor AND 1, v0x1bbf920_0, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc74d0 .functor AND 1, L_0x1bc7350, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc7590 .functor AND 1, L_0x1bc74d0, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc7770 .functor OR 1, L_0x1bc7240, L_0x1bc7590, C4<0>, C4<0>;
L_0x1bc7880 .functor NOT 1, v0x1bbf920_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7a20 .functor AND 1, L_0x1bc7880, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc7ae0 .functor AND 1, L_0x1bc7a20, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc7ce0 .functor NOT 1, v0x1bbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7d50 .functor AND 1, L_0x1bc7ae0, L_0x1bc7ce0, C4<1>, C4<1>;
L_0x1bc7fb0 .functor OR 1, L_0x1bc7770, L_0x1bc7d50, C4<0>, C4<0>;
L_0x1bc80c0 .functor NOT 1, v0x1bbf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc8290 .functor AND 1, v0x1bbf920_0, L_0x1bc80c0, C4<1>, C4<1>;
L_0x1bc8350 .functor AND 1, L_0x1bc8290, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc8580 .functor AND 1, L_0x1bc8350, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc8640 .functor OR 1, L_0x1bc7fb0, L_0x1bc8580, C4<0>, C4<0>;
L_0x1bc88d0 .functor AND 1, v0x1bbf920_0, v0x1bbf9c0_0, C4<1>, C4<1>;
L_0x1bc8940 .functor AND 1, L_0x1bc88d0, v0x1bbfa60_0, C4<1>, C4<1>;
L_0x1bc8da0 .functor AND 1, L_0x1bc8940, v0x1bbfbd0_0, C4<1>, C4<1>;
L_0x1bc9070 .functor OR 1, L_0x1bc8640, L_0x1bc8da0, C4<0>, C4<0>;
v0x1bc01b0_0 .net *"_ivl_0", 0 0, L_0x1bc5070;  1 drivers
v0x1bc0290_0 .net *"_ivl_10", 0 0, L_0x1bc5430;  1 drivers
v0x1bc0370_0 .net *"_ivl_12", 0 0, L_0x1bc54e0;  1 drivers
v0x1bc0460_0 .net *"_ivl_14", 0 0, L_0x1bc55a0;  1 drivers
v0x1bc0540_0 .net *"_ivl_16", 0 0, L_0x1bc5770;  1 drivers
v0x1bc0670_0 .net *"_ivl_18", 0 0, L_0x1bc5880;  1 drivers
v0x1bc0750_0 .net *"_ivl_2", 0 0, L_0x1bc50e0;  1 drivers
v0x1bc0830_0 .net *"_ivl_20", 0 0, L_0x1bc5ab0;  1 drivers
v0x1bc0910_0 .net *"_ivl_22", 0 0, L_0x1bc5b70;  1 drivers
v0x1bc09f0_0 .net *"_ivl_24", 0 0, L_0x1bc5e70;  1 drivers
v0x1bc0ad0_0 .net *"_ivl_26", 0 0, L_0x1bc5ee0;  1 drivers
v0x1bc0bb0_0 .net *"_ivl_28", 0 0, L_0x1bc5e00;  1 drivers
v0x1bc0c90_0 .net *"_ivl_30", 0 0, L_0x1bc60c0;  1 drivers
v0x1bc0d70_0 .net *"_ivl_32", 0 0, L_0x1bc6260;  1 drivers
v0x1bc0e50_0 .net *"_ivl_34", 0 0, L_0x1bc62d0;  1 drivers
v0x1bc0f30_0 .net *"_ivl_36", 0 0, L_0x1bc6430;  1 drivers
v0x1bc1010_0 .net *"_ivl_38", 0 0, L_0x1bc64f0;  1 drivers
v0x1bc1200_0 .net *"_ivl_4", 0 0, L_0x1bc5170;  1 drivers
v0x1bc12e0_0 .net *"_ivl_40", 0 0, L_0x1bc6660;  1 drivers
v0x1bc13c0_0 .net *"_ivl_42", 0 0, L_0x1bc6770;  1 drivers
v0x1bc14a0_0 .net *"_ivl_44", 0 0, L_0x1bc68a0;  1 drivers
v0x1bc1580_0 .net *"_ivl_46", 0 0, L_0x1bc6960;  1 drivers
v0x1bc1660_0 .net *"_ivl_48", 0 0, L_0x1bc6af0;  1 drivers
v0x1bc1740_0 .net *"_ivl_50", 0 0, L_0x1bc6bb0;  1 drivers
v0x1bc1820_0 .net *"_ivl_52", 0 0, L_0x1bc6da0;  1 drivers
v0x1bc1900_0 .net *"_ivl_54", 0 0, L_0x1bc6e10;  1 drivers
v0x1bc19e0_0 .net *"_ivl_56", 0 0, L_0x1bc6f70;  1 drivers
v0x1bc1ac0_0 .net *"_ivl_58", 0 0, L_0x1bc7080;  1 drivers
v0x1bc1ba0_0 .net *"_ivl_6", 0 0, L_0x1bc5280;  1 drivers
v0x1bc1c80_0 .net *"_ivl_60", 0 0, L_0x1bc7240;  1 drivers
v0x1bc1d60_0 .net *"_ivl_62", 0 0, L_0x1bc7350;  1 drivers
v0x1bc1e40_0 .net *"_ivl_64", 0 0, L_0x1bc74d0;  1 drivers
v0x1bc1f20_0 .net *"_ivl_66", 0 0, L_0x1bc7590;  1 drivers
v0x1bc2210_0 .net *"_ivl_68", 0 0, L_0x1bc7770;  1 drivers
v0x1bc22f0_0 .net *"_ivl_70", 0 0, L_0x1bc7880;  1 drivers
v0x1bc23d0_0 .net *"_ivl_72", 0 0, L_0x1bc7a20;  1 drivers
v0x1bc24b0_0 .net *"_ivl_74", 0 0, L_0x1bc7ae0;  1 drivers
v0x1bc2590_0 .net *"_ivl_76", 0 0, L_0x1bc7ce0;  1 drivers
v0x1bc2670_0 .net *"_ivl_78", 0 0, L_0x1bc7d50;  1 drivers
v0x1bc2750_0 .net *"_ivl_8", 0 0, L_0x1bc5370;  1 drivers
v0x1bc2830_0 .net *"_ivl_80", 0 0, L_0x1bc7fb0;  1 drivers
v0x1bc2910_0 .net *"_ivl_82", 0 0, L_0x1bc80c0;  1 drivers
v0x1bc29f0_0 .net *"_ivl_84", 0 0, L_0x1bc8290;  1 drivers
v0x1bc2ad0_0 .net *"_ivl_86", 0 0, L_0x1bc8350;  1 drivers
v0x1bc2bb0_0 .net *"_ivl_88", 0 0, L_0x1bc8580;  1 drivers
v0x1bc2c90_0 .net *"_ivl_90", 0 0, L_0x1bc8640;  1 drivers
v0x1bc2d70_0 .net *"_ivl_92", 0 0, L_0x1bc88d0;  1 drivers
v0x1bc2e50_0 .net *"_ivl_94", 0 0, L_0x1bc8940;  1 drivers
v0x1bc2f30_0 .net *"_ivl_96", 0 0, L_0x1bc8da0;  1 drivers
v0x1bc3010_0 .net "a", 0 0, v0x1bbf920_0;  alias, 1 drivers
v0x1bc30b0_0 .net "b", 0 0, v0x1bbf9c0_0;  alias, 1 drivers
v0x1bc31a0_0 .net "c", 0 0, v0x1bbfa60_0;  alias, 1 drivers
v0x1bc3290_0 .net "d", 0 0, v0x1bbfbd0_0;  alias, 1 drivers
v0x1bc3380_0 .net "out", 0 0, L_0x1bc9070;  alias, 1 drivers
S_0x1bc34e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1b8a870;
 .timescale -12 -12;
E_0x1b853d0 .event anyedge, v0x1bc4190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bc4190_0;
    %nor/r;
    %assign/vec4 v0x1bc4190_0, 0;
    %wait E_0x1b853d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbee60;
T_3 ;
    %fork t_1, S_0x1bbf100;
    %jmp t_0;
    .scope S_0x1bbf100;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bbf360_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbfbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbf9c0_0, 0;
    %assign/vec4 v0x1bbf920_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6e9f0;
    %load/vec4 v0x1bbf360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1bbf360_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbfbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbfa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbf9c0_0, 0;
    %assign/vec4 v0x1bbf920_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b85880;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bbf740;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b85630;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbf920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbf9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbfa60_0, 0;
    %assign/vec4 v0x1bbfbd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1bbee60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b8a870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc3e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc4190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b8a870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bc3e70_0;
    %inv;
    %store/vec4 v0x1bc3e70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b8a870;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bbfb30_0, v0x1bc42f0_0, v0x1bc3c90_0, v0x1bc3d30_0, v0x1bc3dd0_0, v0x1bc3f10_0, v0x1bc4050_0, v0x1bc3fb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b8a870;
T_7 ;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b8a870;
T_8 ;
    %wait E_0x1b85630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc40f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc40f0_0, 4, 32;
    %load/vec4 v0x1bc4230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc40f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc40f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc40f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bc4050_0;
    %load/vec4 v0x1bc4050_0;
    %load/vec4 v0x1bc3fb0_0;
    %xor;
    %load/vec4 v0x1bc4050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc40f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bc40f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc40f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/kmap2/iter6/response4/top_module.sv";
