[{"DBLP title": "Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems.", "DBLP authors": ["Kenneth M. Zick", "John P. Hayes"], "year": 2012, "MAG papers": [{"PaperId": 2050145588, "PaperTitle": "low cost sensing with ring oscillator arrays for healthier reconfigurable systems", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 65, "Affiliations": {"university of michigan": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "On the exploitation of a high-throughput SHA-256 FPGA design for HMAC.", "DBLP authors": ["Harris E. Michail", "George Athanasiou", "Vasilios I. Kelefouras", "George Theodoridis", "Costas E. Goutis"], "year": 2012, "MAG papers": [{"PaperId": 2162853544, "PaperTitle": "on the exploitation of a high throughput sha 256 fpga design for hmac", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of patras": 5.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable architecture for VBSME with variable pixel precision.", "DBLP authors": ["Joaqu\u00edn Olivares"], "year": 2012, "MAG papers": [{"PaperId": 1991390056, "PaperTitle": "reconfigurable architecture for vbsme with variable pixel precision", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of cordoba": 1.0}}], "source": "ES"}, {"DBLP title": "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric.", "DBLP authors": ["Kostas Siozios", "Vasilis F. Pavlidis", "Dimitrios Soudris"], "year": 2012, "MAG papers": [{"PaperId": 2103755335, "PaperTitle": "a novel framework for exploring 3 d fpgas with heterogeneous interconnect fabric", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national technical university of athens": 2.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Design and analysis of adaptive processor.", "DBLP authors": ["Shigeyuki Takano"], "year": 2012, "MAG papers": [{"PaperId": 2117005698, "PaperTitle": "design and analysis of adaptive processor", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Portable and scalable FPGA-based acceleration of a direct linear system solver.", "DBLP authors": ["Wei Zhang", "Vaughn Betz", "Jonathan Rose"], "year": 2012, "MAG papers": [{"PaperId": 2159844683, "PaperTitle": "portable and scalable fpga based acceleration of a direct linear system solver", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 59, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "SCF: A Framework for Task-Level Coordination in Reconfigurable, Heterogeneous Systems.", "DBLP authors": ["Vikas Aggarwal", "Greg Stitt", "Alan D. George", "Changil Yoon"], "year": 2012, "MAG papers": [{"PaperId": 2067153009, "PaperTitle": "scf a framework for task level coordination in reconfigurable heterogeneous systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Defragmentation of Reconfigurable Devices.", "DBLP authors": ["S\u00e1ndor P. Fekete", "Tom Kamphans", "Nils Schweer", "Christopher Tessars", "Jan van der Veen", "Josef Angermeier", "Dirk Koch", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 1978905553, "PaperTitle": "dynamic defragmentation of reconfigurable devices", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"braunschweig university of technology": 5.0, "university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical Timing and Power Optimization of Architecture and Device for FPGAs.", "DBLP authors": ["Lerong Cheng", "Wenyao Xu", "Fang Gong", "Yan Lin", "Ho-Yan Wong", "Lei He"], "year": 2012, "MAG papers": [{"PaperId": 2125036433, "PaperTitle": "statistical timing and power optimization of architecture and device for fpgas", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 6.0}}], "source": "ES"}, {"DBLP title": "Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation.", "DBLP authors": ["Kevin J. M. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"], "year": 2012, "MAG papers": [{"PaperId": 2101637975, "PaperTitle": "constraint programming approach to reconfigurable processor extension generation and application compilation", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of rennes": 1.0, "french institute for research in computer science and automation": 3.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Asymmetric Cache Coherency: Policy Modifications to Improve Multicore Performance.", "DBLP authors": ["John Shield", "Jean-Philippe Diguet", "Guy Gogniat"], "year": 2012, "MAG papers": [{"PaperId": 2003017330, "PaperTitle": "asymmetric cache coherency policy modifications to improve multicore performance", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern brittany": 3.0}}], "source": "ES"}, {"DBLP title": "Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers.", "DBLP authors": ["Benjamin Thielmann", "Jens Huthmann", "Andreas Koch"], "year": 2012, "MAG papers": [{"PaperId": 2126328430, "PaperTitle": "memory latency hiding by load value speculation for reconfigurable computers", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat darmstadt": 2.0, "braunschweig university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications.", "DBLP authors": ["Laurent Gantel", "Amel Khiar", "Beno\u00eet Miramond", "Mohamed El Amine Benkhelifa", "Lounis Kessal", "Fabrice Lemonnier", "Jimmy Le Rhun"], "year": 2012, "MAG papers": [{"PaperId": 2010052271, "PaperTitle": "enhancing reconfigurable platforms programmability for synchronous data flow applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ecole nationale superieure de l electronique et de ses applications": 5.0}}], "source": "ES"}, {"DBLP title": "A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks.", "DBLP authors": ["Angelo Kuti Lusala", "Jean-Didier Legat"], "year": 2012, "MAG papers": [{"PaperId": 2166069619, "PaperTitle": "a sdm tdm based circuit switched router for on chip networks", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universite catholique de louvain": 2.0}}], "source": "ES"}, {"DBLP title": "Secure Extension of FPGA General Purpose Processors for Symmetric Key Cryptography with Partial Reconfiguration Capabilities.", "DBLP authors": ["Lubos Gaspar", "Viktor Fischer", "Lilian Bossuet", "Robert Fouquet"], "year": 2012, "MAG papers": [{"PaperId": 2034015693, "PaperTitle": "secure extension of fpga general purpose processors for symmetric key cryptography with partial reconfiguration capabilities", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"jean monnet university": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization.", "DBLP authors": ["Luciano Ost", "Sameer Varyani", "Leandro Soares Indrusiak", "Marcelo Mandelli", "Gabriel Marchesan Almeida", "Eduardo W\u00e4chter", "Fernando Moraes", "Gilles Sassatelli"], "year": 2012, "MAG papers": [{"PaperId": 2014877554, "PaperTitle": "enabling adaptive techniques in heterogeneous mpsocs based on virtualization", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 1.0, "university of montpellier": 3.0, "university of york": 1.0, "pontificia universidade catolica do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Remote FPGA Lab for Enhancing Learning of Digital Systems.", "DBLP authors": ["Fearghal Morgan", "Seamus Cawley", "David Newell"], "year": 2012, "MAG papers": [{"PaperId": 2011792419, "PaperTitle": "remote fpga lab for enhancing learning of digital systems", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national university of ireland galway": 3.0}}], "source": "ES"}, {"DBLP title": "POWER-MODES: POWer-EmulatoR- and MOdel-Based DEpendability and Security Evaluations.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "MAG papers": [{"PaperId": 2062140121, "PaperTitle": "power modes power emulator and model based dependability and security evaluations", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"infineon technologies": 2.0, "graz university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform.", "DBLP authors": ["Atukem Nabina", "Jos\u00e9 Luis N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2012, "MAG papers": [{"PaperId": 1978124838, "PaperTitle": "adaptive voltage scaling in a dynamically reconfigurable fpga based platform", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of bristol": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing.", "DBLP authors": ["Adam Jacobs", "Grzegorz Cieslewski", "Alan D. George", "Ann Gordon-Ross", "Herman Lam"], "year": 2012, "MAG papers": [{"PaperId": 1980602225, "PaperTitle": "reconfigurable fault tolerance a comprehensive framework for reliable and adaptive fpga based space computing", "Year": 2012, "CitationCount": 60, "EstimatedCitation": 82, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "On the Evolution of Hardware Circuits via Reconfigurable Architectures.", "DBLP authors": ["Fabio Cancare", "Davide B. Bartolini", "Matteo Carminati", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2012, "MAG papers": [{"PaperId": 2010132259, "PaperTitle": "on the evolution of hardware circuits via reconfigurable architectures", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}]