<div id="pf25a" class="pf w0 h0" data-page-no="25a"><div class="pc pc25a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg25a.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">RTC_CR field descriptions (continued)</div><div class="t m0 x12c h10 yf58 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x94 h7 yfc7 ff2 fs4 fc0 sc0 ls0">14</div><div class="t m0 x91 h7 yfc8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yfc7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yfc8 ff2 fs4 fc0 sc0 ls0 ws0">It must always be written to 0.</div><div class="t m0 x94 h7 yfc9 ff2 fs4 fc0 sc0 ls0">13</div><div class="t m0 x95 h7 yfca ff2 fs4 fc0 sc0 ls0">SC2P</div><div class="t m0 x83 h7 yfc9 ff2 fs4 fc0 sc0 ls0 ws0">Oscillator 2pF Load Configure</div><div class="t m0 x83 h7 y3517 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable the load.</div><div class="t m0 x83 h7 y3518 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable the additional load.</div><div class="t m0 x94 h7 y3519 ff2 fs4 fc0 sc0 ls0">12</div><div class="t m0 x95 h7 y351a ff2 fs4 fc0 sc0 ls0">SC4P</div><div class="t m0 x83 h7 y3519 ff2 fs4 fc0 sc0 ls0 ws0">Oscillator 4pF Load Configure</div><div class="t m0 x83 h7 y351b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable the load.</div><div class="t m0 x83 h7 y351c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable the additional load.</div><div class="t m0 x94 h7 y351d ff2 fs4 fc0 sc0 ls0">11</div><div class="t m0 x95 h7 y351e ff2 fs4 fc0 sc0 ls0">SC8P</div><div class="t m0 x83 h7 y351d ff2 fs4 fc0 sc0 ls0 ws0">Oscillator 8pF Load Configure</div><div class="t m0 x83 h7 y1fb2 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable the load.</div><div class="t m0 x83 h7 y351f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable the additional load.</div><div class="t m0 x94 h7 y3520 ff2 fs4 fc0 sc0 ls0">10</div><div class="t m0 x117 h7 y3521 ff2 fs4 fc0 sc0 ls0">SC16P</div><div class="t m0 x83 h7 y3520 ff2 fs4 fc0 sc0 ls0 ws0">Oscillator 16pF Load Configure</div><div class="t m0 x83 h7 y3522 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable the load.</div><div class="t m0 x83 h7 y3523 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable the additional load.</div><div class="t m0 x97 h7 y3524 ff2 fs4 fc0 sc0 ls0">9</div><div class="t m0 x95 h7 y3525 ff2 fs4 fc0 sc0 ls0">CLKO</div><div class="t m0 x83 h7 y3524 ff2 fs4 fc0 sc0 ls0 ws0">Clock Output</div><div class="t m0 x83 h7 y3526 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>The 32 kHz clock is output to other peripherals.</div><div class="t m0 x83 h7 y3527 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The 32 kHz clock is not output to other peripherals.</div><div class="t m0 x97 h7 y3528 ff2 fs4 fc0 sc0 ls0">8</div><div class="t m0 x95 h7 y3529 ff2 fs4 fc0 sc0 ls0">OSCE</div><div class="t m0 x83 h7 y3528 ff2 fs4 fc0 sc0 ls0 ws0">Oscillator Enable</div><div class="t m0 x83 h7 y352a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>32.768 kHz oscillator is disabled.</div><div class="t m0 x83 h7 y352b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling</div><div class="t m0 x5 h7 y352c ff2 fs4 fc0 sc0 ls0 ws0">the time counter to allow the 32.768 kHz clock time to stabilize.</div><div class="t m0 x1 h7 y1fc0 ff2 fs4 fc0 sc0 ls0">7â€“4</div><div class="t m0 x91 h7 y352d ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1fc0 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y352d ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y352e ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x8b h7 y352f ff2 fs4 fc0 sc0 ls0">UM</div><div class="t m0 x83 h7 y352e ff2 fs4 fc0 sc0 ls0 ws0">Update Mode</div><div class="t m0 x83 h7 y3530 ff2 fs4 fc0 sc0 ls0 ws0">Allows SR[TCE] to be written even when the Status Register is locked. When set, the SR[TCE] can always</div><div class="t m0 x83 h7 y3531 ff2 fs4 fc0 sc0 ls0 ws0">be written if the SR[TIF] or SR[TOF] are set or if the SR[TCE] is clear.</div><div class="t m0 x83 h7 y3532 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Registers cannot be written when locked.</div><div class="t m0 x83 h7 y3533 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Registers can be written when locked under limited conditions.</div><div class="t m0 x97 h7 y3534 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 y3535 ff2 fs4 fc0 sc0 ls0">SUP</div><div class="t m0 x83 h7 y3534 ff2 fs4 fc0 sc0 ls0 ws0">Supervisor Access</div><div class="t m0 x83 h7 y3536 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Non-supervisor mode write accesses are not supported and generate a bus error.</div><div class="t m0 x83 h7 y3537 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Non-supervisor mode write accesses are supported.</div><div class="t m0 x97 h7 y3538 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x3a h7 y3539 ff2 fs4 fc0 sc0 ls0">WPE</div><div class="t m0 x83 h7 y3538 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Pin Enable</div><div class="t m0 x83 h7 y353a ff2 fs4 fc0 sc0 ls0 ws0">The wakeup pin is optional and not available on all devices.</div><div class="t m0 x83 h7 y353b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Wakeup pin is disabled.</div><div class="t m0 x83 h7 y353c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is</div><div class="t m0 x5 h7 y1fcd ff2 fs4 fc0 sc0 ls0 ws0">turned on.</div><div class="t m0 x97 h7 y353d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x3a h7 y353e ff2 fs4 fc0 sc0 ls0">SWR</div><div class="t m0 x83 h7 y353d ff2 fs4 fc0 sc0 ls0 ws0">Software Reset</div><div class="t m0 x1b h7 y353f ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">602<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
