{
  "Top": "simple_pipeline_ip",
  "RtlTop": "simple_pipeline_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "simple_pipeline_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "start_pc": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "code_ram": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_ram": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "data_ram",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "nb_instruction": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -vivado_clock=10",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "simple_pipeline_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "0",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "simple_pipeline_ip",
    "Version": "1.0",
    "DisplayName": "Simple_pipeline_ip",
    "Revision": "2113725895",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_simple_pipeline_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/simple_pipeline_ip.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch_decode.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute_wb.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_simple_pipeline_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/simple_pipeline_ip_control_s_axi.vhd",
      "impl\/vhdl\/simple_pipeline_ip_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/simple_pipeline_ip_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/simple_pipeline_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/simple_pipeline_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/simple_pipeline_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/simple_pipeline_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/simple_pipeline_ip_control_s_axi.v",
      "impl\/verilog\/simple_pipeline_ip_flow_control_loop_pipe.v",
      "impl\/verilog\/simple_pipeline_ip_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/simple_pipeline_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/simple_pipeline_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/simple_pipeline_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/simple_pipeline_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/data\/simple_pipeline_ip.mdd",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/data\/simple_pipeline_ip.tcl",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/data\/simple_pipeline_ip.yaml",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/xsimple_pipeline_ip.c",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/xsimple_pipeline_ip.h",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/xsimple_pipeline_ip_hw.h",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/xsimple_pipeline_ip_linux.c",
      "impl\/misc\/drivers\/simple_pipeline_ip_v1_0\/src\/xsimple_pipeline_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/simple_pipeline_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "19",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "code_ram": {
          "offset": "131072",
          "range": "131072"
        },
        "data_ram": {
          "offset": "262144",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "start_pc",
          "access": "W",
          "description": "Data signal of start_pc",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start_pc",
              "access": "W",
              "description": "Bit 31 to 0 of start_pc"
            }]
        },
        {
          "offset": "0x18",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x1c",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "262144",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "nb_instruction"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "simple_pipeline_ip",
      "BindInstances": "pc_fu_4722_p3 f_to_f_fu_5597_p2 f_to_e_d_i_is_load_fu_5124_p2 f_to_e_d_i_is_store_fu_5130_p2 f_to_e_d_i_is_branch_fu_5136_p2 f_to_e_d_i_is_jalr_fu_5142_p2 f_to_e_d_i_is_jal_fu_5148_p2 f_to_e_d_i_is_lui_fu_5154_p2 f_to_e_d_i_is_op_imm_fu_5160_p2 f_to_e_d_i_is_r_type_fu_5817_p2 sparsemux_65_5_32_1_1_U1 sparsemux_65_5_32_1_1_U2 icmp_ln34_fu_5221_p2 bcond_fu_5321_p14 bcond_fu_5321_p10 bcond_fu_5321_p8 bcond_fu_5321_p6 icmp_ln32_fu_5243_p2 bcond_fu_5321_p4 bcond_fu_5321_p2 icmp_ln26_fu_5257_p2 icmp_ln26_1_fu_5263_p2 icmp_ln26_2_fu_5269_p2 icmp_ln26_3_fu_5275_p2 icmp_ln26_4_fu_5281_p2 icmp_ln26_5_fu_5287_p2 icmp_ln26_6_fu_5293_p2 or_ln26_fu_5299_p2 sparsemux_15_6_1_1_1_U3 taken_branch_fu_5602_p2 rs_fu_5014_p3 shift_1_fu_5026_p3 result_13_fu_5450_p16 and_ln50_fu_5361_p2 result_1_fu_5366_p2 result_2_fu_5370_p2 result_13_fu_5450_p14 result_13_fu_5450_p12 result_5_fu_5390_p2 result_6_fu_5398_p2 result_13_fu_5450_p6 result_8_fu_5410_p2 result_9_fu_5415_p2 result_13_fu_5450_p4 result_13_fu_5450_p2 sparsemux_17_7_32_1_1_U4 npc4_fu_5503_p2 result_14_fu_5509_p2 result_16_fu_5517_p2 result_17_fu_5523_p3 result_19_fu_5647_p14 icmp_ln84_fu_5531_p2 icmp_ln84_1_fu_5537_p2 icmp_ln84_2_fu_5543_p2 icmp_ln84_3_fu_5549_p2 icmp_ln84_4_fu_5555_p2 sel_tmp24_fu_5615_p2 sel_tmp26_fu_5561_p2 sel_tmp27_fu_5567_p2 sel_tmp28_fu_5619_p2 sel_tmp32_fu_5623_p2 sel_tmp33_fu_5628_p2 sparsemux_17_7_32_1_1_U5 icmp_ln182_fu_6003_p2 icmp_ln182_1_fu_6009_p2 icmp_ln182_2_fu_6015_p2 sparsemux_9_3_8_1_1_U6 h_fu_6063_p3 shl_ln230_fu_5727_p2 shl_ln230_2_fu_5745_p2 shl_ln227_fu_5763_p2 shl_ln227_2_fu_5781_p2 icmp_ln16_fu_6092_p2 or_ln16_fu_6097_p2 or_ln16_1_fu_6101_p2 npc_fu_5573_p2 j_b_target_pc_fu_5588_p2 select_ln141_fu_5796_p3 select_ln135_fu_5801_p3 or_ln40_1_fu_5807_p2 or_ln40_fu_5812_p2 xor_ln21_fu_6116_p2 nbi_fu_6126_p2 or_ln16_2_fu_6137_p2 or_ln16_3_fu_6143_p2 icmp_ln39_fu_6156_p2 control_s_axi_U"
    },
    "Info": {"simple_pipeline_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"simple_pipeline_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.303"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "45",
          "FF": "2041",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "4307",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-08 15:55:12 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
