#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 24 12:22:07 2022
# Process ID: 6140
# Current directory: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3804 C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/APP2 S4/Adder_1bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/APP2 S4/Adder_1bit.vhd}}
file mkdir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd w ]
add_files -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd w ]
add_files -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits.vhd w ]
add_files -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits.vhd
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd]
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits.vhd
remove_files  -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Carre_24bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Carre_24bits.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd
file delete -force C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd
remove_files  -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Add_48Bits.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_48bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_48bits.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top calcul_param_2 [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_48bits.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd
file delete -force C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Val_Abs24bits.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Val_Abs24bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Val_Abs24bits.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Val_Abs24bits.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_24bits.vhd C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Adder_8bit.vhd}]
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Adder_1bit.vhd]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Conv24to29bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Conv24to29bits.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Additionneur_M6.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Additionneur_M6.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Conv29to8bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Conv29to8bits.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Carre_24bits [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Carre_24bits.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Carre_24bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/reg_29b.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/reg_29b.vhd
update_compile_order -fileset sources_1
update_module_reference design_1_calcul_param_2_0_0
update_module_reference design_1_compteur_nbits_0_0
update_module_reference design_1_mef_decod_i2s_v1b_0_0
update_module_reference {design_1_reg_24b_0_0 design_1_reg_24b_0_1}
update_module_reference design_1_reg_dec_24b_0_0
update_module_reference design_1_compteur_nbits_0_1
update_module_reference design_1_mef_cod_i2s_vsb_0_0
update_module_reference design_1_mux2_0_0
update_module_reference design_1_reg_dec_24b_fd_0_0
update_module_reference design_1_affhexPmodSSD_v3_0_0
update_module_reference design_1_calcul_param_1_0_0
update_module_reference design_1_calcul_param_3_0_0
update_module_reference design_1_module_commande_0_0
update_module_reference {design_1_mux4_0_0 design_1_mux4_0_1}
update_module_reference design_1_sig_fct_3_0_0
update_module_reference {design_1_sig_fct_sat_dure_0_0 design_1_sig_fct_sat_dure_0_1}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
launch_simulation
source Carre_24bits_tb.tcl
close_sim
