$date
	Mon Feb 13 17:03:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20000
1#
#40000
1!
1"
#60000
0!
0#
#80000
