Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Apr 17 15:00:36 2023
| Host         : Jasmines-LapTop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file regfile_display_control_sets_placed.rpt
| Design       : regfile_display
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   119 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           32 |
| Yes          | No                    | No                     |             514 |          333 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             642 |          287 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                2 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  clk_IBUF_BUFG         | waddr0                                                | p_0_in                                                |                1 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                5 |              5 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                1 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  clk_IBUF_BUFG         | raddr10                                               | p_0_in                                                |                2 |              7 |
|  clk_IBUF_BUFG         | raddr20                                               | p_0_in                                                |                1 |              7 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[7]_13                                | rf_module/rf[7][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[28]_29                               | rf_module/rf[28][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[29]_22                               | rf_module/rf[29][31]_i_1_n_0                          |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[29]_22                               | rf_module/rf[29][7]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[2]_5                                 | rf_module/rf[2][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[16]_0                                | rf_module/rf[16][31]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[16]_0                                | rf_module/rf[16][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[2]_5                                 | rf_module/rf[2][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[13]_18                               | rf_module/rf[13][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[13]_18                               | rf_module/rf[13][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[30]_21                               | rf_module/rf[30][31]_i_1_n_0                          |                8 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[4]_4                                 | rf_module/rf[4][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[4]_4                                 | rf_module/rf[4][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[24]_28                               | rf_module/rf[24][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[6]_3                                 | rf_module/rf[6][31]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[6]_3                                 | rf_module/rf[6][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[30]_21                               | rf_module/rf[30][7]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[8]_1                                 | rf_module/rf[8][7]_i_1_n_0                            |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[8]_1                                 | rf_module/rf[8][31]_i_1_n_0                           |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[3]_6                                 | rf_module/rf[3][7]_i_1_n_0                            |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[9]_16                                | rf_module/rf[9][31]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[9]_16                                | rf_module/rf[9][7]_i_1_n_0                            |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[3]_6                                 | rf_module/rf[3][31]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[5]_7                                 | rf_module/rf[5][7]_i_1_n_0                            |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[5]_7                                 | rf_module/rf[5][31]_i_1_n_0                           |                2 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[7]_13                                | rf_module/rf[7][31]_i_1_n_0                           |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[10]_14                               | rf_module/rf[10][31]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[10]_14                               | rf_module/rf[10][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[11]_8                                | rf_module/rf[11][31]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[11]_8                                | rf_module/rf[11][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[12]_15                               | rf_module/rf[12][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[12]_15                               | rf_module/rf[12][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[31][23]_i_1_n_0                          | rf_module/rf[31][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf[31][23]_i_1_n_0                          | rf_module/rf[31][31]_i_1_n_0                          |                7 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[14]_20                               | rf_module/rf[14][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[14]_20                               | rf_module/rf[14][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[15]_9                                | rf_module/rf[15][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[15]_9                                | rf_module/rf[15][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[17]_25                               | rf_module/rf[17][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[17]_25                               | rf_module/rf[17][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[18]_23                               | rf_module/rf[18][31]_i_1_n_0                          |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[18]_23                               | rf_module/rf[18][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[19]_10                               | rf_module/rf[19][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[19]_10                               | rf_module/rf[19][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[1]_2                                 | rf_module/rf[1][31]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[1]_2                                 | rf_module/rf[1][7]_i_1_n_0                            |                2 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[20]_24                               | rf_module/rf[20][31]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[20]_24                               | rf_module/rf[20][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[21]_17                               | rf_module/rf[21][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[21]_17                               | rf_module/rf[21][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[22]_19                               | rf_module/rf[22][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[22]_19                               | rf_module/rf[22][7]_i_1_n_0                           |                3 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[23]_11                               | rf_module/rf[23][31]_i_1_n_0                          |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[23]_11                               | rf_module/rf[23][7]_i_1_n_0                           |                2 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[24]_28                               | rf_module/rf[24][31]_i_1_n_0                          |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[25]_26                               | rf_module/rf[25][31]_i_1_n_0                          |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[25]_26                               | rf_module/rf[25][7]_i_1_n_0                           |                6 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[26]_27                               | rf_module/rf[26][31]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[26]_27                               | rf_module/rf[26][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[27]_12                               | rf_module/rf[27][31]_i_1_n_0                          |                5 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[27]_12                               | rf_module/rf[27][7]_i_1_n_0                           |                4 |              8 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[28]_29                               | rf_module/rf[28][31]_i_1_n_0                          |                4 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                4 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                6 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                4 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                5 |             11 |
|  clk_IBUF_BUFG         |                                                       | display_valid0                                        |                7 |             13 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[8]_1                                 |                                                       |               15 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[9]_16                                |                                                       |               11 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[5]_7                                 |                                                       |               13 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[7]_13                                |                                                       |               13 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[29]_22                               |                                                       |               12 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[26]_27                               |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[24]_28                               |                                                       |                8 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[2]_5                                 |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[23]_11                               |                                                       |               13 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[27]_12                               |                                                       |               11 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[30]_21                               |                                                       |                7 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[20]_24                               |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[25]_26                               |                                                       |               12 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[3]_6                                 |                                                       |                8 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[28]_29                               |                                                       |               13 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[4]_4                                 |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[1]_2                                 |                                                       |                7 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[19]_10                               |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[18]_23                               |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[17]_25                               |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[6]_3                                 |                                                       |               14 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[15]_9                                |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[14]_20                               |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf[31][23]_i_1_n_0                          |                                                       |               12 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[12]_15                               |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[22]_19                               |                                                       |               14 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[21]_17                               |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[11]_8                                |                                                       |                9 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[10]_14                               |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[16]_0                                |                                                       |               10 |             16 |
|  clk_IBUF_BUFG         | rf_module/rf_reg[13]_18                               |                                                       |               12 |             16 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                9 |             18 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               11 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                5 |             28 |
|  clk_IBUF_BUFG         | wdata0                                                | p_0_in                                                |               10 |             32 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               68 |            117 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     5 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                    64 |
| 9      |                     2 |
| 10     |                     2 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                    37 |
+--------+-----------------------+


