{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.567816",
   "Default View_TopLeft":"-222,2",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_dimm1 -pg 1 -lvl 5 -x 1760 -y 270 -defaultsOSRD
preplace port ddr4_dimm1_sma_clk -pg 1 -lvl 0 -x -7 -y 400 -defaultsOSRD
preplace port gpio_rtl -pg 1 -lvl 5 -x 1760 -y 360 -defaultsOSRD
preplace port port-id_CIPS_CLOCK_OUT_100M -pg 1 -lvl 5 -x 1760 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1290 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1600 -y 190 -defaultsOSRD
preplace inst axi_dbg_hub_0 -pg 1 -lvl 3 -x 1290 -y 610 -defaultsOSRD
preplace inst axi_noc_0 -pg 1 -lvl 2 -x 880 -y 250 -defaultsOSRD
preplace inst axis_ila_0 -pg 1 -lvl 3 -x 1290 -y 350 -defaultsOSRD
preplace inst axis_vio_0 -pg 1 -lvl 3 -x 1290 -y 790 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1600 -y 780 -defaultsOSRD
preplace inst clk_wizard_0 -pg 1 -lvl 3 -x 1290 -y 470 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 880 -y 580 -defaultsOSRD
preplace inst versal_cips_0 -pg 1 -lvl 1 -x 283 -y 200 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1600 -y 360 -defaultsOSRD
preplace inst axi_gpio_0_smc -pg 1 -lvl 4 -x 1600 -y 60 -defaultsOSRD
preplace netloc axis_vio_0_probe_out0 1 3 1 N 770
preplace netloc axis_vio_0_probe_out1 1 3 1 N 790
preplace netloc axis_vio_0_probe_out2 1 3 1 N 810
preplace netloc c_counter_binary_0_Q 1 2 3 1130 690 NJ 690 1740
preplace netloc clk_wizard_0_clk_out1 1 1 4 700 50 1100 60 1440 470 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 2 1110 110 1450
preplace netloc versal_cips_0_fpd_cci_noc_axi0_clk 1 1 1 620 220n
preplace netloc versal_cips_0_fpd_cci_noc_axi1_clk 1 1 1 610 240n
preplace netloc versal_cips_0_fpd_cci_noc_axi2_clk 1 1 1 570 260n
preplace netloc versal_cips_0_fpd_cci_noc_axi3_clk 1 1 1 560 280n
preplace netloc versal_cips_0_lpd_axi_noc_clk 1 1 1 600 280n
preplace netloc versal_cips_0_pl0_ref_clk 1 1 2 660J 60 1080J
preplace netloc versal_cips_0_pl0_resetn 1 1 1 580 200n
preplace netloc versal_cips_0_pmc_axi_noc_axi0_clk 1 1 1 590 260n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 180
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 200
preplace netloc axi_noc_0_CH0_DDR4_0 1 2 3 1120J 270 NJ 270 NJ
preplace netloc axi_noc_0_M00_AXI 1 2 1 1090 220n
preplace netloc axi_noc_0_M01_AXI 1 2 1 1130 170n
preplace netloc ddr4_dimm1_sma_clk_1 1 0 2 13J 0 680J
preplace netloc versal_cips_0_FPD_CCI_NOC_0 1 1 1 650 60n
preplace netloc versal_cips_0_FPD_CCI_NOC_1 1 1 1 690 80n
preplace netloc versal_cips_0_FPD_CCI_NOC_2 1 1 1 670 100n
preplace netloc versal_cips_0_FPD_CCI_NOC_3 1 1 1 630 120n
preplace netloc versal_cips_0_LPD_AXI_NOC_0 1 1 1 N 140
preplace netloc versal_cips_0_PMC_NOC_AXI_0 1 1 1 640 120n
preplace netloc axi_gpio_0_GPIO 1 4 1 N 360
preplace netloc axi_gpio_0_smc_M00_AXI 1 3 2 1460 -20 1740
preplace netloc axi_noc_0_M02_AXI 1 2 2 1070J 40 NJ
levelinfo -pg 1 -7 283 880 1290 1600 1760
pagesize -pg 1 -db -bbox -sgen -220 -80 1990 870
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"1"
}
