m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/simulation/modelsim
T_opt
!s110 1625748127
VPMJ2`4OCgiba3L?a>JVdk0
04 7 4 work test_tb fast 0
=1-e4b97afadadd-60e6f29e-3ca-1694
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vn_divider
Z2 !s110 1625748126
!i10b 1
!s100 ?4BURePGSUHJT94h=b6Zj3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;:ogZ^C1@VcXX3SMQ>9j93
R0
w1625669966
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v
!i122 1
L0 2 41
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1625748126.000000
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vromtatal
R2
!i10b 1
!s100 =3HeMF`J>DDi`>4EIKKh90
R3
IL;G4RE4Y[jWEa;VJ;;VLP1
R0
w1625747093
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/romtatal.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/romtatal.v
!i122 2
L0 1 4127
R4
R5
r1
!s85 0
31
R6
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/romtatal.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/romtatal.v|
!i113 0
R7
Z8 !s92 -vlog01compat -work work +incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtest
R2
!i10b 1
!s100 5z1l:1hKBTz0<NAGHzaDO3
R3
IXOfdC1RhbN9^ENAj^^:o02
R0
w1625747385
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test.v
!i122 0
L0 19 42
R4
R5
r1
!s85 0
31
R6
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test.v|
!i113 0
R7
R8
R1
vtest_tb
R2
!i10b 1
!s100 HGYI@:Ien0?^S4aK75L4Y3
R3
I1Gc>H2`7023SGeMNLddBW3
R0
w1625748086
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test_tb.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test_tb.v
!i122 3
L0 2 27
R4
R5
r1
!s85 0
31
R6
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test_tb.v|
!i113 0
R7
R8
R1
