static int F_1 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'A' , 'u' , 't' , 'h' ) &&\r\nV_1 [ 1 ] == F_2 ( 'e' , 'n' , 't' , 'i' ) &&\r\nV_1 [ 2 ] == F_2 ( 'c' , 'A' , 'M' , 'D' ) ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'C' , 'e' , 'n' , 't' ) &&\r\nV_1 [ 1 ] == F_2 ( 'a' , 'u' , 'r' , 'H' ) &&\r\nV_1 [ 2 ] == F_2 ( 'a' , 'u' , 'l' , 's' ) ;\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'G' , 'e' , 'n' , 'u' ) &&\r\nV_1 [ 1 ] == F_2 ( 'i' , 'n' , 'e' , 'T' ) &&\r\nV_1 [ 2 ] == F_2 ( 'M' , 'x' , '8' , '6' ) ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nT_1 V_2 = - 1 , V_3 = - 1 ;\r\nT_2 V_4 ;\r\nasm("movl %%cr0,%0" : "=r" (cr0));\r\nif ( V_4 & ( V_5 | V_6 ) ) {\r\nV_4 &= ~ ( V_5 | V_6 ) ;\r\nasm volatile("movl %0,%%cr0" : : "r" (cr0));\r\n}\r\nasm volatile("fninit ; fnstsw %0 ; fnstcw %1"\r\n: "+m" (fsw), "+m" (fcw));\r\nreturn V_3 == 0 && ( V_2 & 0x103f ) == 0x003f ;\r\n}\r\nstatic int F_6 ( T_2 V_7 )\r\n{\r\nT_2 V_8 , V_9 ;\r\nasm("pushfl ; "\r\n"pushfl ; "\r\n"popl %0 ; "\r\n"movl %0,%1 ; "\r\n"xorl %2,%1 ; "\r\n"pushl %1 ; "\r\n"popfl ; "\r\n"pushfl ; "\r\n"popl %1 ; "\r\n"popfl"\r\n: "=&r" (f0), "=&r" (f1)\r\n: "ri" (mask));\r\nreturn ! ! ( ( V_8 ^ V_9 ) & V_7 ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nT_2 V_10 , V_11 ;\r\nT_2 V_12 ;\r\nif ( F_5 () )\r\nF_8 ( V_13 , V_14 . V_15 ) ;\r\nif ( F_6 ( V_16 ) ) {\r\nasm("cpuid"\r\n: "=a" (max_intel_level),\r\n"=b" (cpu_vendor[0]),\r\n"=d" (cpu_vendor[1]),\r\n"=c" (cpu_vendor[2])\r\n: "a" (0));\r\nif ( V_10 >= 0x00000001 &&\r\nV_10 <= 0x0000ffff ) {\r\nasm("cpuid"\r\n: "=a" (tfms),\r\n"=c" (cpu.flags[4]),\r\n"=d" (cpu.flags[0])\r\n: "a" (0x00000001)\r\n: "ebx");\r\nV_14 . V_17 = ( V_12 >> 8 ) & 15 ;\r\nV_14 . V_18 = ( V_12 >> 4 ) & 15 ;\r\nif ( V_14 . V_17 >= 6 )\r\nV_14 . V_18 += ( ( V_12 >> 16 ) & 0xf ) << 4 ;\r\n}\r\nasm("cpuid"\r\n: "=a" (max_amd_level)\r\n: "a" (0x80000000)\r\n: "ebx", "ecx", "edx");\r\nif ( V_11 >= 0x80000001 &&\r\nV_11 <= 0x8000ffff ) {\r\nT_2 V_19 = 0x80000001 ;\r\nasm("cpuid"\r\n: "+a" (eax),\r\n"=c" (cpu.flags[6]),\r\n"=d" (cpu.flags[1])\r\n: : "ebx");\r\n}\r\n}\r\n}\r\nstatic int F_9 ( void )\r\n{\r\nT_2 V_20 ;\r\nint V_21 ;\r\nV_20 = 0 ;\r\nfor ( V_21 = 0 ; V_21 < V_22 ; V_21 ++ ) {\r\nV_23 [ V_21 ] = V_24 [ V_21 ] & ~ V_14 . V_15 [ V_21 ] ;\r\nif ( V_23 [ V_21 ] )\r\nV_20 |= 1 << V_21 ;\r\n}\r\nreturn V_20 ;\r\n}\r\nint F_10 ( int * V_25 , int * V_26 , T_2 * * V_27 )\r\n{\r\nint V_20 ;\r\nmemset ( & V_14 . V_15 , 0 , sizeof V_14 . V_15 ) ;\r\nV_14 . V_17 = 3 ;\r\nif ( F_6 ( V_28 ) )\r\nV_14 . V_17 = 4 ;\r\nF_7 () ;\r\nV_20 = F_9 () ;\r\nif ( F_11 ( V_29 , V_14 . V_15 ) )\r\nV_14 . V_17 = 64 ;\r\nif ( V_20 == 0x01 &&\r\n! ( V_23 [ 0 ] &\r\n~ ( ( 1 << V_30 ) | ( 1 << V_31 ) ) ) &&\r\nF_1 () ) {\r\nT_2 V_32 = V_33 ;\r\nT_2 V_19 , V_34 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nV_19 &= ~ ( 1 << 15 ) ;\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nF_7 () ;\r\nV_20 = F_9 () ;\r\n} else if ( V_20 == 0x01 &&\r\n! ( V_23 [ 0 ] & ~ ( 1 << V_35 ) ) &&\r\nF_3 () && V_14 . V_18 >= 6 ) {\r\nT_2 V_32 = V_36 ;\r\nT_2 V_19 , V_34 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nV_19 |= ( 1 << 1 ) | ( 1 << 7 ) ;\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nF_8 ( V_35 , V_14 . V_15 ) ;\r\nV_20 = F_9 () ;\r\n} else if ( V_20 == 0x01 && F_4 () ) {\r\nT_2 V_32 = 0x80860004 ;\r\nT_2 V_19 , V_34 ;\r\nT_2 V_17 = 1 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nasm("wrmsr" : : "a" (~0), "d" (edx), "c" (ecx));\r\nasm("cpuid"\r\n: "+a" (level), "=d" (cpu.flags[0])\r\n: : "ecx", "ebx");\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nV_20 = F_9 () ;\r\n}\r\nif ( V_27 )\r\n* V_27 = V_20 ? V_23 : NULL ;\r\nif ( V_25 )\r\n* V_25 = V_14 . V_17 ;\r\nif ( V_26 )\r\n* V_26 = V_37 ;\r\nreturn ( V_14 . V_17 < V_37 || V_20 ) ? - 1 : 0 ;\r\n}
