Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  6 12:22:03 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_wrapper_timing_summary_routed.rpt -pb hdmi_wrapper_timing_summary_routed.pb -rpx hdmi_wrapper_timing_summary_routed.rpx
| Design       : hdmi_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (537)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (537)
--------------------------------
 There are 537 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.221        0.000                      0                 1213        0.049        0.000                      0                 1213       -0.297       -2.969                      10                   550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clk_out1_hdmi_clk_wiz_0_1_1  {0.000 3.425}        6.849           146.000         
    FeedbackClkOut_1           {0.000 3.425}        6.849           146.000         
      CLKFBIN_1                {0.000 3.425}        6.849           146.000         
    PixelClkInX5_1             {0.000 0.685}        1.370           730.000         
      PixelClkIO_1             {0.000 2.740}        6.849           146.000         
  clkfbout_hdmi_clk_wiz_0_1_1  {0.000 5.000}        10.000          100.000         
sys_clock                      {0.000 5.000}        10.000          100.000         
  clk_out1_hdmi_clk_wiz_0_1    {0.000 3.425}        6.849           146.000         
    FeedbackClkOut             {0.000 3.425}        6.849           146.000         
      CLKFBIN                  {0.000 3.425}        6.849           146.000         
    PixelClkInX5               {0.000 0.685}        1.370           730.000         
      PixelClkIO               {0.000 2.740}        6.849           146.000         
  clkfbout_hdmi_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_hdmi_clk_wiz_0_1_1        1.222        0.000                      0                 1170        0.122        0.000                      0                 1170        1.425        0.000                       0                   524  
    FeedbackClkOut_1                                                                                                                                                             3.676        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                                  5.600        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                              -0.297       -2.969                      10                    11  
      PixelClkIO_1                                                                                                                                                               5.182        0.000                       0                     8  
  clkfbout_hdmi_clk_wiz_0_1_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_hdmi_clk_wiz_0_1          1.221        0.000                      0                 1170        0.122        0.000                      0                 1170        1.425        0.000                       0                   524  
    FeedbackClkOut                                                                                                                                                               3.676        0.000                       0                     2  
      CLKFBIN                                                                                                                                                                    5.600        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                                -0.297       -2.969                      10                    11  
      PixelClkIO                                                                                                                                                                 5.182        0.000                       0                     8  
  clkfbout_hdmi_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_hdmi_clk_wiz_0_1    clk_out1_hdmi_clk_wiz_0_1_1        1.221        0.000                      0                 1170        0.049        0.000                      0                 1170  
clk_out1_hdmi_clk_wiz_0_1_1  PixelClkIO_1                       1.774        0.000                      0                   38        0.112        0.000                      0                   38  
clk_out1_hdmi_clk_wiz_0_1    PixelClkIO_1                       1.774        0.000                      0                   38        0.112        0.000                      0                   38  
clk_out1_hdmi_clk_wiz_0_1_1  clk_out1_hdmi_clk_wiz_0_1          1.221        0.000                      0                 1170        0.049        0.000                      0                 1170  
clk_out1_hdmi_clk_wiz_0_1_1  PixelClkIO                         1.774        0.000                      0                   38        0.112        0.000                      0                   38  
clk_out1_hdmi_clk_wiz_0_1    PixelClkIO                         1.774        0.000                      0                   38        0.112        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_hdmi_clk_wiz_0_1    clk_out1_hdmi_clk_wiz_0_1          4.957        0.000                      0                    5        0.537        0.000                      0                    5  
**async_default**            clk_out1_hdmi_clk_wiz_0_1_1  clk_out1_hdmi_clk_wiz_0_1          4.957        0.000                      0                    5        0.464        0.000                      0                    5  
**async_default**            clk_out1_hdmi_clk_wiz_0_1    clk_out1_hdmi_clk_wiz_0_1_1        4.957        0.000                      0                    5        0.464        0.000                      0                    5  
**async_default**            clk_out1_hdmi_clk_wiz_0_1_1  clk_out1_hdmi_clk_wiz_0_1_1        4.958        0.000                      0                    5        0.537        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.072     6.044    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.672    hdmi_i/dataGen_0/inst/dataCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.072     6.044    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.672    hdmi_i/dataGen_0/inst/dataCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.072     6.066    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.694    hdmi_i/dataGen_0/inst/dataCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.072     6.066    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.694    hdmi_i/dataGen_0/inst/dataCounter_reg[26]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.072     6.066    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.694    hdmi_i/dataGen_0/inst/dataCounter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.072     6.066    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.694    hdmi_i/dataGen_0/inst/dataCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.072     6.041    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.669    hdmi_i/dataGen_0/inst/dataCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.072     6.041    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.669    hdmi_i/dataGen_0/inst/dataCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.072     6.041    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.669    hdmi_i/dataGen_0/inst/dataCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.072     6.041    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.669    hdmi_i/dataGen_0/inst/dataCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.647    -0.495    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.298    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.920    -0.718    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.223    -0.495    
    SLICE_X163Y142       FDPE (Hold_fdpe_C_D)         0.075    -0.420    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.329    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
    SLICE_X151Y134       FDRE (Hold_fdre_C_D)         0.075    -0.451    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.141    -0.382 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.891    -0.747    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.224    -0.523    
    SLICE_X153Y138       FDPE (Hold_fdpe_C_D)         0.075    -0.448    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X161Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.257    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.916    -0.722    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.239    -0.483    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.362    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.610    -0.532    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.880    -0.758    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.226    -0.532    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.472    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.306    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.060    -0.466    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.280    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1/O
                         net (fo=1, routed)           0.000    -0.235    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1_n_0
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.239    -0.518    
    SLICE_X150Y129       FDCE (Hold_fdce_C_D)         0.120    -0.398    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X148Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.061    -0.301    hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X149Y134       LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.239    -0.513    
    SLICE_X149Y134       FDRE (Hold_fdre_C_D)         0.092    -0.421    hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.276    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000    -0.231    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost0
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.239    -0.518    
    SLICE_X150Y129       FDPE (Hold_fdpe_C_D)         0.121    -0.397    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.295    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.226    -0.526    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.064    -0.462    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_clk_wiz_0_1_1
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.849       3.905      RAMB36_X8Y26     hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.849       4.273      RAMB36_X8Y26     hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.849       4.694      BUFGCTRL_X0Y0    hdmi_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.849       93.151     MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.849       206.511    MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X158Y137   hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X158Y136   hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         6.849       3.676      BUFR_X1Y9        hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.849       206.511    MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       6.849       93.151     MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           10  Failing Endpoints,  Worst Slack       -0.297ns,  Total Violation       -2.969ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 0.685 }
Period(ns):         1.370
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y134    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y133    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y136    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y148    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y147    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y140    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y139    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         1.370       -0.296     BUFR_X1Y8        hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         1.370       -0.296     BUFIO_X1Y10      hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.370       211.990    MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 2.740 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y134  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y133  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y136  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y135  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y148  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y147  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y140  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y139  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clk_wiz_0_1_1
  To Clock:  clkfbout_hdmi_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    hdmi_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[26]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.647    -0.495    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.298    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.920    -0.718    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.223    -0.495    
    SLICE_X163Y142       FDPE (Hold_fdpe_C_D)         0.075    -0.420    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.329    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
    SLICE_X151Y134       FDRE (Hold_fdre_C_D)         0.075    -0.451    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.141    -0.382 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.891    -0.747    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.224    -0.523    
    SLICE_X153Y138       FDPE (Hold_fdpe_C_D)         0.075    -0.448    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X161Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.257    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.916    -0.722    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.239    -0.483    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.362    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.610    -0.532    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.880    -0.758    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.226    -0.532    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.472    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.306    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.060    -0.466    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.280    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1/O
                         net (fo=1, routed)           0.000    -0.235    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1_n_0
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.239    -0.518    
    SLICE_X150Y129       FDCE (Hold_fdce_C_D)         0.120    -0.398    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X148Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.061    -0.301    hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X149Y134       LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.239    -0.513    
    SLICE_X149Y134       FDRE (Hold_fdre_C_D)         0.092    -0.421    hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.276    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000    -0.231    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost0
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.239    -0.518    
    SLICE_X150Y129       FDPE (Hold_fdpe_C_D)         0.121    -0.397    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.295    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.226    -0.526    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.064    -0.462    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_clk_wiz_0_1
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.849       3.905      RAMB36_X8Y26     hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.849       4.273      RAMB36_X8Y26     hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.849       4.694      BUFGCTRL_X0Y0    hdmi_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.849       5.849      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.849       93.151     MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.849       206.511    MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y125   hdmi_i/dataGen_0/inst/dataCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X158Y137   hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X158Y136   hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.425       1.425      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.425       2.445      SLICE_X150Y133   hdmi_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.425       2.925      SLICE_X152Y126   hdmi_i/dataGen_0/inst/dataCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         6.849       3.676      BUFR_X1Y9        hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.849       206.511    MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.425 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         6.849       5.600      MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       6.849       93.151     MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           10  Failing Endpoints,  Worst Slack       -0.297ns,  Total Violation       -2.969ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 0.685 }
Period(ns):         1.370
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y134    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y133    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y136    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y148    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y147    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y140    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.370       -0.297     OLOGIC_X1Y139    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         1.370       -0.296     BUFR_X1Y8        hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         1.370       -0.296     BUFIO_X1Y10      hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.370       211.990    MMCME2_ADV_X1Y2  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 2.740 }
Period(ns):         6.849
Sources:            { hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y134  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y133  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y136  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y135  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y148  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y147  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y140  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.849       5.182      OLOGIC_X1Y139  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clk_wiz_0_1
  To Clock:  clkfbout_hdmi_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    hdmi_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[26]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.647    -0.495    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.298    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.920    -0.718    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.223    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X163Y142       FDPE (Hold_fdpe_C_D)         0.075    -0.347    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.329    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X151Y134       FDRE (Hold_fdre_C_D)         0.075    -0.378    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.141    -0.382 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.891    -0.747    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.224    -0.523    
                         clock uncertainty            0.073    -0.450    
    SLICE_X153Y138       FDPE (Hold_fdpe_C_D)         0.075    -0.375    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X161Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.257    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.916    -0.722    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.239    -0.483    
                         clock uncertainty            0.073    -0.410    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.289    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.610    -0.532    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.880    -0.758    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.226    -0.532    
                         clock uncertainty            0.073    -0.459    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.399    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.306    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.060    -0.393    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.280    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1/O
                         net (fo=1, routed)           0.000    -0.235    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1_n_0
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.239    -0.518    
                         clock uncertainty            0.073    -0.445    
    SLICE_X150Y129       FDCE (Hold_fdce_C_D)         0.120    -0.325    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X148Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.061    -0.301    hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X149Y134       LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.239    -0.513    
                         clock uncertainty            0.073    -0.440    
    SLICE_X149Y134       FDRE (Hold_fdre_C_D)         0.092    -0.348    hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.276    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000    -0.231    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost0
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.239    -0.518    
                         clock uncertainty            0.073    -0.445    
    SLICE_X150Y129       FDPE (Hold_fdpe_C_D)         0.121    -0.324    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.295    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.064    -0.389    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.134%)  route 3.344ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.137    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.419ns (11.171%)  route 3.332ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.332     3.125    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.419ns (11.516%)  route 3.219ns (88.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.219     3.013    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.419ns (11.609%)  route 3.190ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.190     2.983    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.419ns (11.650%)  route 3.178ns (88.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.178     2.971    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.419ns (11.971%)  route 3.081ns (88.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.081     2.874    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.419ns (12.694%)  route 2.882ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.882     2.675    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.419ns (13.288%)  route 2.734ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.734     2.528    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.419ns (21.340%)  route 1.544ns (78.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.827    -0.630    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.544     1.334    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     5.135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.518ns (24.224%)  route 1.620ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.825    -0.632    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.620     1.507    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     5.310    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.149%)  route 0.496ns (77.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.496     0.141    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.051%)  route 0.518ns (75.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.518     0.186    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.007%)  route 0.519ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.519     0.185    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.645%)  route 0.530ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.530     0.196    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.901%)  route 0.515ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.515     0.145    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.351%)  route 0.538ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.538     0.206    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.515%)  route 0.564ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y138       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.564     0.232    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.896%)  route 0.528ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.528     0.178    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.150%)  route 0.595ns (80.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.595     0.238    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.258%)  route 0.573ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.573     0.241    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.134%)  route 3.344ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.137    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.419ns (11.171%)  route 3.332ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.332     3.125    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.419ns (11.516%)  route 3.219ns (88.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.219     3.013    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.419ns (11.609%)  route 3.190ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.190     2.983    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.419ns (11.650%)  route 3.178ns (88.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.178     2.971    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.419ns (11.971%)  route 3.081ns (88.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.081     2.874    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.419ns (12.694%)  route 2.882ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.882     2.675    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.419ns (13.288%)  route 2.734ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.734     2.528    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.419ns (21.340%)  route 1.544ns (78.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.827    -0.630    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.544     1.334    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     5.135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.518ns (24.224%)  route 1.620ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.825    -0.632    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.620     1.507    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     5.310    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.149%)  route 0.496ns (77.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.496     0.141    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.051%)  route 0.518ns (75.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.518     0.186    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.007%)  route 0.519ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.519     0.185    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.645%)  route 0.530ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.530     0.196    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.901%)  route 0.515ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.515     0.145    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.351%)  route 0.538ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.538     0.206    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.515%)  route 0.564ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y138       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.564     0.232    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.896%)  route 0.528ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.528     0.178    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.150%)  route 0.595ns (80.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.595     0.238    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.258%)  route 0.573ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.573     0.241    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[29]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.180ns (22.860%)  route 3.982ns (77.140%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 5.525 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          1.022     4.450    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.628     5.525    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y132       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[30]/C
                         clock pessimism              0.591     6.116    
                         clock uncertainty           -0.073     6.043    
    SLICE_X152Y132       FDRE (Setup_fdre_C_CE)      -0.372     5.671    hdmi_i/dataGen_0/inst/dataCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[25]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[26]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[26]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[27]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.180ns (23.276%)  route 3.890ns (76.724%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 5.523 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.930     4.358    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.626     5.523    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                         clock pessimism              0.615     6.138    
                         clock uncertainty           -0.073     6.065    
    SLICE_X152Y131       FDRE (Setup_fdre_C_CE)      -0.372     5.693    hdmi_i/dataGen_0/inst/dataCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.693    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[0]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[21]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[22]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.180ns (23.507%)  route 3.840ns (76.493%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.745    -0.712    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y131       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.234 f  hdmi_i/dataGen_0/inst/dataCounter_reg[28]/Q
                         net (fo=2, routed)           0.980     0.747    hdmi_i/dataGen_0/inst/dataCounter_reg_n_0_[28]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.301     1.048 f  hdmi_i/dataGen_0/inst/o_data_valid_i_10/O
                         net (fo=1, routed)           0.282     1.330    hdmi_i/dataGen_0/inst/o_data_valid_i_10_n_0
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.124     1.454 f  hdmi_i/dataGen_0/inst/o_data_valid_i_6/O
                         net (fo=1, routed)           0.799     2.253    hdmi_i/dataGen_0/inst/o_data_valid_i_6_n_0
    SLICE_X152Y128       LUT4 (Prop_lut4_I2_O)        0.124     2.377 f  hdmi_i/dataGen_0/inst/o_data_valid_i_3/O
                         net (fo=34, routed)          0.898     3.275    hdmi_i/dataGen_0/inst/o_data_valid_i_3_n_0
    SLICE_X157Y127       LUT4 (Prop_lut4_I2_O)        0.153     3.428 r  hdmi_i/dataGen_0/inst/dataCounter[31]_i_1/O
                         net (fo=32, routed)          0.880     4.308    hdmi_i/dataGen_0/inst/dataCounter_0
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/dataGen_0/inst/i_clk
    SLICE_X152Y130       FDRE                                         r  hdmi_i/dataGen_0/inst/dataCounter_reg[23]/C
                         clock pessimism              0.591     6.113    
                         clock uncertainty           -0.073     6.040    
    SLICE_X152Y130       FDRE (Setup_fdre_C_CE)      -0.372     5.668    hdmi_i/dataGen_0/inst/dataCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.647    -0.495    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.298    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.920    -0.718    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.223    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X163Y142       FDPE (Hold_fdpe_C_D)         0.075    -0.347    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.329    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X151Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X151Y134       FDRE (Hold_fdre_C_D)         0.075    -0.378    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.141    -0.382 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.891    -0.747    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.224    -0.523    
                         clock uncertainty            0.073    -0.450    
    SLICE_X153Y138       FDPE (Hold_fdpe_C_D)         0.075    -0.375    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X161Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.257    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.916    -0.722    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.239    -0.483    
                         clock uncertainty            0.073    -0.410    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.289    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.610    -0.532    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.880    -0.758    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X150Y128       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.226    -0.532    
                         clock uncertainty            0.073    -0.459    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.399    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.306    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.060    -0.393    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.280    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1/O
                         net (fo=1, routed)           0.000    -0.235    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_i_1_n_0
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.239    -0.518    
                         clock uncertainty            0.073    -0.445    
    SLICE_X150Y129       FDCE (Hold_fdce_C_D)         0.120    -0.325    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X148Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.061    -0.301    hdmi_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X149Y134       LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X149Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.239    -0.513    
                         clock uncertainty            0.073    -0.440    
    SLICE_X149Y134       FDRE (Hold_fdre_C_D)         0.092    -0.348    hdmi_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.611    -0.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.276    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X150Y129       LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000    -0.231    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost0
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.239    -0.518    
                         clock uncertainty            0.073    -0.445    
    SLICE_X150Y129       FDPE (Hold_fdpe_C_D)         0.121    -0.324    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             clk_out1_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.616    -0.526    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.295    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.886    -0.752    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X150Y134       FDRE                                         r  hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.226    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X150Y134       FDRE (Hold_fdre_C_D)         0.064    -0.389    hdmi_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.134%)  route 3.344ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.137    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.419ns (11.171%)  route 3.332ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.332     3.125    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.419ns (11.516%)  route 3.219ns (88.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.219     3.013    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.419ns (11.609%)  route 3.190ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.190     2.983    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.419ns (11.650%)  route 3.178ns (88.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.178     2.971    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.419ns (11.971%)  route 3.081ns (88.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.081     2.874    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.419ns (12.694%)  route 2.882ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.882     2.675    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.419ns (13.288%)  route 2.734ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.734     2.528    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.419ns (21.340%)  route 1.544ns (78.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.827    -0.630    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.544     1.334    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     5.135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.518ns (24.224%)  route 1.620ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.825    -0.632    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.620     1.507    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     5.310    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.149%)  route 0.496ns (77.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.496     0.141    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.051%)  route 0.518ns (75.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.518     0.186    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.007%)  route 0.519ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.519     0.185    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.645%)  route 0.530ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.530     0.196    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.901%)  route 0.515ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.515     0.145    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.351%)  route 0.538ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.538     0.206    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.515%)  route 0.564ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y138       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.564     0.232    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.896%)  route 0.528ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.528     0.178    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.150%)  route 0.595ns (80.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.595     0.238    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.258%)  route 0.573ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.573     0.241    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.134%)  route 3.344ns (88.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.137    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.419ns (11.171%)  route 3.332ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.332     3.125    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.419ns (11.516%)  route 3.219ns (88.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.219     3.013    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.419ns (11.609%)  route 3.190ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.190     2.983    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.419ns (11.650%)  route 3.178ns (88.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.178     2.971    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.911    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.419ns (11.971%)  route 3.081ns (88.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 5.655 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.081     2.874    hdmi_i/rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796     5.655    hdmi_i/rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.151    
                         clock uncertainty           -0.209     5.942    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.918    hdmi_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.419ns (12.694%)  route 2.882ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.882     2.675    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.419ns (13.288%)  route 2.734ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.651 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.831    -0.626    hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -0.207 r  hdmi_i/rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.734     2.528    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.651    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.147    
                         clock uncertainty           -0.209     5.938    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.914    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.419ns (21.340%)  route 1.544ns (78.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.827    -0.630    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.544     1.334    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     5.135    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.849ns  (PixelClkIO rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.518ns (24.224%)  route 1.620ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 5.648 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.825    -0.632    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.114 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.620     1.507    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.624     5.521    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.981 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.941    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     4.859 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.648    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496     6.144    
                         clock uncertainty           -0.209     5.935    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     5.310    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.149%)  route 0.496ns (77.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.496     0.141    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.051%)  route 0.518ns (75.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.518     0.186    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.007%)  route 0.519ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.519     0.185    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.645%)  route 0.530ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.530     0.196    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.901%)  route 0.515ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.515     0.145    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.351%)  route 0.538ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.538     0.206    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.515%)  route 0.564ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y138       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.564     0.232    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.896%)  route 0.528ns (78.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.528     0.178    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034    -0.026    hdmi_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.150%)  route 0.595ns (80.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.644    -0.498    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.595     0.238    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.697    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.201    
                         clock uncertainty            0.209     0.008    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.027    hdmi_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.740ns period=6.849ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.258%)  route 0.573ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.646    -0.496    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.573     0.241    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.872    -0.766    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.845 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.443    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431    -1.012 r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.695    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.496    -0.199    
                         clock uncertainty            0.209     0.010    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.029    hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X151Y129       FDCE (Recov_fdce_C_CLR)     -0.580     5.445    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDPE (Recov_fdpe_C_PRE)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.494     5.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.620    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X151Y129       FDCE (Remov_fdce_C_CLR)     -0.146    -0.641    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X151Y129       FDCE (Recov_fdce_C_CLR)     -0.580     5.445    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDPE (Recov_fdpe_C_PRE)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.494     5.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.547    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X151Y129       FDCE (Remov_fdce_C_CLR)     -0.146    -0.568    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_clk_wiz_0_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X151Y129       FDCE (Recov_fdce_C_CLR)     -0.580     5.445    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDPE (Recov_fdpe_C_PRE)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.489    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.073     6.025    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.494     5.531    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.543    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X150Y129       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.547    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.262    -0.495    
                         clock uncertainty            0.073    -0.422    
    SLICE_X151Y129       FDCE (Remov_fdce_C_CLR)     -0.146    -0.568    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_clk_wiz_0_1_1
  To Clock:  clk_out1_hdmi_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.072     6.026    
    SLICE_X151Y129       FDCE (Recov_fdce_C_CLR)     -0.580     5.446    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.072     6.026    
    SLICE_X150Y129       FDPE (Recov_fdpe_C_PRE)     -0.536     5.490    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.072     6.026    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.490    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.072     6.026    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.536     5.490    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.849ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@6.849ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.158%)  route 0.773ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 5.522 - 6.849 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.646     3.121    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.372    -5.251 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -2.553    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.457 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.753    -0.704    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.419    -0.285 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.773     0.488    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      6.849     6.849 r  
    R4                                                0.000     6.849 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.849    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.254 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555     9.809    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.578     1.231 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.805    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         1.625     5.522    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.576     6.098    
                         clock uncertainty           -0.072     6.026    
    SLICE_X150Y129       FDCE (Recov_fdce_C_CLR)     -0.494     5.532    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.121    -0.616    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X150Y129       FDPE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X150Y129       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.262    -0.495    
    SLICE_X150Y129       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.620    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Destination:            hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_clk_wiz_0_1_1  {rise@0.000ns fall@3.425ns period=6.849ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns - clk_out1_hdmi_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.845%)  route 0.316ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.821    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.079 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.168    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.619    -0.523    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X153Y138       FDPE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.316    -0.079    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X151Y129       FDCE                                         f  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.065    hdmi_i/clk_wiz_0/inst/clk_in1_hdmi_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.656 r  hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.667    hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.638 r  hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=522, routed)         0.881    -0.757    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X151Y129       FDCE                                         r  hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.262    -0.495    
    SLICE_X151Y129       FDCE (Remov_fdce_C_CLR)     -0.146    -0.641    hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.562    





