

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_40_2'
================================================================
* Date:           Sun Nov 13 23:03:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_2  |        ?|        ?|        19|         10|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    319|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     284|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     284|    473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_167_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_157_p2         |         +|   0|  0|  39|          32|           2|
    |add_ln42_fu_196_p2         |         +|   0|  0|  71|          64|          64|
    |skip_row_2_fu_187_p2       |         +|   0|  0|  39|          32|           1|
    |src_counter_10_fu_207_p2   |         +|   0|  0|  39|          32|           4|
    |total_length_1_fu_232_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_183_p2        |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 319|         269|         181|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         11|    1|         11|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_src_counter_9  |   9|          2|   32|         64|
    |gmem_blk_n_AR                   |   9|          2|    1|          2|
    |gmem_blk_n_R                    |   9|          2|    1|          2|
    |m_axi_gmem_ARADDR               |  14|          3|   64|        192|
    |skip_row_fu_60                  |   9|          2|   32|         64|
    |src_counter_1_fu_64             |   9|          2|   32|         64|
    |total_length_fu_68              |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 154|         32|  198|        469|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_1_reg_300          |  64|   0|   64|          0|
    |gmem_addr_read_reg_292       |   8|   0|    8|          0|
    |gmem_addr_reg_286            |  64|   0|   64|          0|
    |select_ln50_cast_reg_274     |   3|   0|    8|          5|
    |skip_row_fu_60               |  32|   0|   32|          0|
    |src_counter_1_fu_64          |  32|   0|   32|          0|
    |src_counter_9_reg_279        |  32|   0|   32|          0|
    |total_length_fu_68           |  32|   0|   32|          0|
    |type_valid_reg_306           |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 284|   0|  289|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_40_2|  return value|
|src_counter               |   in|   32|     ap_none|                   src_counter|        scalar|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WDATA          |  out|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RDATA          |   in|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|   11|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                          gmem|       pointer|
|src_buff                  |   in|   64|     ap_none|                      src_buff|        scalar|
|select_ln50               |   in|    3|     ap_none|                   select_ln50|        scalar|
|total_length_out          |  out|   32|      ap_vld|              total_length_out|       pointer|
|total_length_out_ap_vld   |  out|    1|      ap_vld|              total_length_out|       pointer|
|src_counter_1_out         |  out|   32|      ap_vld|             src_counter_1_out|       pointer|
|src_counter_1_out_ap_vld  |  out|    1|      ap_vld|             src_counter_1_out|       pointer|
|skip_row_out              |  out|   32|      ap_vld|                  skip_row_out|       pointer|
|skip_row_out_ap_vld       |  out|    1|      ap_vld|                  skip_row_out|       pointer|
+--------------------------+-----+-----+------------+------------------------------+--------------+

