{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731695171049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731695171057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 23:26:10 2024 " "Processing started: Fri Nov 15 23:26:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731695171057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695171057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695171057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731695171872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731695171872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/ic design course/dld/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/ic design course/dld/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM/SRAM.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731695186043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/ic design course/dld/sram/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/ic design course/dld/sram/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731695186045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(77) " "Verilog HDL information at VGA.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_Sync H_SYNC VGA.v(4) " "Verilog HDL Declaration information at VGA.v(4): object \"H_Sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_Sync V_SYNC VGA.v(4) " "Verilog HDL Declaration information at VGA.v(4): object \"V_Sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a VGA.v(14) " "Verilog HDL Declaration information at VGA.v(14): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d VGA.v(11) " "Verilog HDL Declaration information at VGA.v(11): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA VGA.v(18) " "Verilog HDL Declaration information at VGA.v(18): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731695186047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731695186086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A VGA.v(14) " "Verilog HDL or VHDL warning at VGA.v(14): object \"A\" assigned a value but never read" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731695186087 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(34) " "Verilog HDL assignment warning at VGA.v(34): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186087 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA.v(38) " "Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (9)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186087 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA.v(39) " "Verilog HDL assignment warning at VGA.v(39): truncated value with size 32 to match size of target (9)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186087 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(40) " "Verilog HDL assignment warning at VGA.v(40): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186088 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(41) " "Verilog HDL assignment warning at VGA.v(41): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186088 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD VGA.v(22) " "Verilog HDL Always Construct warning at VGA.v(22): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731695186088 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 14 VGA.v(143) " "Verilog HDL assignment warning at VGA.v(143): truncated value with size 23 to match size of target (14)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731695186089 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d VGA.v(77) " "Verilog HDL Always Construct warning at VGA.v(77): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731695186090 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPins VGA.v(4) " "Output port \"GPins\" at VGA.v(4) has no driver" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731695186091 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d VGA.v(77) " "Inferred latch for \"d\" at VGA.v(77)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[0\] VGA.v(22) " "Inferred latch for \"ADD\[0\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[1\] VGA.v(22) " "Inferred latch for \"ADD\[1\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[2\] VGA.v(22) " "Inferred latch for \"ADD\[2\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[3\] VGA.v(22) " "Inferred latch for \"ADD\[3\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[4\] VGA.v(22) " "Inferred latch for \"ADD\[4\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[5\] VGA.v(22) " "Inferred latch for \"ADD\[5\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[6\] VGA.v(22) " "Inferred latch for \"ADD\[6\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186092 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[7\] VGA.v(22) " "Inferred latch for \"ADD\[7\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186093 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[8\] VGA.v(22) " "Inferred latch for \"ADD\[8\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186093 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[9\] VGA.v(22) " "Inferred latch for \"ADD\[9\]\" at VGA.v(22)" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186093 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:S1 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:S1\"" {  } { { "VGA.v" "S1" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731695186139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:M1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:M1\"" {  } { { "VGA.v" "M1" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731695186142 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4320 0 75 Memory.v(8) " "Verilog HDL warning at Memory.v(8): number of words (4320) in memory file does not match the number of elements in the address range \[0:75\]" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data Memory.v(12) " "Verilog HDL Always Construct warning at Memory.v(12): inferring latch(es) for variable \"Data\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 Memory.v(6) " "Net \"ram.data_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 Memory.v(6) " "Net \"ram.waddr_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 Memory.v(6) " "Net \"ram.we_a\" at Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\] Memory.v(12) " "Inferred latch for \"Data\[0\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186144 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\] Memory.v(12) " "Inferred latch for \"Data\[1\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\] Memory.v(12) " "Inferred latch for \"Data\[2\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\] Memory.v(12) " "Inferred latch for \"Data\[3\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\] Memory.v(12) " "Inferred latch for \"Data\[4\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\] Memory.v(12) " "Inferred latch for \"Data\[5\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\] Memory.v(12) " "Inferred latch for \"Data\[6\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\] Memory.v(12) " "Inferred latch for \"Data\[7\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\] Memory.v(12) " "Inferred latch for \"Data\[8\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\] Memory.v(12) " "Inferred latch for \"Data\[9\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\] Memory.v(12) " "Inferred latch for \"Data\[10\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\] Memory.v(12) " "Inferred latch for \"Data\[11\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\] Memory.v(12) " "Inferred latch for \"Data\[12\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\] Memory.v(12) " "Inferred latch for \"Data\[13\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\] Memory.v(12) " "Inferred latch for \"Data\[14\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\] Memory.v(12) " "Inferred latch for \"Data\[15\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[16\] Memory.v(12) " "Inferred latch for \"Data\[16\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[17\] Memory.v(12) " "Inferred latch for \"Data\[17\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186145 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[18\] Memory.v(12) " "Inferred latch for \"Data\[18\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[19\] Memory.v(12) " "Inferred latch for \"Data\[19\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[20\] Memory.v(12) " "Inferred latch for \"Data\[20\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[21\] Memory.v(12) " "Inferred latch for \"Data\[21\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[22\] Memory.v(12) " "Inferred latch for \"Data\[22\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[23\] Memory.v(12) " "Inferred latch for \"Data\[23\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[24\] Memory.v(12) " "Inferred latch for \"Data\[24\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[25\] Memory.v(12) " "Inferred latch for \"Data\[25\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[26\] Memory.v(12) " "Inferred latch for \"Data\[26\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[27\] Memory.v(12) " "Inferred latch for \"Data\[27\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[28\] Memory.v(12) " "Inferred latch for \"Data\[28\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[29\] Memory.v(12) " "Inferred latch for \"Data\[29\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[30\] Memory.v(12) " "Inferred latch for \"Data\[30\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[31\] Memory.v(12) " "Inferred latch for \"Data\[31\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[32\] Memory.v(12) " "Inferred latch for \"Data\[32\]\" at Memory.v(12)" {  } { { "../SRAM/Memory.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/SRAM/Memory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695186146 "|VGA|Memory:M1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731695186741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[0\] GND " "Pin \"VR\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[1\] GND " "Pin \"VR\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[2\] GND " "Pin \"VR\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[3\] GND " "Pin \"VR\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[4\] GND " "Pin \"VR\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[5\] GND " "Pin \"VR\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[6\] GND " "Pin \"VR\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VR\[7\] GND " "Pin \"VR\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[0\] GND " "Pin \"VG\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[1\] GND " "Pin \"VG\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[2\] GND " "Pin \"VG\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[3\] GND " "Pin \"VG\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[4\] GND " "Pin \"VG\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[5\] GND " "Pin \"VG\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[6\] GND " "Pin \"VG\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VG\[7\] GND " "Pin \"VG\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[0\] GND " "Pin \"VB\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[1\] GND " "Pin \"VB\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[2\] GND " "Pin \"VB\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[3\] GND " "Pin \"VB\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[4\] GND " "Pin \"VB\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[5\] GND " "Pin \"VB\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[6\] GND " "Pin \"VB\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VB\[7\] GND " "Pin \"VB\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|VB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPins GND " "Pin \"GPins\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/VGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731695186771 "|VGA|GPins"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731695186771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731695186854 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731695187159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/IC Design Course/DLD/XGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695187214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731695187469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731695187469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731695187553 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731695187553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731695187553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731695187553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731695187591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 23:26:27 2024 " "Processing ended: Fri Nov 15 23:26:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731695187591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731695187591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731695187591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731695187591 ""}
