/*
 * Copyright 2012-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		usbotg = &usbotg;
	};

	battery: 
	/*max8903@0 {
		compatible = "fsl,max8903-charger";
		pinctrl-names = "default";
		dok_input = <&gpio2 24 1>;
		uok_input = <&gpio1 27 1>;
		chg_input = <&gpio3 23 1>;
		flt_input = <&gpio5 2 1>;
		fsl,dcm_always_high;
		fsl,dc_valid;
		fsl,usb_valid;
		status = "disabled";
	};*/

	hannstar_cabc {
		compatible = "hannstar,cabc";
		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};
		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	chosen {
		stdout-path = &uart1;
	};
	/*
	leds {
		compatible = "gpio-leds";

		led4 {
				label = "led4";
				gpios = <&gpio3 21 0>;
				default-state = "on";
		};

		led5 {
				label = "led5";
				gpios = <&gpio3 22 0>;
				default-state = "off";
		};

		led6 {
				label = "led6";
				gpios = <&gpio3 23 0>;
				default-state = "on";
		};
		
	};*/

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio7 1 0>;
			enable-active-high;
		};

		reg_audio: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "wm8962-supply";
			gpio = <&gpio4 10 0>;
			enable-active-high;
		};

/*		reg_pcie: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_reg>;
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 19 0>;
			regulator-always-on;
			enable-active-high;
		};*/

		reg_sensor: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;
			startup-delay-us = <500>;
			enable-active-high;
		};

		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};
		
		reg_3p3v: 3p3v {  
			compatible = "regulator-fixed";  
			regulator-name = "3P3V";  
			regulator-min-microvolt = <3300000>;  
			regulator-max-microvolt = <3300000>;  
			regulator-always-on;  
		};
	};

	hs0038 {
                compatible = "hs0038";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_hs0038>;

        };

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		home {
			label = "vol-";
			gpios = <&gpio4 8 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEDOWN>;
		};

		enter {
			label = "vol+";
			gpios = <&gpio4 9 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEUP>;
		};

	};
	
	 /*sound {  
        compatible = "fsl,imx-audio-sgtl5000";  
        model = "imx6q-sgtl5000"; 
        ssi-controller = <&ssi2>;  
        audio-codec = <&codec>;  
        audio-routing =  
            "MIC_IN", "Mic Jack",  
            "Mic Jack", "Mic Bias",  
            "Headphone Jack", "HP_OUT";  
        mux-int-port = <2>;  
        mux-ext-port = <3>;  
	};*/
	sound {  
        compatible = "fsl,imx-audio-wm8960";  
        model = "wm8960-audio"; 		
		cpu-dai = <&ssi2>; //CPU DAI 的 phandle
		audio-codec = <&codec>; //音频编解码器的 phandle
		asrc-controller = <&asrc>;
		codec-master; //codec master 模式
		gpr = <&gpr>; //GPR 寄存器的 phandle		
		hp-det = <3 0>; //耳机相关的定义
		hp-det-gpios = <&gpio1 31 1>; //耳机检测口定义为 GPIO5， 第四个 IO 口， 默认电平为低
		mic-det-gpios = <&gpio1 31 1>; //耳机检测口定义为 GPIO5， 第四个 IO 口， 默认电平为低		
        mux-int-port = <2>;
		mux-ext-port = <3>;
		
		audio-routing =  
            "Headphone Jack", "HP_L", //HP_L --> Headphone Jack
			"Headphone Jack", "HP_R", //HP_R --> Headphone Jack
			"Ext Spk", "SPK_LP", //SPK_LP --> Ext Spk
			"Ext Spk", "SPK_LN", //SPK_LN --> Ext Spk
			"Ext Spk", "SPK_RP", //SPK_RP --> Ext Spk
			"Ext Spk", "SPK_RN", //SPK_RN --> Ext Spk
			"LINPUT2", "Mic Jack", //Mic Jack --> LINPUT2
			"LINPUT3", "Mic Jack", //Mic Jack --> LINPUT3
			"RINPUT1", "Main MIC", //Main MIC --> RINPUT1
			"RINPUT2", "Main MIC", //Main MIC --> RINPUT2
			"Mic Jack", "MICB", //MICB --> Mic Jack
			"Main MIC", "MICB", //MICB --> Main MIC			
			"CPU-Playback", "ASRC-Playback",
			"Playback", "CPU-Playback",
			"ASRC-Capture", "CPU-Capture",
			"CPU-Capture", "Capture";
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="CLAA-WVGA";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
		
		/*compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";*/
		
		/*compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";*/
	};

	mxcfb2: fb@1 {
		/*compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="CLAA-WVGA";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";*/
			
	
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		/*mode_str ="1920x1080M@60";*/
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
		
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};

	pwm-backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <
			0  /*1  2  3  4  5  6*/  7  8  9
			10 11 12 13 14 15 16 17 18 19
			20 21 22 23 24 25 26 27 28 29
			30 31 32 33 34 35 36 37 38 39
			40 41 42 43 44 45 46 47 48 49
			50 51 52 53 54 55 56 57 58 59
			60 61 62 63 64 65 66 67 68 69
			70 71 72 73 74 75 76 77 78 79
			80 81 82 83 84 85 86 87 88 89
			90 91 92 93 94 95 96 97 98 99
			100
                >;
		default-brightness-level = <94>;
		status = "okay";
	};
	
	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		/*enable-gpios = <&gpio1 16 GPIO_ACTIVE_HIGH>;*/
		brightness-levels = <
			0  /*1  2  3  4  5  6*/  7  8  9
			10 11 12 13 14 15 16 17 18 19
			20 21 22 23 24 25 26 27 28 29
			30 31 32 33 34 35 36 37 38 39
			40 41 42 43 44 45 46 47 48 49
			50 51 52 53 54 55 56 57 58 59
			60 61 62 63 64 65 66 67 68 69
			70 71 72 73 74 75 76 77 78 79
			80 81 82 83 84 85 86 87 88 89
			90 91 92 93 94 95 96 97 98 99
			100
                >;
		default-brightness-level = <94>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};

	ramoops_device {
		compatible = "fsl,mxc_ramoops";
		record_size = <524288>; /*512K*/
		console_size = <262144>; /*256K*/
		ftrace_size = <262144>;  /*256K*/
		dump_oops = <1>;
		status = "okay";
	};
	caam_keyblob {
		compatible = "fsl,sec-v4.0-keyblob";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&cpu0 {
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "disabled";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&ecspi2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi2>;
        fsl,spi-num-chipselects = <1>;
        cs-gpios = <&gpio5 29 GPIO_ACTIVE_HIGH>;
        status = "okay";

        spidev0: spi@0 {
                compatible = "rohm,dh2228fv";
                reg = <0>;
                spi-max-frequency = <54000000>;
        };
};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	fsl,magic-packet;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	ft5x06@38 {
		compatible = "edt,edt-ft5306";
		reg = <0x38>;
		interrupt-parent = <&gpio1>;
		interrupts = <9 2>;
		reset-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
	};

	tsc2007@48 {
		compatible = "ti,tsc2007";
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_tsc2007_int>;
		interrupt-parent = <&gpio1>;
		interrupts = <29 8>;
		gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
		ti,x-plate-ohms = <660>;
	};

	gt9xx@5d {
		compatible = "goodix,gt911";
		reg = <0x5d>;
	/*	pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_ts_int>;*/
		interrupt-parent = <&gpio1>;
		interrupts = <9 2>;
		gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
		wakeup-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	/*codec: sgtl5000@0a {  
        compatible = "fsl,sgtl5000";  
        reg = <0x0a>;  
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sgtl5000>;
        clocks = <&clks 201>;  
        micbias-resistor-k-ohms = <1>;
        micbias-voltage-m-volts = <3000>;
        VDDA-supply = <&reg_3p3v>;  
        VDDIO-supply = <&reg_3p3v>;  
    };   */
    codec: wm8960@1a {  
        compatible = "wlf,wm8960";  
        reg = <0x1a>;          
        clocks = <&clks IMX6QDL_CLK_CKO>; 
		clock-names = "mclk"; //时钟的命名 Index 值
        wlf,capless;
		wlf,shared-lrclk;		
    };
    hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
    
#if 0
	ov3640: ov3640@3c {
		compatible = "ovti,ov3640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio7 13 1>;   /* active low: SD1_DAT0 */
		rst-gpios = <&gpio7 12 0>;   /* active high: SD1_DAT1 */
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
#else
	ov5640: ov5640@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio7 13 1>;   /* active low: SD1_DAT0 */
		rst-gpios = <&gpio7 12 0>;   /* active high: SD1_DAT1 */
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
#endif
	tvp5150: tvp5150@5c {
                compatible = "tvp5150";
                reg = <0x5c>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_ipu1_2>;
                clocks = <&clks IMX6QDL_CLK_CKO>;
                clock-names = "csi_mclk";
                pwn-gpios = <&gpio7 13 1>;   /* active low: SD1_DAT0 */
                rst-gpios = <&gpio7 12 0>;   /* active high: SD1_DAT1 */
                csi_id = <0>;
                mclk = <24000000>;
                mclk_source = <0>;
        };
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
		interrupt-parent = <&gpio6>;
        interrupts = <31 2>;
	};
	
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000				
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
			/*	MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000	*/
		/*		MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000*/
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
				MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x80000000	/*led4*/
				MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000	/*led5*/
				MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000	/*led6*/
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
			/*	MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x80000000*/
				MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
				MX6QDL_PAD_SD3_RST__GPIO7_IO08	0x80000000
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 	0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05 	0x80000000
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000

				MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x80000000
                MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
				MX6QDL_PAD_SD3_DAT0__GPIO7_IO04	0x80000000
				MX6QDL_PAD_SD3_DAT1__GPIO7_IO05	0x80000000
				MX6QDL_PAD_SD3_DAT2__GPIO7_IO06	0x80000000
				MX6QDL_PAD_SD3_DAT3__GPIO7_IO07	0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
				
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09		0x1b0b0
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_OE__ECSPI2_MISO        0x100b1
                                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI        0x100b1
                                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK        0x100b1
                                MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29         0x80000000
                        >;
                };

		
		pinctrl_i2c1_tsc2007_int: i2c1_tsc2007_int {
			fsl,pins = <
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x00010080
			>;
		};
		
		pinctrl_i2c1_ts_int: i2c1_ts_int {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 	0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05 	0x80000000
			>;
		};

		pinctrl_i2c2_egalax_int: egalax_i2c2_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
			>;
		};

		pinctrl_i2c3_egalax_int: egalax_i2c3_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b8b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
				/* AR8035 reset */
				/* AR8035 interrupt */
				/* GPIO16 -> AR8035 25MHz */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0xc0000000
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x80000000
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b030
				/* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x0a0b1
				/* AR8035 pin strapping: IO voltage: pull up */
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030
				/* AR8035 pin strapping: PHYADDR#0: pull down */
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x13030
				/* AR8035 pin strapping: PHYADDR#1: pull down */
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x13030
				/* AR8035 pin strapping: MODE#1: pull up */
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030
				/* AR8035 pin strapping: MODE#3: pull up */
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030
				/* AR8035 pin strapping: MODE#0: pull down */
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x13030
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__GPIO4_IO08	0x1b0b0
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09	0x1b0b0
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x108b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL	0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA	0x4001b8b1
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17            0x80000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16            0x80000000
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				/*MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x1b0b0*/
			>;
		};

		pinctrl_pcie_reg: pciereggrp {
			fsl,pins = <
			/*	MX6QDL_PAD_EIM_D19__GPIO3_IO19	0x1b0b0*/
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
			>;
		};
		
		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
		MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1  
                MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1		
//		MX6QDL_PAD_EIM_D20__UART1_RTS_B         0x1b0b1  
 //               MX6QDL_PAD_EIM_D19__UART1_CTS_B         0x1b0b1 
			>;
		};
		
		pinctrl_uart2: uart2grp {
             fsl,pins = <  
                MX6QDL_PAD_EIM_D26__UART2_TX_DATA   0x1b0b1  
                MX6QDL_PAD_EIM_D27__UART2_RX_DATA   0x1b0b1  
		MX6QDL_PAD_EIM_D28__UART2_CTS_B 0x1b0b1  
                MX6QDL_PAD_EIM_D29__UART2_RTS_B 0x1b0b1  
             >;  
        };
	
	    pinctrl_uart3: uart3grp {
             fsl,pins = <  
                MX6QDL_PAD_EIM_D24__UART3_TX_DATA   0x1b0b1  
                MX6QDL_PAD_EIM_D25__UART3_RX_DATA   0x1b0b1      
             >;  
        };
        
	    pinctrl_uart4: uart4grp {
             fsl,pins = <    
                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA   0x1b0b1  
                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA   0x1b0b1
             >;  
        };
        
        pinctrl_uart5: uart5grp {
             fsl,pins = <    
                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA   0x1b0b1  
                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA   0x1b0b1
             >;  
        };
        
        pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x1b0b0
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b0b0
			>;
		};

	pinctrl_flexcan2: flexcan2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b0b0
                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x1b0b0
                        >;
                };

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x17059
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x80000000
			>;
		};

/*		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			>;
		};
*/
		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
			>;
		};
	};

	pinctrl_sgtl5000: sgtl5000 {
		fsl,pins = <
		/*		MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0
				MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0
				MX6QDL_PAD_GPIO_5__CCM_CLKO1 0x130b0	*//*ts rst*/
		>;
	};
	/*pinctrl_wm8960: wm8960 {
		fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
		>;
	};*/

	gpio_leds {
		pinctrl_gpio_leds: gpioledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
			>;
		};
	};

	pinctrl_hs0038: hs0038 {
                fsl,pins = <
                        MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
                >;
        };

};

&ldb {
	status = "okay";
	dual-mode = <1>;
	
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1360>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	resets = <&mipi_dsi_reset>;
	status = "disabled";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio7 12 0>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&snvs_poweroff {
	status = "disabled";
};

&ssi1 {
	//fsl,mode = "i2s-slave";
	status = "okay";
};

&ssi2 {
	//fsl,mode = "i2s-slave";
	status = "okay";
};
&ssi3 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&can2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2>;
        status = "okay";
};


&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	dr_mode = "otg";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
/*	wp-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;*/
	disable-wp;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

/*&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "disabled";
};*/

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
	status = "disabled";
};
