--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc5vlx50,ff676,-2 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 720 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point slowClocker_9 (SLICE_X27Y47.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.111 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y50.A1      net (fanout=2)        0.720   prescaler<6>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y47.C1      net (fanout=10)       0.892   slowClocker_and0000
    SLICE_X27Y47.CLK     Tas                   0.030   slowClocker<9>
                                                       slowClocker_9_rstpot
                                                       slowClocker_9
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.749ns logic, 3.348ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_13 (FF)
  Destination:          slowClocker_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.111 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_13 to slowClocker_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.BQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_13
    SLICE_X27Y50.A2      net (fanout=2)        0.640   prescaler<13>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y47.C1      net (fanout=10)       0.892   slowClocker_and0000
    SLICE_X27Y47.CLK     Tas                   0.030   slowClocker<9>
                                                       slowClocker_9_rstpot
                                                       slowClocker_9
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.749ns logic, 3.268ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          slowClocker_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.111 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to slowClocker_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X27Y50.A5      net (fanout=2)        0.567   prescaler<14>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y47.C1      net (fanout=10)       0.892   slowClocker_and0000
    SLICE_X27Y47.CLK     Tas                   0.030   slowClocker<9>
                                                       slowClocker_9_rstpot
                                                       slowClocker_9
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (0.749ns logic, 3.195ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_3 (SLICE_X27Y46.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y50.A1      net (fanout=2)        0.720   prescaler<6>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.A1      net (fanout=10)       0.762   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.028   slowClocker<6>
                                                       slowClocker_3_rstpot
                                                       slowClocker_3
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (0.747ns logic, 3.218ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_13 (FF)
  Destination:          slowClocker_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.115 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_13 to slowClocker_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.BQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_13
    SLICE_X27Y50.A2      net (fanout=2)        0.640   prescaler<13>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.A1      net (fanout=10)       0.762   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.028   slowClocker<6>
                                                       slowClocker_3_rstpot
                                                       slowClocker_3
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.747ns logic, 3.138ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          slowClocker_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.115 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to slowClocker_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X27Y50.A5      net (fanout=2)        0.567   prescaler<14>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.A1      net (fanout=10)       0.762   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.028   slowClocker<6>
                                                       slowClocker_3_rstpot
                                                       slowClocker_3
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (0.747ns logic, 3.065ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_4 (SLICE_X27Y46.B1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y50.A1      net (fanout=2)        0.720   prescaler<6>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.B1      net (fanout=10)       0.760   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.029   slowClocker<6>
                                                       slowClocker_4_rstpot
                                                       slowClocker_4
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.748ns logic, 3.216ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_13 (FF)
  Destination:          slowClocker_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.115 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_13 to slowClocker_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.BQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_13
    SLICE_X27Y50.A2      net (fanout=2)        0.640   prescaler<13>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.B1      net (fanout=10)       0.760   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.029   slowClocker<6>
                                                       slowClocker_4_rstpot
                                                       slowClocker_4
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (0.748ns logic, 3.136ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_14 (FF)
  Destination:          slowClocker_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.115 - 0.142)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_14 to slowClocker_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.CQ      Tcko                  0.375   prescaler<14>
                                                       prescaler_14
    SLICE_X27Y50.A5      net (fanout=2)        0.567   prescaler<14>
    SLICE_X27Y50.A       Tilo                  0.086   q3/inspectSource_not000128
                                                       slowClocker_cmp_eq000039
    SLICE_X24Y50.B6      net (fanout=1)        0.260   slowClocker_cmp_eq000039
    SLICE_X24Y50.B       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065_SW0
    SLICE_X24Y50.A3      net (fanout=1)        0.512   N1859
    SLICE_X24Y50.A       Tilo                  0.086   N1859
                                                       slowClocker_cmp_eq000065
    SLICE_X26Y44.B1      net (fanout=15)       0.964   slowClocker_cmp_eq0000
    SLICE_X26Y44.B       Tilo                  0.086   slowClocker<2>
                                                       slowClocker_and00001
    SLICE_X27Y46.B1      net (fanout=10)       0.760   slowClocker_and0000
    SLICE_X27Y46.CLK     Tas                   0.029   slowClocker<6>
                                                       slowClocker_4_rstpot
                                                       slowClocker_4
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.748ns logic, 3.063ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slowClocker_3 (SLICE_X27Y46.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_3 (FF)
  Destination:          slowClocker_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_3 to slowClocker_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.345   slowClocker<6>
                                                       slowClocker_3
    SLICE_X27Y46.A4      net (fanout=3)        0.281   slowClocker<3>
    SLICE_X27Y46.CLK     Tah         (-Th)     0.156   slowClocker<6>
                                                       slowClocker_3_rstpot
                                                       slowClocker_3
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.189ns logic, 0.281ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_7 (SLICE_X27Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_7 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_7 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.345   slowClocker<9>
                                                       slowClocker_7
    SLICE_X27Y47.A4      net (fanout=3)        0.289   slowClocker<7>
    SLICE_X27Y47.CLK     Tah         (-Th)     0.156   slowClocker<9>
                                                       slowClocker_7_rstpot
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.189ns logic, 0.289ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_4 (SLICE_X27Y46.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_4 (FF)
  Destination:          slowClocker_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_4 to slowClocker_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.BQ      Tcko                  0.345   slowClocker<6>
                                                       slowClocker_4
    SLICE_X27Y46.B4      net (fanout=3)        0.289   slowClocker<4>
    SLICE_X27Y46.CLK     Tah         (-Th)     0.155   slowClocker<6>
                                                       slowClocker_4_rstpot
                                                       slowClocker_4
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.190ns logic, 0.289ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y4.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y4.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.502ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: clk25MHz_BUFG/I0
  Logical resource: clk25MHz_BUFG/I0
  Location pin: BUFGCTRL_X0Y23.I0
  Clock network: clk25MHz1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 416 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.342ns.
--------------------------------------------------------------------------------

Paths for end point fLink/sync_50 (SLICE_X39Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          fLink/sync_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.291 - 1.439)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.270ns

  Clock Uncertainty:          0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.161ns

  Maximum Data Path: reset to fLink/sync_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.AQ      Tcko                  0.375   reset
                                                       reset
    SLICE_X34Y70.B1      net (fanout=1094)     2.837   reset
    SLICE_X34Y70.B       Tilo                  0.086   slowCtBusRd<5>52
                                                       fLink/sync_50_and00001
    SLICE_X39Y65.CE      net (fanout=1)        0.432   fLink/sync_50_not0001_inv
    SLICE_X39Y65.CLK     Tceck                 0.194   fLink/sync_50
                                                       fLink/sync_50
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (0.655ns logic, 3.269ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point fLink/LSB_0 (SLICE_X51Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/sync_50 (FF)
  Destination:          fLink/LSB_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.024 - 1.066)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/sync_50 to fLink/LSB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.AQ      Tcko                  0.375   fLink/sync_50
                                                       fLink/sync_50
    SLICE_X43Y59.D2      net (fanout=1)        0.926   fLink/sync_50
    SLICE_X43Y59.D       Tilo                  0.086   fLink/LSB_not0001
                                                       fLink/LSB_not00011
    SLICE_X51Y50.CE      net (fanout=6)        1.561   fLink/LSB_not0001
    SLICE_X51Y50.CLK     Tceck                 0.194   fLink/LSB<3>
                                                       fLink/LSB_0
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.655ns logic, 2.487ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/LSB_1 (SLICE_X51Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/sync_50 (FF)
  Destination:          fLink/LSB_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.024 - 1.066)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/sync_50 to fLink/LSB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.AQ      Tcko                  0.375   fLink/sync_50
                                                       fLink/sync_50
    SLICE_X43Y59.D2      net (fanout=1)        0.926   fLink/sync_50
    SLICE_X43Y59.D       Tilo                  0.086   fLink/LSB_not0001
                                                       fLink/LSB_not00011
    SLICE_X51Y50.CE      net (fanout=6)        1.561   fLink/LSB_not0001
    SLICE_X51Y50.CLK     Tceck                 0.194   fLink/LSB<3>
                                                       fLink/LSB_1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.655ns logic, 2.487ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0 (SLICE_X49Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.450 - 0.433)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y11.AQ      Tcko                  0.345   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0
    SLICE_X49Y11.AX      net (fanout=1)        0.246   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><0>
    SLICE_X49Y11.CLK     Tckdi       (-Th)     0.190   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<2><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.155ns logic, 0.246ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1 (SLICE_X49Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.450 - 0.433)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y11.BQ      Tcko                  0.345   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1
    SLICE_X49Y11.BX      net (fanout=1)        0.250   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><1>
    SLICE_X49Y11.CLK     Tckdi       (-Th)     0.193   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<2><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.152ns logic, 0.250ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2 (SLICE_X49Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.450 - 0.433)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y11.CQ      Tcko                  0.345   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2
    SLICE_X49Y11.CX      net (fanout=1)        0.248   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><2>
    SLICE_X49Y11.CLK     Tckdi       (-Th)     0.182   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<2><3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.163ns logic, 0.248ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK
  Location pin: SLICE_X40Y17.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.820ns (Twph)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/SP/CLK
  Location pin: SLICE_X40Y17.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  Location pin: SLICE_X40Y17.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: PLL_ADV_X0Y4.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y16.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y4.CLKOUT1
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y21.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1807 paths analyzed, 296 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.126ns.
--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/cp2_4 (SLICE_X51Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/cp2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (2.780 - 2.974)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/cp2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X48Y46.A6      net (fanout=24)       0.308   fLink/SR_sig
    SLICE_X48Y46.A       Tilo                  0.086   fLink/deser_VM/deser_inst/RESET_inv
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X51Y43.CE      net (fanout=6)        0.666   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X51Y43.CLK     Tceck                 0.194   fLink/deser_VM/deser_inst/INC_DEL
                                                       fLink/deser_VM/deser_inst/cp2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.655ns logic, 0.974ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/cp2_5 (SLICE_X51Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/cp2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (2.780 - 2.974)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/cp2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X48Y46.A6      net (fanout=24)       0.308   fLink/SR_sig
    SLICE_X48Y46.A       Tilo                  0.086   fLink/deser_VM/deser_inst/RESET_inv
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X51Y43.CE      net (fanout=6)        0.666   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X51Y43.CLK     Tceck                 0.194   fLink/deser_VM/deser_inst/INC_DEL
                                                       fLink/deser_VM/deser_inst/cp2_5
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.655ns logic, 0.974ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/INC_DEL (SLICE_X51Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/INC_DEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (2.780 - 2.974)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/INC_DEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X48Y46.A6      net (fanout=24)       0.308   fLink/SR_sig
    SLICE_X48Y46.A       Tilo                  0.086   fLink/deser_VM/deser_inst/RESET_inv
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X51Y43.CE      net (fanout=6)        0.666   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X51Y43.CLK     Tceck                 0.194   fLink/deser_VM/deser_inst/INC_DEL
                                                       fLink/deser_VM/deser_inst/INC_DEL
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.655ns logic, 0.974ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_0 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (3.045 - 2.754)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/MSB_0 to fLink/ser_H/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.345   fLink/MSB<3>
                                                       fLink/MSB_0
    OLOGIC_X2Y93.D1      net (fanout=1)        0.356   fLink/MSB<0>
    OLOGIC_X2Y93.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_H/OSER8B_inst/moserdes_inst
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.372ns logic, 0.356ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point fLink/ser_L/OSER8B_inst/moserdes_inst (OLOGIC_X2Y95.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/LSB_2 (FF)
  Destination:          fLink/ser_L/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (3.043 - 2.754)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/LSB_2 to fLink/ser_L/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.CQ      Tcko                  0.345   fLink/LSB<3>
                                                       fLink/LSB_2
    OLOGIC_X2Y95.D3      net (fanout=1)        0.358   fLink/LSB<2>
    OLOGIC_X2Y95.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_L/OSER8B_inst/moserdes_inst
                                                       fLink/ser_L/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.372ns logic, 0.358ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point fLink/ser_L/OSER8B_inst/soserdes_inst (OLOGIC_X2Y94.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/LSB_7 (FF)
  Destination:          fLink/ser_L/OSER8B_inst/soserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (3.043 - 2.776)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/LSB_7 to fLink/ser_L/OSER8B_inst/soserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.DQ      Tcko                  0.345   fLink/LSB<7>
                                                       fLink/LSB_7
    OLOGIC_X2Y94.D4      net (fanout=1)        0.341   fLink/LSB<7>
    OLOGIC_X2Y94.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_L/OSER8B_inst/soserdes_inst
                                                       fLink/ser_L/OSER8B_inst/soserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.372ns logic, 0.341ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y91.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 18.502ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y4.CLKOUT0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 18.502ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y22.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 305941 paths analyzed, 18667 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.477ns.
--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_8 (SLICE_X30Y74.AX), 513 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.454ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.145 - 0.133)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B3      net (fanout=26)       0.521   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X31Y82.B4      net (fanout=5)        0.462   i1/waverFast/decodSeg
    SLICE_X31Y82.B       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<0>1
    SLICE_X28Y82.B1      net (fanout=8)        1.182   i1/waverFast/segAdRd<0>
    SLICE_X28Y82.BMUX    Tilo                  0.218   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X33Y84.A5      net (fanout=2)        0.596   i1/waverFast/segsOut<8>
    SLICE_X33Y84.A       Tilo                  0.086   slowCtBusRd<8>165
                                                       slowCtBusRd<8>165
    SLICE_X26Y85.A4      net (fanout=1)        0.934   slowCtBusRd<8>165
    SLICE_X26Y85.A       Tilo                  0.086   slowCtBusRd<5>216
                                                       slowCtBusRd<8>264
    SLICE_X27Y74.B2      net (fanout=1)        0.958   slowCtBusRd<8>264
    SLICE_X27Y74.B       Tilo                  0.086   slowCtBusRd<11>
                                                       slowCtBusRd<8>301
    SLICE_X30Y74.AX      net (fanout=2)        0.817   slowCtBusRd<8>
    SLICE_X30Y74.CLK     Tdick                -0.009   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (1.186ns logic, 8.268ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.357ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.145 - 0.143)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/usb/slowCtBus.rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.CQ      Tcko                  0.375   make_tel_b.scBloc_b/usb/slowCtBus.rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus.rd
    SLICE_X28Y75.B6      net (fanout=28)       0.424   make_tel_b.scBloc_b/usb/slowCtBus.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X31Y82.B4      net (fanout=5)        0.462   i1/waverFast/decodSeg
    SLICE_X31Y82.B       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<0>1
    SLICE_X28Y82.B1      net (fanout=8)        1.182   i1/waverFast/segAdRd<0>
    SLICE_X28Y82.BMUX    Tilo                  0.218   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X33Y84.A5      net (fanout=2)        0.596   i1/waverFast/segsOut<8>
    SLICE_X33Y84.A       Tilo                  0.086   slowCtBusRd<8>165
                                                       slowCtBusRd<8>165
    SLICE_X26Y85.A4      net (fanout=1)        0.934   slowCtBusRd<8>165
    SLICE_X26Y85.A       Tilo                  0.086   slowCtBusRd<5>216
                                                       slowCtBusRd<8>264
    SLICE_X27Y74.B2      net (fanout=1)        0.958   slowCtBusRd<8>264
    SLICE_X27Y74.B       Tilo                  0.086   slowCtBusRd<11>
                                                       slowCtBusRd<8>301
    SLICE_X30Y74.AX      net (fanout=2)        0.817   slowCtBusRd<8>
    SLICE_X30Y74.CLK     Tdick                -0.009   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (1.186ns logic, 8.171ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.145 - 0.133)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B3      net (fanout=26)       0.521   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y82.D2      net (fanout=5)        0.701   i1/waverFast/decodSeg
    SLICE_X30Y82.D       Tilo                  0.086   i1/waverFast/segAdRd<3>
                                                       i1/waverFast/segAdRd<3>1
    SLICE_X28Y82.B4      net (fanout=8)        0.766   i1/waverFast/segAdRd<3>
    SLICE_X28Y82.BMUX    Tilo                  0.212   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X33Y84.A5      net (fanout=2)        0.596   i1/waverFast/segsOut<8>
    SLICE_X33Y84.A       Tilo                  0.086   slowCtBusRd<8>165
                                                       slowCtBusRd<8>165
    SLICE_X26Y85.A4      net (fanout=1)        0.934   slowCtBusRd<8>165
    SLICE_X26Y85.A       Tilo                  0.086   slowCtBusRd<5>216
                                                       slowCtBusRd<8>264
    SLICE_X27Y74.B2      net (fanout=1)        0.958   slowCtBusRd<8>264
    SLICE_X27Y74.B       Tilo                  0.086   slowCtBusRd<11>
                                                       slowCtBusRd<8>301
    SLICE_X30Y74.AX      net (fanout=2)        0.817   slowCtBusRd<8>
    SLICE_X30Y74.CLK     Tdick                -0.009   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      9.271ns (1.180ns logic, 8.091ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_10 (SLICE_X30Y74.CX), 473 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.272ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.145 - 0.133)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd to make_tel_b.scBloc_b/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B3      net (fanout=26)       0.521   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y82.C2      net (fanout=5)        0.692   i1/waverFast/decodSeg
    SLICE_X30Y82.C       Tilo                  0.086   i1/waverFast/segAdRd<3>
                                                       i1/waverFast/segAdRd<1>1
    SLICE_X28Y82.C2      net (fanout=8)        0.819   i1/waverFast/segAdRd<1>
    SLICE_X28Y82.CMUX    Tilo                  0.214   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    SLICE_X26Y79.B2      net (fanout=2)        1.037   i1/waverFast/segsOut<10>
    SLICE_X26Y79.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>137
    SLICE_X26Y79.A5      net (fanout=1)        0.204   slowCtBusRd<10>137
    SLICE_X26Y79.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>143
    SLICE_X26Y73.B2      net (fanout=1)        0.821   slowCtBusRd<10>143
    SLICE_X26Y73.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>190
    SLICE_X26Y73.A5      net (fanout=1)        0.204   slowCtBusRd<10>190
    SLICE_X26Y73.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>283
    SLICE_X30Y74.CX      net (fanout=2)        0.899   slowCtBusRd<10>
    SLICE_X30Y74.CLK     Tdick                 0.000   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.277ns logic, 7.995ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.175ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.145 - 0.143)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/usb/slowCtBus.rd to make_tel_b.scBloc_b/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.CQ      Tcko                  0.375   make_tel_b.scBloc_b/usb/slowCtBus.rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus.rd
    SLICE_X28Y75.B6      net (fanout=28)       0.424   make_tel_b.scBloc_b/usb/slowCtBus.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y82.C2      net (fanout=5)        0.692   i1/waverFast/decodSeg
    SLICE_X30Y82.C       Tilo                  0.086   i1/waverFast/segAdRd<3>
                                                       i1/waverFast/segAdRd<1>1
    SLICE_X28Y82.C2      net (fanout=8)        0.819   i1/waverFast/segAdRd<1>
    SLICE_X28Y82.CMUX    Tilo                  0.214   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    SLICE_X26Y79.B2      net (fanout=2)        1.037   i1/waverFast/segsOut<10>
    SLICE_X26Y79.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>137
    SLICE_X26Y79.A5      net (fanout=1)        0.204   slowCtBusRd<10>137
    SLICE_X26Y79.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>143
    SLICE_X26Y73.B2      net (fanout=1)        0.821   slowCtBusRd<10>143
    SLICE_X26Y73.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>190
    SLICE_X26Y73.A5      net (fanout=1)        0.204   slowCtBusRd<10>190
    SLICE_X26Y73.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>283
    SLICE_X30Y74.CX      net (fanout=2)        0.899   slowCtBusRd<10>
    SLICE_X30Y74.CLK     Tdick                 0.000   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      9.175ns (1.277ns logic, 7.898ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.099ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.145 - 0.133)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd to make_tel_b.scBloc_b/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B3      net (fanout=26)       0.521   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.rd
    SLICE_X28Y75.B       Tilo                  0.086   q3/blockHisto2.fastHisto/decodMemLate
                                                       make_tel_b.scBloc_b/slowCtBus_rd1
    SLICE_X27Y78.A6      net (fanout=144)      2.037   slowCtBus_rd
    SLICE_X27Y78.A       Tilo                  0.086   slowCtBusRd<11>143
                                                       i1/waverFast/decodSeg_and0000_SW0
    SLICE_X30Y80.D6      net (fanout=1)        0.761   N300
    SLICE_X30Y80.D       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X31Y82.B4      net (fanout=5)        0.462   i1/waverFast/decodSeg
    SLICE_X31Y82.B       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<0>1
    SLICE_X28Y82.C1      net (fanout=8)        0.875   i1/waverFast/segAdRd<0>
    SLICE_X28Y82.CMUX    Tilo                  0.215   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    SLICE_X26Y79.B2      net (fanout=2)        1.037   i1/waverFast/segsOut<10>
    SLICE_X26Y79.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>137
    SLICE_X26Y79.A5      net (fanout=1)        0.204   slowCtBusRd<10>137
    SLICE_X26Y79.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<10>143
    SLICE_X26Y73.B2      net (fanout=1)        0.821   slowCtBusRd<10>143
    SLICE_X26Y73.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>190
    SLICE_X26Y73.A5      net (fanout=1)        0.204   slowCtBusRd<10>190
    SLICE_X26Y73.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busReadLate2
                                                       slowCtBusRd<10>283
    SLICE_X30Y74.CX      net (fanout=2)        0.899   slowCtBusRd<10>
    SLICE_X30Y74.CLK     Tdick                 0.000   make_tel_b.scBloc_b/usb/readData<11>
                                                       make_tel_b.scBloc_b/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (1.278ns logic, 7.821ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_2 (SLICE_X32Y76.CX), 519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (1.000 - 1.155)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 to make_tel_b.scBloc_b/usb/readData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C3      net (fanout=13)       0.666   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C       Tilo                  0.086   adc_monitor/aligneur/adcNr<2>
                                                       make_tel_b.scBloc_b/slowCtBus_addr<6>1
    SLICE_X26Y78.A1      net (fanout=49)       1.066   slowCtBus_addr<6>
    SLICE_X26Y78.A       Tilo                  0.086   make_tel_b.scBloc_b/usb/slowCtBus.addr_15
                                                       ql1/waverFast/decodSeg_and000011
    SLICE_X28Y77.B1      net (fanout=2)        1.125   ql1/waverFast/N37
    SLICE_X28Y77.B       Tilo                  0.086   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg_and0000
    SLICE_X30Y79.D2      net (fanout=5)        0.826   ql1/waverFast/decodSeg
    SLICE_X30Y79.D       Tilo                  0.086   ql1/waverFast/segAdRd<2>
                                                       ql1/waverFast/segAdRd<2>1
    SLICE_X32Y80.B3      net (fanout=8)        0.682   ql1/waverFast/segAdRd<2>
    SLICE_X32Y80.BMUX    Tilo                  0.208   ql1/waverFast/segsOut<5>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X33Y74.B1      net (fanout=2)        0.877   ql1/waverFast/segsOut<2>
    SLICE_X33Y74.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>52
    SLICE_X33Y74.A5      net (fanout=1)        0.188   slowCtBusRd<2>52
    SLICE_X33Y74.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>56
    SLICE_X29Y76.C1      net (fanout=1)        0.834   slowCtBusRd<2>56
    SLICE_X29Y76.C       Tilo                  0.086   slowCtBusRd<2>73
                                                       slowCtBusRd<2>89
    SLICE_X28Y76.D1      net (fanout=1)        0.746   slowCtBusRd<2>89
    SLICE_X28Y76.D       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>367
    SLICE_X32Y76.CX      net (fanout=2)        0.633   slowCtBusRd<2>
    SLICE_X32Y76.CLK     Tdick                -0.012   make_tel_b.scBloc_b/usb/readData<3>
                                                       make_tel_b.scBloc_b/usb/readData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.902ns (1.259ns logic, 7.643ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (1.000 - 1.155)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 to make_tel_b.scBloc_b/usb/readData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C3      net (fanout=13)       0.666   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C       Tilo                  0.086   adc_monitor/aligneur/adcNr<2>
                                                       make_tel_b.scBloc_b/slowCtBus_addr<6>1
    SLICE_X26Y78.A1      net (fanout=49)       1.066   slowCtBus_addr<6>
    SLICE_X26Y78.A       Tilo                  0.086   make_tel_b.scBloc_b/usb/slowCtBus.addr_15
                                                       ql1/waverFast/decodSeg_and000011
    SLICE_X28Y77.B1      net (fanout=2)        1.125   ql1/waverFast/N37
    SLICE_X28Y77.B       Tilo                  0.086   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg_and0000
    SLICE_X32Y76.B3      net (fanout=5)        0.656   ql1/waverFast/decodSeg
    SLICE_X32Y76.B       Tilo                  0.086   make_tel_b.scBloc_b/usb/readData<3>
                                                       ql1/waverFast/segAdRd<1>1
    SLICE_X32Y80.B2      net (fanout=8)        0.830   ql1/waverFast/segAdRd<1>
    SLICE_X32Y80.BMUX    Tilo                  0.218   ql1/waverFast/segsOut<5>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X33Y74.B1      net (fanout=2)        0.877   ql1/waverFast/segsOut<2>
    SLICE_X33Y74.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>52
    SLICE_X33Y74.A5      net (fanout=1)        0.188   slowCtBusRd<2>52
    SLICE_X33Y74.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>56
    SLICE_X29Y76.C1      net (fanout=1)        0.834   slowCtBusRd<2>56
    SLICE_X29Y76.C       Tilo                  0.086   slowCtBusRd<2>73
                                                       slowCtBusRd<2>89
    SLICE_X28Y76.D1      net (fanout=1)        0.746   slowCtBusRd<2>89
    SLICE_X28Y76.D       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>367
    SLICE_X32Y76.CX      net (fanout=2)        0.633   slowCtBusRd<2>
    SLICE_X32Y76.CLK     Tdick                -0.012   make_tel_b.scBloc_b/usb/readData<3>
                                                       make_tel_b.scBloc_b/usb/readData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.890ns (1.269ns logic, 7.621ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (1.000 - 1.155)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6 to make_tel_b.scBloc_b/usb/readData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.CQ      Tcko                  0.375   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_7
                                                       make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C3      net (fanout=13)       0.666   make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X24Y75.C       Tilo                  0.086   adc_monitor/aligneur/adcNr<2>
                                                       make_tel_b.scBloc_b/slowCtBus_addr<6>1
    SLICE_X26Y78.A1      net (fanout=49)       1.066   slowCtBus_addr<6>
    SLICE_X26Y78.A       Tilo                  0.086   make_tel_b.scBloc_b/usb/slowCtBus.addr_15
                                                       ql1/waverFast/decodSeg_and000011
    SLICE_X28Y77.B1      net (fanout=2)        1.125   ql1/waverFast/N37
    SLICE_X28Y77.B       Tilo                  0.086   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg_and0000
    SLICE_X31Y80.C5      net (fanout=5)        0.604   ql1/waverFast/decodSeg
    SLICE_X31Y80.C       Tilo                  0.086   i1/ddr_16_1/sysClkTest
                                                       ql1/waverFast/segAdRd<0>1
    SLICE_X32Y80.B1      net (fanout=8)        0.778   ql1/waverFast/segAdRd<0>
    SLICE_X32Y80.BMUX    Tilo                  0.218   ql1/waverFast/segsOut<5>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X33Y74.B1      net (fanout=2)        0.877   ql1/waverFast/segsOut<2>
    SLICE_X33Y74.B       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>52
    SLICE_X33Y74.A5      net (fanout=1)        0.188   slowCtBusRd<2>52
    SLICE_X33Y74.A       Tilo                  0.086   make_tel_b.scBloc_b/picItfBloc/busRead
                                                       slowCtBusRd<2>56
    SLICE_X29Y76.C1      net (fanout=1)        0.834   slowCtBusRd<2>56
    SLICE_X29Y76.C       Tilo                  0.086   slowCtBusRd<2>73
                                                       slowCtBusRd<2>89
    SLICE_X28Y76.D1      net (fanout=1)        0.746   slowCtBusRd<2>89
    SLICE_X28Y76.D       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>367
    SLICE_X32Y76.CX      net (fanout=2)        0.633   slowCtBusRd<2>
    SLICE_X32Y76.CLK     Tdick                -0.012   make_tel_b.scBloc_b/usb/readData<3>
                                                       make_tel_b.scBloc_b/usb/readData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.269ns logic, 7.517ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_1 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_1 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.BQ      Tcko                  0.345   sysMonBlock/system_mon/mydready
                                                       sysMonBlock/system_mon/daddr_1
    SYSMON_X0Y0.DADDR1   net (fanout=2)        0.364   sysMonBlock/system_mon/daddr<1>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (-0.229ns logic, 0.364ns route)
                                                       (-169.6% logic, 269.6% route)

--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/din_1 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.448 - 0.453)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/din_1 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.BQ      Tcko                  0.345   sysMonBlock/system_mon/din<1>
                                                       sysMonBlock/system_mon/din_1
    SYSMON_X0Y0.DI1      net (fanout=1)        0.389   sysMonBlock/system_mon/din<1>
    SYSMON_X0Y0.DCLK     Tmonckd_DI  (-Th)     0.593   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (-0.248ns logic, 0.389ns route)
                                                       (-175.9% logic, 275.9% route)

--------------------------------------------------------------------------------

Paths for end point q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y7.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/blockNrj/formeur/firstDif_4 (FF)
  Destination:          q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.685 - 0.532)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/blockNrj/formeur/firstDif_4 to q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y35.AQ         Tcko                  0.345   q2/blockNrj/formeur/firstDif<7>
                                                         q2/blockNrj/formeur/firstDif_4
    RAMB36_X0Y7.DIADIL4    net (fanout=3)        0.270   q2/blockNrj/formeur/firstDif<4>
    RAMB36_X0Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.280   q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.335ns (0.065ns logic, 0.270ns route)
                                                         (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpc)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpco)
  Physical resource: delDcm/DCM_ADV_INST/CLK0
  Logical resource: delDcm/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1818 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.306ns.
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X7Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.450 - 0.463)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X4Y84.A4       net (fanout=6)        0.455   qh1/waverSlow/syncADC
    SLICE_X4Y84.A        Tilo                  0.086   q2/waverSlow/saveChannel
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y81.CE       net (fanout=4)        0.663   qh1/waverSlow/syncADC_inv
    SLICE_X7Y81.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_12
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.654ns logic, 1.118ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X7Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.450 - 0.463)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X4Y84.A4       net (fanout=6)        0.455   qh1/waverSlow/syncADC
    SLICE_X4Y84.A        Tilo                  0.086   q2/waverSlow/saveChannel
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y81.CE       net (fanout=4)        0.663   qh1/waverSlow/syncADC_inv
    SLICE_X7Y81.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.654ns logic, 1.118ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_0 (SLICE_X7Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.448 - 0.463)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X4Y84.A4       net (fanout=6)        0.455   qh1/waverSlow/syncADC
    SLICE_X4Y84.A        Tilo                  0.086   q2/waverSlow/saveChannel
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y82.CE       net (fanout=4)        0.654   qh1/waverSlow/syncADC_inv
    SLICE_X7Y82.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<3>
                                                       qh1/waverSlow/dataDecim_0
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.654ns logic, 1.109ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_10 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.622 - 0.470)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_10 to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y82.CQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<11>
                                                          qh1/waverSlow/adWrFifo_10
    RAMB36_X0Y16.ADDRAL13   net (fanout=6)        0.325   qh1/waverSlow/adWrFifo<10>
    RAMB36_X0Y16.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.408ns (0.083ns logic, 0.325ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_10 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.618 - 0.470)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_10 to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y82.CQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<11>
                                                          qh1/waverSlow/adWrFifo_10
    RAMB36_X0Y16.ADDRAU13   net (fanout=6)        0.325   qh1/waverSlow/adWrFifo<10>
    RAMB36_X0Y16.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.408ns (0.083ns logic, 0.325ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_9 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.622 - 0.470)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_9 to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y82.BQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<11>
                                                          qh1/waverSlow/adWrFifo_9
    RAMB36_X0Y16.ADDRAL12   net (fanout=6)        0.393   qh1/waverSlow/adWrFifo<9>
    RAMB36_X0Y16.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.476ns (0.083ns logic, 0.393ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y8.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y18.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y18.CLKBWRCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1815 paths analyzed, 377 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.518ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X7Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.680 - 0.742)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.DQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X5Y59.A1       net (fanout=6)        0.739   q2/waverSlow/syncADC
    SLICE_X5Y59.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y55.CE       net (fanout=4)        0.641   q2/waverSlow/syncADC_inv
    SLICE_X7Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.654ns logic, 1.380ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X7Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.680 - 0.742)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.DQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X5Y59.A1       net (fanout=6)        0.739   q2/waverSlow/syncADC
    SLICE_X5Y59.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y55.CE       net (fanout=4)        0.641   q2/waverSlow/syncADC_inv
    SLICE_X7Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.654ns logic, 1.380ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_10 (SLICE_X7Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.680 - 0.742)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.DQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X5Y59.A1       net (fanout=6)        0.739   q2/waverSlow/syncADC
    SLICE_X5Y59.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y55.CE       net (fanout=4)        0.641   q2/waverSlow/syncADC_inv
    SLICE_X7Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_10
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.654ns logic, 1.380ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctRdCirc_8 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.609 - 0.399)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctRdCirc_8 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y49.AQ         Tcko                  0.345   q2/waverSlow/ctRdCirc<9>
                                                         q2/waverSlow/ctRdCirc_8
    RAMB36_X0Y9.ADDRBL13   net (fanout=2)        0.392   q2/waverSlow/ctRdCirc<8>
    RAMB36_X0Y9.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.475ns (0.083ns logic, 0.392ns route)
                                                         (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctRdCirc_2 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.609 - 0.411)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctRdCirc_2 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y47.CQ         Tcko                  0.345   q2/waverSlow/ctRdCirc<3>
                                                         q2/waverSlow/ctRdCirc_2
    RAMB36_X0Y9.ADDRBL7    net (fanout=2)        0.390   q2/waverSlow/ctRdCirc<2>
    RAMB36_X0Y9.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.473ns (0.083ns logic, 0.390ns route)
                                                         (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_8 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.609 - 0.415)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_8 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y46.AQ         Tcko                  0.345   q2/waverSlow/ctWrCirc<9>
                                                         q2/waverSlow/ctWrCirc_8
    RAMB36_X0Y9.ADDRAL13   net (fanout=4)        0.438   q2/waverSlow/ctWrCirc<8>
    RAMB36_X0Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.521ns (0.083ns logic, 0.438ns route)
                                                         (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y5.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y13.CLKARDCLKU
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1863 paths analyzed, 377 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.520ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X9Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[6].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.719ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.493 - 0.571)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/ddr_16_1/make_path[6].slowInstance.iddr_x to q3/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y83.Q2      Tickq                 0.436   q3/ddrOut_i<12>
                                                       q3/ddr_16_1/make_path[6].slowInstance.iddr_x
    SLICE_X9Y52.BX       net (fanout=4)        1.296   q3/ddrOut_i<13>
    SLICE_X9Y52.CLK      Tdick                -0.013   q3/waverSlow/dataDecim<13>
                                                       q3/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.423ns logic, 1.296ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_0 (SLICE_X4Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.114 - 0.127)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.396   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X3Y52.B6       net (fanout=6)        0.415   q3/waverSlow/syncADC
    SLICE_X3Y52.B        Tilo                  0.086   q3/waverSlow/syncADC_inv
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X4Y53.CE       net (fanout=4)        0.662   q3/waverSlow/syncADC_inv
    SLICE_X4Y53.CLK      Tceck                 0.195   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_0
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.677ns logic, 1.077ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_1 (SLICE_X4Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.114 - 0.127)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.396   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X3Y52.B6       net (fanout=6)        0.415   q3/waverSlow/syncADC
    SLICE_X3Y52.B        Tilo                  0.086   q3/waverSlow/syncADC_inv
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X4Y53.CE       net (fanout=4)        0.662   q3/waverSlow/syncADC_inv
    SLICE_X4Y53.CLK      Tceck                 0.195   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_1
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.677ns logic, 1.077ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctRdCirc_2 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (0.601 - 0.428)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctRdCirc_2 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y45.CQ         Tcko                  0.364   q3/waverSlow/ctRdCirc<3>
                                                         q3/waverSlow/ctRdCirc_2
    RAMB36_X0Y9.ADDRBU7    net (fanout=2)        0.380   q3/waverSlow/ctRdCirc<2>
    RAMB36_X0Y9.CLKBWRCLKU Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.482ns (0.102ns logic, 0.380ns route)
                                                         (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctRdCirc_8 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.601 - 0.421)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctRdCirc_8 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y47.AQ         Tcko                  0.364   q3/waverSlow/ctRdCirc<9>
                                                         q3/waverSlow/ctRdCirc_8
    RAMB36_X0Y9.ADDRBU13   net (fanout=2)        0.390   q3/waverSlow/ctRdCirc<8>
    RAMB36_X0Y9.CLKBWRCLKU Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.492ns (0.102ns logic, 0.390ns route)
                                                         (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctRdCirc_9 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.601 - 0.421)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctRdCirc_9 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y47.BQ         Tcko                  0.364   q3/waverSlow/ctRdCirc<9>
                                                         q3/waverSlow/ctRdCirc_9
    RAMB36_X0Y9.ADDRBU14   net (fanout=2)        0.392   q3/waverSlow/ctRdCirc<9>
    RAMB36_X0Y9.CLKBWRCLKU Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.494ns (0.102ns logic, 0.392ns route)
                                                         (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y4.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5823 paths analyzed, 1431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y14.DIADIL0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.814 - 0.869)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y17.DOBDOL2    Trcko_DORB            1.892   i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X42Y84.A5         net (fanout=1)        0.395   i1/waverFast/circOut<2>
    SLICE_X42Y84.A          Tilo                  0.086   i1/waverFast/adRdMeb<8>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y14.DIADIL0    net (fanout=1)        1.066   i1/waverFast/fifoIn<2>
    RAMB36_X1Y14.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.738ns (2.277ns logic, 1.461ns route)
                                                          (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (0.814 - 0.730)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y88.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X42Y86.C6         net (fanout=15)       0.461   i1/waverFast/acqFastCs<2>
    SLICE_X42Y86.C          Tilo                  0.086   ql1/waverFast/sample<11>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y84.A6         net (fanout=23)       0.279   i1/waverFast/N0
    SLICE_X42Y84.A          Tilo                  0.086   i1/waverFast/adRdMeb<8>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y14.DIADIL0    net (fanout=1)        1.066   i1/waverFast/fifoIn<2>
    RAMB36_X1Y14.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.652ns (0.846ns logic, 1.806ns route)
                                                          (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_0 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.814 - 0.753)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_0 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y88.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<0>
                                                          i1/waverFast/acqFastCs_0
    SLICE_X42Y84.A4         net (fanout=36)       0.765   i1/waverFast/acqFastCs<0>
    SLICE_X42Y84.A          Tilo                  0.086   i1/waverFast/adRdMeb<8>
                                                          i1/waverFast/Mmux_fifoIn201
    RAMB36_X1Y14.DIADIL0    net (fanout=1)        1.066   i1/waverFast/fifoIn<2>
    RAMB36_X1Y14.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.591ns (0.760ns logic, 1.831ns route)
                                                          (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.DIADIU1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.236 - 0.273)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOBDOL5    Trcko_DORB            1.892   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X11Y104.B6        net (fanout=1)        0.676   i2/waverFast/circOut<5>
    SLICE_X11Y104.B         Tilo                  0.086   i2/waverFast/fifoIn<5>
                                                          i2/waverFast/Mmux_fifoIn291
    RAMB36_X0Y22.DIADIU1    net (fanout=1)        0.749   i2/waverFast/fifoIn<5>
    RAMB36_X0Y22.CLKARDCLKU Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.702ns (2.277ns logic, 1.425ns route)
                                                          (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_2 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.553 - 0.519)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/acqFastCs_2 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X12Y102.AQ        Tcko                  0.396   i2/waverFast/acqFastCs<1>
                                                          i2/waverFast/acqFastCs_2
    SLICE_X10Y104.A5        net (fanout=15)       0.531   i2/waverFast/acqFastCs<2>
    SLICE_X10Y104.A         Tilo                  0.086   i2/waverFast/valResync
                                                          i2/waverFast/Mmux_fifoIn1211
    SLICE_X11Y104.B1        net (fanout=23)       0.769   i2/waverFast/N0
    SLICE_X11Y104.B         Tilo                  0.086   i2/waverFast/fifoIn<5>
                                                          i2/waverFast/Mmux_fifoIn291
    RAMB36_X0Y22.DIADIU1    net (fanout=1)        0.749   i2/waverFast/fifoIn<5>
    RAMB36_X0Y22.CLKARDCLKU Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.916ns (0.867ns logic, 2.049ns route)
                                                          (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_1 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.553 - 0.519)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/acqFastCs_1 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X12Y102.CQ        Tcko                  0.396   i2/waverFast/acqFastCs<1>
                                                          i2/waverFast/acqFastCs_1
    SLICE_X10Y104.A6        net (fanout=14)       0.453   i2/waverFast/acqFastCs<1>
    SLICE_X10Y104.A         Tilo                  0.086   i2/waverFast/valResync
                                                          i2/waverFast/Mmux_fifoIn1211
    SLICE_X11Y104.B1        net (fanout=23)       0.769   i2/waverFast/N0
    SLICE_X11Y104.B         Tilo                  0.086   i2/waverFast/fifoIn<5>
                                                          i2/waverFast/Mmux_fifoIn291
    RAMB36_X0Y22.DIADIU1    net (fanout=1)        0.749   i2/waverFast/fifoIn<5>
    RAMB36_X0Y22.CLKARDCLKU Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.838ns (0.867ns logic, 1.971ns route)
                                                          (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.DIADIL0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.227 - 0.273)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOBDOL2    Trcko_DORB            1.892   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X10Y105.A6        net (fanout=1)        0.745   i2/waverFast/circOut<2>
    SLICE_X10Y105.A         Tilo                  0.086   i2/waverFast/fifoIn<3>
                                                          i2/waverFast/Mmux_fifoIn201
    RAMB36_X0Y22.DIADIL0    net (fanout=1)        0.659   i2/waverFast/fifoIn<2>
    RAMB36_X0Y22.CLKARDCLKL Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.681ns (2.277ns logic, 1.404ns route)
                                                          (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_2 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.544 - 0.519)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/acqFastCs_2 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X12Y102.AQ        Tcko                  0.396   i2/waverFast/acqFastCs<1>
                                                          i2/waverFast/acqFastCs_2
    SLICE_X10Y104.A5        net (fanout=15)       0.531   i2/waverFast/acqFastCs<2>
    SLICE_X10Y104.A         Tilo                  0.086   i2/waverFast/valResync
                                                          i2/waverFast/Mmux_fifoIn1211
    SLICE_X10Y105.A1        net (fanout=23)       0.883   i2/waverFast/N0
    SLICE_X10Y105.A         Tilo                  0.086   i2/waverFast/fifoIn<3>
                                                          i2/waverFast/Mmux_fifoIn201
    RAMB36_X0Y22.DIADIL0    net (fanout=1)        0.659   i2/waverFast/fifoIn<2>
    RAMB36_X0Y22.CLKARDCLKL Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.940ns (0.867ns logic, 2.073ns route)
                                                          (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_1 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.544 - 0.519)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i2/waverFast/acqFastCs_1 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X12Y102.CQ        Tcko                  0.396   i2/waverFast/acqFastCs<1>
                                                          i2/waverFast/acqFastCs_1
    SLICE_X10Y104.A6        net (fanout=14)       0.453   i2/waverFast/acqFastCs<1>
    SLICE_X10Y104.A         Tilo                  0.086   i2/waverFast/valResync
                                                          i2/waverFast/Mmux_fifoIn1211
    SLICE_X10Y105.A1        net (fanout=23)       0.883   i2/waverFast/N0
    SLICE_X10Y105.A         Tilo                  0.086   i2/waverFast/fifoIn<3>
                                                          i2/waverFast/Mmux_fifoIn201
    RAMB36_X0Y22.DIADIL0    net (fanout=1)        0.659   i2/waverFast/fifoIn<2>
    RAMB36_X0Y22.CLKARDCLKL Trdck_DIA             0.299   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.862ns (0.867ns logic, 1.995ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/ctRdCirc_9 (FF)
  Destination:          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.633 - 0.483)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ql1/waverFast/ctRdCirc_9 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y104.BQ        Tcko                  0.345   ql1/waverFast/ctRdCirc<9>
                                                          ql1/waverFast/ctRdCirc_9
    RAMB36_X1Y20.ADDRBL14   net (fanout=2)        0.273   ql1/waverFast/ctRdCirc<9>
    RAMB36_X1Y20.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.356ns (0.083ns logic, 0.273ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/ctRdCirc_2 (FF)
  Destination:          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.633 - 0.488)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ql1/waverFast/ctRdCirc_2 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y102.CQ        Tcko                  0.345   ql1/waverFast/ctRdCirc<3>
                                                          ql1/waverFast/ctRdCirc_2
    RAMB36_X1Y20.ADDRBL7    net (fanout=2)        0.268   ql1/waverFast/ctRdCirc<2>
    RAMB36_X1Y20.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.351ns (0.083ns logic, 0.268ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y20.ADDRBL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/ctRdCirc_3 (FF)
  Destination:          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.633 - 0.488)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ql1/waverFast/ctRdCirc_3 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y102.DQ        Tcko                  0.345   ql1/waverFast/ctRdCirc<3>
                                                          ql1/waverFast/ctRdCirc_3
    RAMB36_X1Y20.ADDRBL8    net (fanout=2)        0.271   ql1/waverFast/ctRdCirc<3>
    RAMB36_X1Y20.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.354ns (0.083ns logic, 0.271ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y9.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y8.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y9.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk25MHz1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk25MHz1                      |     40.000ns|     10.000ns|     23.968ns|            0|            0|          720|         2223|
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      4.342ns|          N/A|            0|            0|          416|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|      4.126ns|          N/A|            0|            0|         1807|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.828|         |         |         |
ckAdcI1_p      |    3.828|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.828|         |         |         |
ckAdcI1_p      |    3.828|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.774|         |         |         |
ckAdcI2_p      |    3.774|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.774|         |         |         |
ckAdcI2_p      |    3.774|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    4.518|         |    2.131|         |
ckAdcQ2_p      |    4.518|         |    2.131|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    4.518|         |    2.131|         |
ckAdcQ2_p      |    4.518|         |    2.131|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.520|         |    1.832|         |
ckAdcQ3_p      |    4.520|         |    1.832|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.520|         |    1.832|         |
ckAdcQ3_p      |    4.520|         |    1.832|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.306|         |    1.820|         |
ckAdcQH1_p     |    4.306|         |    1.820|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.306|         |    1.820|         |
ckAdcQH1_p     |    4.306|         |    1.820|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.639|         |         |         |
ckAdcQL1_p     |    3.639|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.639|         |         |         |
ckAdcQL1_p     |    3.639|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.342|         |         |         |
clk25MHz_p     |    4.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.342|         |         |         |
clk25MHz_p     |    4.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.477|    1.839|         |         |
sysClk_p       |    9.477|    1.839|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.477|    1.839|         |         |
sysClk_p       |    9.477|    1.839|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 320203 paths, 0 nets, and 33964 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar  2 17:51:44 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 652 MB



