// Seed: 897105947
module module_0 ();
  specify
    (id_1 => id_2) = 1;
    (id_3 *> id_4) = 1;
  endspecify
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri1 id_6
);
  wire id_8;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9,
    input tri id_10,
    output wire id_11,
    input wand id_12,
    input tri0 id_13,
    output wor id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri id_19,
    output uwire id_20
);
  wire id_22, id_23;
  module_0();
endmodule
