single_data_mem.v,verilog,xil_defaultlib,../../../../pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
