// Seed: 1763713744
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    output id_3
);
  type_5(
      1'b0, 1
  );
  logic id_4;
endmodule
