ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB66:
  26              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * @file    tim.c
   4:Src/tim.c     ****   * @brief   This file provides code for the configuration
   5:Src/tim.c     ****   *          of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   * @attention
   8:Src/tim.c     ****   *
   9:Src/tim.c     ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Src/tim.c     ****   * All rights reserved.</center></h2>
  11:Src/tim.c     ****   *
  12:Src/tim.c     ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/tim.c     ****   * the "License"; You may not use this file except in compliance with the
  14:Src/tim.c     ****   * License. You may obtain a copy of the License at:
  15:Src/tim.c     ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** 
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** TIM_HandleTypeDef htim4;
  31:Src/tim.c     **** 
  32:Src/tim.c     **** /* TIM1 init function */
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 2


  33:Src/tim.c     **** void MX_TIM1_Init(void)
  34:Src/tim.c     **** {
  35:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  36:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  37:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  38:Src/tim.c     **** 
  39:Src/tim.c     ****   htim1.Instance = TIM1;
  40:Src/tim.c     ****   htim1.Init.Prescaler = 47;
  41:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  42:Src/tim.c     ****   htim1.Init.Period = 10000;
  43:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  44:Src/tim.c     ****   htim1.Init.RepetitionCounter = 4;
  45:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  46:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  47:Src/tim.c     ****   {
  48:Src/tim.c     ****     Error_Handler();
  49:Src/tim.c     ****   }
  50:Src/tim.c     ****   if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
  51:Src/tim.c     ****   {
  52:Src/tim.c     ****     Error_Handler();
  53:Src/tim.c     ****   }
  54:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  55:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  56:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  57:Src/tim.c     ****   {
  58:Src/tim.c     ****     Error_Handler();
  59:Src/tim.c     ****   }
  60:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM2;
  61:Src/tim.c     ****   sConfigOC.Pulse = 9975;
  62:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  63:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  64:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  65:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  66:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  67:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  68:Src/tim.c     ****   {
  69:Src/tim.c     ****     Error_Handler();
  70:Src/tim.c     ****   }
  71:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  72:Src/tim.c     ****   {
  73:Src/tim.c     ****     Error_Handler();
  74:Src/tim.c     ****   }
  75:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  76:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  77:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  78:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
  79:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  80:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  81:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  82:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  83:Src/tim.c     ****   {
  84:Src/tim.c     ****     Error_Handler();
  85:Src/tim.c     ****   }
  86:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim1);
  87:Src/tim.c     **** 
  88:Src/tim.c     **** }
  89:Src/tim.c     **** /* TIM2 init function */
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 3


  90:Src/tim.c     **** void MX_TIM2_Init(void)
  91:Src/tim.c     **** {
  27              		.loc 1 91 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  92:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 92 3 view .LVU1
  39              		.loc 1 92 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  93:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 93 3 is_stmt 1 view .LVU3
  46              		.loc 1 93 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  94:Src/tim.c     **** 
  95:Src/tim.c     ****   htim2.Instance = TIM2;
  49              		.loc 1 95 3 is_stmt 1 view .LVU5
  50              		.loc 1 95 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  96:Src/tim.c     ****   htim2.Init.Prescaler = 23;
  54              		.loc 1 96 3 is_stmt 1 view .LVU7
  55              		.loc 1 96 24 is_stmt 0 view .LVU8
  56 001a 1722     		movs	r2, #23
  57 001c 4260     		str	r2, [r0, #4]
  97:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 97 3 is_stmt 1 view .LVU9
  59              		.loc 1 97 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  98:Src/tim.c     ****   htim2.Init.Period = 49;
  61              		.loc 1 98 3 is_stmt 1 view .LVU11
  62              		.loc 1 98 21 is_stmt 0 view .LVU12
  63 0020 3122     		movs	r2, #49
  64 0022 C260     		str	r2, [r0, #12]
  99:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 99 3 is_stmt 1 view .LVU13
  66              		.loc 1 99 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
 100:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 100 3 is_stmt 1 view .LVU15
  69              		.loc 1 100 32 is_stmt 0 view .LVU16
  70 0026 8361     		str	r3, [r0, #24]
 101:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 101 3 is_stmt 1 view .LVU17
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 4


  72              		.loc 1 101 7 is_stmt 0 view .LVU18
  73 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 101 6 view .LVU19
  76 002c 90B9     		cbnz	r0, .L6
  77              	.L2:
 102:Src/tim.c     ****   {
 103:Src/tim.c     ****     Error_Handler();
 104:Src/tim.c     ****   }
 105:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 105 3 is_stmt 1 view .LVU20
  79              		.loc 1 105 34 is_stmt 0 view .LVU21
  80 002e 4FF48053 		mov	r3, #4096
  81 0032 0293     		str	r3, [sp, #8]
 106:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 106 3 is_stmt 1 view .LVU22
  83              		.loc 1 106 7 is_stmt 0 view .LVU23
  84 0034 02A9     		add	r1, sp, #8
  85 0036 0C48     		ldr	r0, .L9
  86 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 106 6 view .LVU24
  89 003c 68B9     		cbnz	r0, .L7
  90              	.L3:
 107:Src/tim.c     ****   {
 108:Src/tim.c     ****     Error_Handler();
 109:Src/tim.c     ****   }
 110:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 110 3 is_stmt 1 view .LVU25
  92              		.loc 1 110 37 is_stmt 0 view .LVU26
  93 003e 0023     		movs	r3, #0
  94 0040 0093     		str	r3, [sp]
 111:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 111 3 is_stmt 1 view .LVU27
  96              		.loc 1 111 33 is_stmt 0 view .LVU28
  97 0042 0193     		str	r3, [sp, #4]
 112:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 112 3 is_stmt 1 view .LVU29
  99              		.loc 1 112 7 is_stmt 0 view .LVU30
 100 0044 6946     		mov	r1, sp
 101 0046 0848     		ldr	r0, .L9
 102 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 112 6 view .LVU31
 105 004c 40B9     		cbnz	r0, .L8
 106              	.L1:
 113:Src/tim.c     ****   {
 114:Src/tim.c     ****     Error_Handler();
 115:Src/tim.c     ****   }
 116:Src/tim.c     **** 
 117:Src/tim.c     **** }
 107              		.loc 1 117 1 view .LVU32
 108 004e 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 5


 113 0050 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
 103:Src/tim.c     ****   }
 117              		.loc 1 103 5 is_stmt 1 view .LVU33
 118 0054 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 0058 E9E7     		b	.L2
 121              	.L7:
 108:Src/tim.c     ****   }
 122              		.loc 1 108 5 view .LVU34
 123 005a FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 005e EEE7     		b	.L3
 126              	.L8:
 114:Src/tim.c     ****   }
 127              		.loc 1 114 5 view .LVU35
 128 0060 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 117 1 is_stmt 0 view .LVU36
 131 0064 F3E7     		b	.L1
 132              	.L10:
 133 0066 00BF     		.align	2
 134              	.L9:
 135 0068 00000000 		.word	htim2
 136              		.cfi_endproc
 137              	.LFE66:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	MX_TIM3_Init:
 148              	.LFB67:
 118:Src/tim.c     **** /* TIM3 init function */
 119:Src/tim.c     **** void MX_TIM3_Init(void)
 120:Src/tim.c     **** {
 149              		.loc 1 120 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 24
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 87B0     		sub	sp, sp, #28
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 32
 121:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 160              		.loc 1 121 3 view .LVU38
 161              		.loc 1 121 26 is_stmt 0 view .LVU39
 162 0004 0023     		movs	r3, #0
 163 0006 0293     		str	r3, [sp, #8]
 164 0008 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 6


 165 000a 0493     		str	r3, [sp, #16]
 166 000c 0593     		str	r3, [sp, #20]
 122:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 122 3 is_stmt 1 view .LVU40
 168              		.loc 1 122 27 is_stmt 0 view .LVU41
 169 000e 0093     		str	r3, [sp]
 170 0010 0193     		str	r3, [sp, #4]
 123:Src/tim.c     **** 
 124:Src/tim.c     ****   htim3.Instance = TIM3;
 171              		.loc 1 124 3 is_stmt 1 view .LVU42
 172              		.loc 1 124 18 is_stmt 0 view .LVU43
 173 0012 1448     		ldr	r0, .L19
 174 0014 144A     		ldr	r2, .L19+4
 175 0016 0260     		str	r2, [r0]
 125:Src/tim.c     ****   htim3.Init.Prescaler = 23;
 176              		.loc 1 125 3 is_stmt 1 view .LVU44
 177              		.loc 1 125 24 is_stmt 0 view .LVU45
 178 0018 1722     		movs	r2, #23
 179 001a 4260     		str	r2, [r0, #4]
 126:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 180              		.loc 1 126 3 is_stmt 1 view .LVU46
 181              		.loc 1 126 26 is_stmt 0 view .LVU47
 182 001c 8360     		str	r3, [r0, #8]
 127:Src/tim.c     ****   htim3.Init.Period = 49;
 183              		.loc 1 127 3 is_stmt 1 view .LVU48
 184              		.loc 1 127 21 is_stmt 0 view .LVU49
 185 001e 3122     		movs	r2, #49
 186 0020 C260     		str	r2, [r0, #12]
 128:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187              		.loc 1 128 3 is_stmt 1 view .LVU50
 188              		.loc 1 128 28 is_stmt 0 view .LVU51
 189 0022 0361     		str	r3, [r0, #16]
 129:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 190              		.loc 1 129 3 is_stmt 1 view .LVU52
 191              		.loc 1 129 32 is_stmt 0 view .LVU53
 192 0024 8361     		str	r3, [r0, #24]
 130:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 193              		.loc 1 130 3 is_stmt 1 view .LVU54
 194              		.loc 1 130 7 is_stmt 0 view .LVU55
 195 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 196              	.LVL6:
 197              		.loc 1 130 6 view .LVU56
 198 002a 90B9     		cbnz	r0, .L16
 199              	.L12:
 131:Src/tim.c     ****   {
 132:Src/tim.c     ****     Error_Handler();
 133:Src/tim.c     ****   }
 134:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 200              		.loc 1 134 3 is_stmt 1 view .LVU57
 201              		.loc 1 134 34 is_stmt 0 view .LVU58
 202 002c 4FF48053 		mov	r3, #4096
 203 0030 0293     		str	r3, [sp, #8]
 135:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 204              		.loc 1 135 3 is_stmt 1 view .LVU59
 205              		.loc 1 135 7 is_stmt 0 view .LVU60
 206 0032 02A9     		add	r1, sp, #8
 207 0034 0B48     		ldr	r0, .L19
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 7


 208 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 209              	.LVL7:
 210              		.loc 1 135 6 view .LVU61
 211 003a 68B9     		cbnz	r0, .L17
 212              	.L13:
 136:Src/tim.c     ****   {
 137:Src/tim.c     ****     Error_Handler();
 138:Src/tim.c     ****   }
 139:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 213              		.loc 1 139 3 is_stmt 1 view .LVU62
 214              		.loc 1 139 37 is_stmt 0 view .LVU63
 215 003c 0023     		movs	r3, #0
 216 003e 0093     		str	r3, [sp]
 140:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 217              		.loc 1 140 3 is_stmt 1 view .LVU64
 218              		.loc 1 140 33 is_stmt 0 view .LVU65
 219 0040 0193     		str	r3, [sp, #4]
 141:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 220              		.loc 1 141 3 is_stmt 1 view .LVU66
 221              		.loc 1 141 7 is_stmt 0 view .LVU67
 222 0042 6946     		mov	r1, sp
 223 0044 0748     		ldr	r0, .L19
 224 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 225              	.LVL8:
 226              		.loc 1 141 6 view .LVU68
 227 004a 40B9     		cbnz	r0, .L18
 228              	.L11:
 142:Src/tim.c     ****   {
 143:Src/tim.c     ****     Error_Handler();
 144:Src/tim.c     ****   }
 145:Src/tim.c     **** 
 146:Src/tim.c     **** }
 229              		.loc 1 146 1 view .LVU69
 230 004c 07B0     		add	sp, sp, #28
 231              	.LCFI6:
 232              		.cfi_remember_state
 233              		.cfi_def_cfa_offset 4
 234              		@ sp needed
 235 004e 5DF804FB 		ldr	pc, [sp], #4
 236              	.L16:
 237              	.LCFI7:
 238              		.cfi_restore_state
 132:Src/tim.c     ****   }
 239              		.loc 1 132 5 is_stmt 1 view .LVU70
 240 0052 FFF7FEFF 		bl	Error_Handler
 241              	.LVL9:
 242 0056 E9E7     		b	.L12
 243              	.L17:
 137:Src/tim.c     ****   }
 244              		.loc 1 137 5 view .LVU71
 245 0058 FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247 005c EEE7     		b	.L13
 248              	.L18:
 143:Src/tim.c     ****   }
 249              		.loc 1 143 5 view .LVU72
 250 005e FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 8


 251              	.LVL11:
 252              		.loc 1 146 1 is_stmt 0 view .LVU73
 253 0062 F3E7     		b	.L11
 254              	.L20:
 255              		.align	2
 256              	.L19:
 257 0064 00000000 		.word	htim3
 258 0068 00040040 		.word	1073742848
 259              		.cfi_endproc
 260              	.LFE67:
 262              		.section	.text.MX_TIM4_Init,"ax",%progbits
 263              		.align	1
 264              		.global	MX_TIM4_Init
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu softvfp
 270              	MX_TIM4_Init:
 271              	.LFB68:
 147:Src/tim.c     **** /* TIM4 init function */
 148:Src/tim.c     **** void MX_TIM4_Init(void)
 149:Src/tim.c     **** {
 272              		.loc 1 149 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 24
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 00B5     		push	{lr}
 277              	.LCFI8:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 14, -4
 280 0002 87B0     		sub	sp, sp, #28
 281              	.LCFI9:
 282              		.cfi_def_cfa_offset 32
 150:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 283              		.loc 1 150 3 view .LVU75
 284              		.loc 1 150 26 is_stmt 0 view .LVU76
 285 0004 0023     		movs	r3, #0
 286 0006 0293     		str	r3, [sp, #8]
 287 0008 0393     		str	r3, [sp, #12]
 288 000a 0493     		str	r3, [sp, #16]
 289 000c 0593     		str	r3, [sp, #20]
 151:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 290              		.loc 1 151 3 is_stmt 1 view .LVU77
 291              		.loc 1 151 27 is_stmt 0 view .LVU78
 292 000e 0093     		str	r3, [sp]
 293 0010 0193     		str	r3, [sp, #4]
 152:Src/tim.c     **** 
 153:Src/tim.c     ****   htim4.Instance = TIM4;
 294              		.loc 1 153 3 is_stmt 1 view .LVU79
 295              		.loc 1 153 18 is_stmt 0 view .LVU80
 296 0012 1448     		ldr	r0, .L29
 297 0014 144A     		ldr	r2, .L29+4
 298 0016 0260     		str	r2, [r0]
 154:Src/tim.c     ****   htim4.Init.Prescaler = 23;
 299              		.loc 1 154 3 is_stmt 1 view .LVU81
 300              		.loc 1 154 24 is_stmt 0 view .LVU82
 301 0018 1722     		movs	r2, #23
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 9


 302 001a 4260     		str	r2, [r0, #4]
 155:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 303              		.loc 1 155 3 is_stmt 1 view .LVU83
 304              		.loc 1 155 26 is_stmt 0 view .LVU84
 305 001c 8360     		str	r3, [r0, #8]
 156:Src/tim.c     ****   htim4.Init.Period = 49;
 306              		.loc 1 156 3 is_stmt 1 view .LVU85
 307              		.loc 1 156 21 is_stmt 0 view .LVU86
 308 001e 3122     		movs	r2, #49
 309 0020 C260     		str	r2, [r0, #12]
 157:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 310              		.loc 1 157 3 is_stmt 1 view .LVU87
 311              		.loc 1 157 28 is_stmt 0 view .LVU88
 312 0022 0361     		str	r3, [r0, #16]
 158:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 313              		.loc 1 158 3 is_stmt 1 view .LVU89
 314              		.loc 1 158 32 is_stmt 0 view .LVU90
 315 0024 8361     		str	r3, [r0, #24]
 159:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 316              		.loc 1 159 3 is_stmt 1 view .LVU91
 317              		.loc 1 159 7 is_stmt 0 view .LVU92
 318 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 319              	.LVL12:
 320              		.loc 1 159 6 view .LVU93
 321 002a 90B9     		cbnz	r0, .L26
 322              	.L22:
 160:Src/tim.c     ****   {
 161:Src/tim.c     ****     Error_Handler();
 162:Src/tim.c     ****   }
 163:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 323              		.loc 1 163 3 is_stmt 1 view .LVU94
 324              		.loc 1 163 34 is_stmt 0 view .LVU95
 325 002c 4FF48053 		mov	r3, #4096
 326 0030 0293     		str	r3, [sp, #8]
 164:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 327              		.loc 1 164 3 is_stmt 1 view .LVU96
 328              		.loc 1 164 7 is_stmt 0 view .LVU97
 329 0032 02A9     		add	r1, sp, #8
 330 0034 0B48     		ldr	r0, .L29
 331 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 332              	.LVL13:
 333              		.loc 1 164 6 view .LVU98
 334 003a 68B9     		cbnz	r0, .L27
 335              	.L23:
 165:Src/tim.c     ****   {
 166:Src/tim.c     ****     Error_Handler();
 167:Src/tim.c     ****   }
 168:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 336              		.loc 1 168 3 is_stmt 1 view .LVU99
 337              		.loc 1 168 37 is_stmt 0 view .LVU100
 338 003c 0023     		movs	r3, #0
 339 003e 0093     		str	r3, [sp]
 169:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 340              		.loc 1 169 3 is_stmt 1 view .LVU101
 341              		.loc 1 169 33 is_stmt 0 view .LVU102
 342 0040 0193     		str	r3, [sp, #4]
 170:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 10


 343              		.loc 1 170 3 is_stmt 1 view .LVU103
 344              		.loc 1 170 7 is_stmt 0 view .LVU104
 345 0042 6946     		mov	r1, sp
 346 0044 0748     		ldr	r0, .L29
 347 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 348              	.LVL14:
 349              		.loc 1 170 6 view .LVU105
 350 004a 40B9     		cbnz	r0, .L28
 351              	.L21:
 171:Src/tim.c     ****   {
 172:Src/tim.c     ****     Error_Handler();
 173:Src/tim.c     ****   }
 174:Src/tim.c     **** 
 175:Src/tim.c     **** }
 352              		.loc 1 175 1 view .LVU106
 353 004c 07B0     		add	sp, sp, #28
 354              	.LCFI10:
 355              		.cfi_remember_state
 356              		.cfi_def_cfa_offset 4
 357              		@ sp needed
 358 004e 5DF804FB 		ldr	pc, [sp], #4
 359              	.L26:
 360              	.LCFI11:
 361              		.cfi_restore_state
 161:Src/tim.c     ****   }
 362              		.loc 1 161 5 is_stmt 1 view .LVU107
 363 0052 FFF7FEFF 		bl	Error_Handler
 364              	.LVL15:
 365 0056 E9E7     		b	.L22
 366              	.L27:
 166:Src/tim.c     ****   }
 367              		.loc 1 166 5 view .LVU108
 368 0058 FFF7FEFF 		bl	Error_Handler
 369              	.LVL16:
 370 005c EEE7     		b	.L23
 371              	.L28:
 172:Src/tim.c     ****   }
 372              		.loc 1 172 5 view .LVU109
 373 005e FFF7FEFF 		bl	Error_Handler
 374              	.LVL17:
 375              		.loc 1 175 1 is_stmt 0 view .LVU110
 376 0062 F3E7     		b	.L21
 377              	.L30:
 378              		.align	2
 379              	.L29:
 380 0064 00000000 		.word	htim4
 381 0068 00080040 		.word	1073743872
 382              		.cfi_endproc
 383              	.LFE68:
 385              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 386              		.align	1
 387              		.global	HAL_TIM_PWM_MspInit
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu softvfp
 393              	HAL_TIM_PWM_MspInit:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 11


 394              	.LVL18:
 395              	.LFB69:
 176:Src/tim.c     **** 
 177:Src/tim.c     **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 178:Src/tim.c     **** {
 396              		.loc 1 178 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 8
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 179:Src/tim.c     **** 
 180:Src/tim.c     ****   if(tim_pwmHandle->Instance==TIM1)
 401              		.loc 1 180 3 view .LVU112
 402              		.loc 1 180 19 is_stmt 0 view .LVU113
 403 0000 0268     		ldr	r2, [r0]
 404              		.loc 1 180 5 view .LVU114
 405 0002 094B     		ldr	r3, .L38
 406 0004 9A42     		cmp	r2, r3
 407 0006 00D0     		beq	.L37
 408 0008 7047     		bx	lr
 409              	.L37:
 178:Src/tim.c     **** 
 410              		.loc 1 178 1 view .LVU115
 411 000a 82B0     		sub	sp, sp, #8
 412              	.LCFI12:
 413              		.cfi_def_cfa_offset 8
 181:Src/tim.c     ****   {
 182:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 183:Src/tim.c     **** 
 184:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 185:Src/tim.c     ****     /* TIM1 clock enable */
 186:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 414              		.loc 1 186 5 is_stmt 1 view .LVU116
 415              	.LBB2:
 416              		.loc 1 186 5 view .LVU117
 417              		.loc 1 186 5 view .LVU118
 418 000c 03F56443 		add	r3, r3, #58368
 419 0010 9A69     		ldr	r2, [r3, #24]
 420 0012 42F40062 		orr	r2, r2, #2048
 421 0016 9A61     		str	r2, [r3, #24]
 422              		.loc 1 186 5 view .LVU119
 423 0018 9B69     		ldr	r3, [r3, #24]
 424 001a 03F40063 		and	r3, r3, #2048
 425 001e 0193     		str	r3, [sp, #4]
 426              		.loc 1 186 5 view .LVU120
 427 0020 019B     		ldr	r3, [sp, #4]
 428              	.LBE2:
 429              		.loc 1 186 5 view .LVU121
 187:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 188:Src/tim.c     **** 
 189:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 190:Src/tim.c     ****   }
 191:Src/tim.c     **** }
 430              		.loc 1 191 1 is_stmt 0 view .LVU122
 431 0022 02B0     		add	sp, sp, #8
 432              	.LCFI13:
 433              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 12


 434              		@ sp needed
 435 0024 7047     		bx	lr
 436              	.L39:
 437 0026 00BF     		.align	2
 438              	.L38:
 439 0028 002C0140 		.word	1073818624
 440              		.cfi_endproc
 441              	.LFE69:
 443              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_TIM_Base_MspInit
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu softvfp
 451              	HAL_TIM_Base_MspInit:
 452              	.LVL19:
 453              	.LFB70:
 192:Src/tim.c     **** 
 193:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 194:Src/tim.c     **** {
 454              		.loc 1 194 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 16
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		.loc 1 194 1 is_stmt 0 view .LVU124
 459 0000 00B5     		push	{lr}
 460              	.LCFI14:
 461              		.cfi_def_cfa_offset 4
 462              		.cfi_offset 14, -4
 463 0002 85B0     		sub	sp, sp, #20
 464              	.LCFI15:
 465              		.cfi_def_cfa_offset 24
 195:Src/tim.c     **** 
 196:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 466              		.loc 1 196 3 is_stmt 1 view .LVU125
 467              		.loc 1 196 20 is_stmt 0 view .LVU126
 468 0004 0368     		ldr	r3, [r0]
 469              		.loc 1 196 5 view .LVU127
 470 0006 B3F1804F 		cmp	r3, #1073741824
 471 000a 08D0     		beq	.L45
 197:Src/tim.c     ****   {
 198:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 199:Src/tim.c     **** 
 200:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 201:Src/tim.c     ****     /* TIM2 clock enable */
 202:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 203:Src/tim.c     **** 
 204:Src/tim.c     ****     /* TIM2 interrupt Init */
 205:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 206:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 207:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 208:Src/tim.c     **** 
 209:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 210:Src/tim.c     ****   }
 211:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 472              		.loc 1 211 8 is_stmt 1 view .LVU128
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 13


 473              		.loc 1 211 10 is_stmt 0 view .LVU129
 474 000c 214A     		ldr	r2, .L48
 475 000e 9342     		cmp	r3, r2
 476 0010 19D0     		beq	.L46
 212:Src/tim.c     ****   {
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 214:Src/tim.c     **** 
 215:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 216:Src/tim.c     ****     /* TIM3 clock enable */
 217:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 218:Src/tim.c     **** 
 219:Src/tim.c     ****     /* TIM3 interrupt Init */
 220:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 221:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 222:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 223:Src/tim.c     **** 
 224:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 225:Src/tim.c     ****   }
 226:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 477              		.loc 1 226 8 is_stmt 1 view .LVU130
 478              		.loc 1 226 10 is_stmt 0 view .LVU131
 479 0012 214A     		ldr	r2, .L48+4
 480 0014 9342     		cmp	r3, r2
 481 0016 29D0     		beq	.L47
 482              	.LVL20:
 483              	.L40:
 227:Src/tim.c     ****   {
 228:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 229:Src/tim.c     **** 
 230:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
 231:Src/tim.c     ****     /* TIM4 clock enable */
 232:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 233:Src/tim.c     **** 
 234:Src/tim.c     ****     /* TIM4 interrupt Init */
 235:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 236:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 237:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 238:Src/tim.c     **** 
 239:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
 240:Src/tim.c     ****   }
 241:Src/tim.c     **** }
 484              		.loc 1 241 1 view .LVU132
 485 0018 05B0     		add	sp, sp, #20
 486              	.LCFI16:
 487              		.cfi_remember_state
 488              		.cfi_def_cfa_offset 4
 489              		@ sp needed
 490 001a 5DF804FB 		ldr	pc, [sp], #4
 491              	.LVL21:
 492              	.L45:
 493              	.LCFI17:
 494              		.cfi_restore_state
 202:Src/tim.c     **** 
 495              		.loc 1 202 5 is_stmt 1 view .LVU133
 496              	.LBB3:
 202:Src/tim.c     **** 
 497              		.loc 1 202 5 view .LVU134
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 14


 202:Src/tim.c     **** 
 498              		.loc 1 202 5 view .LVU135
 499 001e 03F50433 		add	r3, r3, #135168
 500 0022 DA69     		ldr	r2, [r3, #28]
 501 0024 42F00102 		orr	r2, r2, #1
 502 0028 DA61     		str	r2, [r3, #28]
 202:Src/tim.c     **** 
 503              		.loc 1 202 5 view .LVU136
 504 002a DB69     		ldr	r3, [r3, #28]
 505 002c 03F00103 		and	r3, r3, #1
 506 0030 0193     		str	r3, [sp, #4]
 202:Src/tim.c     **** 
 507              		.loc 1 202 5 view .LVU137
 508 0032 019B     		ldr	r3, [sp, #4]
 509              	.LBE3:
 202:Src/tim.c     **** 
 510              		.loc 1 202 5 view .LVU138
 205:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 511              		.loc 1 205 5 view .LVU139
 512 0034 0022     		movs	r2, #0
 513 0036 1146     		mov	r1, r2
 514 0038 1C20     		movs	r0, #28
 515              	.LVL22:
 205:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 516              		.loc 1 205 5 is_stmt 0 view .LVU140
 517 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 518              	.LVL23:
 206:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 519              		.loc 1 206 5 is_stmt 1 view .LVU141
 520 003e 1C20     		movs	r0, #28
 521 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 522              	.LVL24:
 523 0044 E8E7     		b	.L40
 524              	.LVL25:
 525              	.L46:
 217:Src/tim.c     **** 
 526              		.loc 1 217 5 view .LVU142
 527              	.LBB4:
 217:Src/tim.c     **** 
 528              		.loc 1 217 5 view .LVU143
 217:Src/tim.c     **** 
 529              		.loc 1 217 5 view .LVU144
 530 0046 154B     		ldr	r3, .L48+8
 531 0048 DA69     		ldr	r2, [r3, #28]
 532 004a 42F00202 		orr	r2, r2, #2
 533 004e DA61     		str	r2, [r3, #28]
 217:Src/tim.c     **** 
 534              		.loc 1 217 5 view .LVU145
 535 0050 DB69     		ldr	r3, [r3, #28]
 536 0052 03F00203 		and	r3, r3, #2
 537 0056 0293     		str	r3, [sp, #8]
 217:Src/tim.c     **** 
 538              		.loc 1 217 5 view .LVU146
 539 0058 029B     		ldr	r3, [sp, #8]
 540              	.LBE4:
 217:Src/tim.c     **** 
 541              		.loc 1 217 5 view .LVU147
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 15


 220:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 542              		.loc 1 220 5 view .LVU148
 543 005a 0022     		movs	r2, #0
 544 005c 1146     		mov	r1, r2
 545 005e 1D20     		movs	r0, #29
 546              	.LVL26:
 220:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 547              		.loc 1 220 5 is_stmt 0 view .LVU149
 548 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 549              	.LVL27:
 221:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 550              		.loc 1 221 5 is_stmt 1 view .LVU150
 551 0064 1D20     		movs	r0, #29
 552 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 553              	.LVL28:
 554 006a D5E7     		b	.L40
 555              	.LVL29:
 556              	.L47:
 232:Src/tim.c     **** 
 557              		.loc 1 232 5 view .LVU151
 558              	.LBB5:
 232:Src/tim.c     **** 
 559              		.loc 1 232 5 view .LVU152
 232:Src/tim.c     **** 
 560              		.loc 1 232 5 view .LVU153
 561 006c 0B4B     		ldr	r3, .L48+8
 562 006e DA69     		ldr	r2, [r3, #28]
 563 0070 42F00402 		orr	r2, r2, #4
 564 0074 DA61     		str	r2, [r3, #28]
 232:Src/tim.c     **** 
 565              		.loc 1 232 5 view .LVU154
 566 0076 DB69     		ldr	r3, [r3, #28]
 567 0078 03F00403 		and	r3, r3, #4
 568 007c 0393     		str	r3, [sp, #12]
 232:Src/tim.c     **** 
 569              		.loc 1 232 5 view .LVU155
 570 007e 039B     		ldr	r3, [sp, #12]
 571              	.LBE5:
 232:Src/tim.c     **** 
 572              		.loc 1 232 5 view .LVU156
 235:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 573              		.loc 1 235 5 view .LVU157
 574 0080 0022     		movs	r2, #0
 575 0082 1146     		mov	r1, r2
 576 0084 1E20     		movs	r0, #30
 577              	.LVL30:
 235:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 578              		.loc 1 235 5 is_stmt 0 view .LVU158
 579 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 580              	.LVL31:
 236:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 581              		.loc 1 236 5 is_stmt 1 view .LVU159
 582 008a 1E20     		movs	r0, #30
 583 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 584              	.LVL32:
 585              		.loc 1 241 1 is_stmt 0 view .LVU160
 586 0090 C2E7     		b	.L40
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 16


 587              	.L49:
 588 0092 00BF     		.align	2
 589              	.L48:
 590 0094 00040040 		.word	1073742848
 591 0098 00080040 		.word	1073743872
 592 009c 00100240 		.word	1073876992
 593              		.cfi_endproc
 594              	.LFE70:
 596              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 597              		.align	1
 598              		.global	HAL_TIM_MspPostInit
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu softvfp
 604              	HAL_TIM_MspPostInit:
 605              	.LVL33:
 606              	.LFB71:
 242:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 243:Src/tim.c     **** {
 607              		.loc 1 243 1 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 24
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611              		.loc 1 243 1 is_stmt 0 view .LVU162
 612 0000 00B5     		push	{lr}
 613              	.LCFI18:
 614              		.cfi_def_cfa_offset 4
 615              		.cfi_offset 14, -4
 616 0002 87B0     		sub	sp, sp, #28
 617              	.LCFI19:
 618              		.cfi_def_cfa_offset 32
 244:Src/tim.c     **** 
 245:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 619              		.loc 1 245 3 is_stmt 1 view .LVU163
 620              		.loc 1 245 20 is_stmt 0 view .LVU164
 621 0004 0023     		movs	r3, #0
 622 0006 0293     		str	r3, [sp, #8]
 623 0008 0393     		str	r3, [sp, #12]
 624 000a 0493     		str	r3, [sp, #16]
 625 000c 0593     		str	r3, [sp, #20]
 246:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 626              		.loc 1 246 3 is_stmt 1 view .LVU165
 627              		.loc 1 246 15 is_stmt 0 view .LVU166
 628 000e 0268     		ldr	r2, [r0]
 629              		.loc 1 246 5 view .LVU167
 630 0010 114B     		ldr	r3, .L54
 631 0012 9A42     		cmp	r2, r3
 632 0014 02D0     		beq	.L53
 633              	.LVL34:
 634              	.L50:
 247:Src/tim.c     ****   {
 248:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 249:Src/tim.c     **** 
 250:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 0 */
 251:Src/tim.c     **** 
 252:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 17


 253:Src/tim.c     ****     /**TIM1 GPIO Configuration
 254:Src/tim.c     ****     PB0     ------> TIM1_CH2N
 255:Src/tim.c     ****     PB1     ------> TIM1_CH3N
 256:Src/tim.c     ****     */
 257:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 258:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 259:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 261:Src/tim.c     **** 
 262:Src/tim.c     ****     __HAL_AFIO_REMAP_TIM1_PARTIAL();
 263:Src/tim.c     **** 
 264:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 265:Src/tim.c     **** 
 266:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 1 */
 267:Src/tim.c     ****   }
 268:Src/tim.c     **** 
 269:Src/tim.c     **** }
 635              		.loc 1 269 1 view .LVU168
 636 0016 07B0     		add	sp, sp, #28
 637              	.LCFI20:
 638              		.cfi_remember_state
 639              		.cfi_def_cfa_offset 4
 640              		@ sp needed
 641 0018 5DF804FB 		ldr	pc, [sp], #4
 642              	.LVL35:
 643              	.L53:
 644              	.LCFI21:
 645              		.cfi_restore_state
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 646              		.loc 1 252 5 is_stmt 1 view .LVU169
 647              	.LBB6:
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 648              		.loc 1 252 5 view .LVU170
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 649              		.loc 1 252 5 view .LVU171
 650 001c 03F56443 		add	r3, r3, #58368
 651 0020 9A69     		ldr	r2, [r3, #24]
 652 0022 42F00802 		orr	r2, r2, #8
 653 0026 9A61     		str	r2, [r3, #24]
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 654              		.loc 1 252 5 view .LVU172
 655 0028 9B69     		ldr	r3, [r3, #24]
 656 002a 03F00803 		and	r3, r3, #8
 657 002e 0193     		str	r3, [sp, #4]
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 658              		.loc 1 252 5 view .LVU173
 659 0030 019B     		ldr	r3, [sp, #4]
 660              	.LBE6:
 252:Src/tim.c     ****     /**TIM1 GPIO Configuration
 661              		.loc 1 252 5 view .LVU174
 257:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 662              		.loc 1 257 5 view .LVU175
 257:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 663              		.loc 1 257 25 is_stmt 0 view .LVU176
 664 0032 0323     		movs	r3, #3
 665 0034 0293     		str	r3, [sp, #8]
 258:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 18


 666              		.loc 1 258 5 is_stmt 1 view .LVU177
 258:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 667              		.loc 1 258 26 is_stmt 0 view .LVU178
 668 0036 0223     		movs	r3, #2
 669 0038 0393     		str	r3, [sp, #12]
 259:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 670              		.loc 1 259 5 is_stmt 1 view .LVU179
 259:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 671              		.loc 1 259 27 is_stmt 0 view .LVU180
 672 003a 0593     		str	r3, [sp, #20]
 260:Src/tim.c     **** 
 673              		.loc 1 260 5 is_stmt 1 view .LVU181
 674 003c 02A9     		add	r1, sp, #8
 675 003e 0748     		ldr	r0, .L54+4
 676              	.LVL36:
 260:Src/tim.c     **** 
 677              		.loc 1 260 5 is_stmt 0 view .LVU182
 678 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 679              	.LVL37:
 262:Src/tim.c     **** 
 680              		.loc 1 262 5 is_stmt 1 view .LVU183
 681              	.LBB7:
 262:Src/tim.c     **** 
 682              		.loc 1 262 5 view .LVU184
 683 0044 064A     		ldr	r2, .L54+8
 684 0046 5368     		ldr	r3, [r2, #4]
 685              	.LVL38:
 262:Src/tim.c     **** 
 686              		.loc 1 262 5 view .LVU185
 687 0048 23F0C003 		bic	r3, r3, #192
 688              	.LVL39:
 262:Src/tim.c     **** 
 689              		.loc 1 262 5 view .LVU186
 262:Src/tim.c     **** 
 690              		.loc 1 262 5 view .LVU187
 691 004c 43F0E063 		orr	r3, r3, #117440512
 692              	.LVL40:
 262:Src/tim.c     **** 
 693              		.loc 1 262 5 is_stmt 0 view .LVU188
 694 0050 43F04003 		orr	r3, r3, #64
 695              	.LVL41:
 262:Src/tim.c     **** 
 696              		.loc 1 262 5 is_stmt 1 view .LVU189
 697 0054 5360     		str	r3, [r2, #4]
 698              	.LBE7:
 262:Src/tim.c     **** 
 699              		.loc 1 262 5 view .LVU190
 700              		.loc 1 269 1 is_stmt 0 view .LVU191
 701 0056 DEE7     		b	.L50
 702              	.L55:
 703              		.align	2
 704              	.L54:
 705 0058 002C0140 		.word	1073818624
 706 005c 000C0140 		.word	1073810432
 707 0060 00000140 		.word	1073807360
 708              		.cfi_endproc
 709              	.LFE71:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 19


 711              		.section	.text.MX_TIM1_Init,"ax",%progbits
 712              		.align	1
 713              		.global	MX_TIM1_Init
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu softvfp
 719              	MX_TIM1_Init:
 720              	.LFB65:
  34:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 721              		.loc 1 34 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 72
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 10B5     		push	{r4, lr}
 726              	.LCFI22:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 4, -8
 729              		.cfi_offset 14, -4
 730 0002 92B0     		sub	sp, sp, #72
 731              	.LCFI23:
 732              		.cfi_def_cfa_offset 80
  35:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 733              		.loc 1 35 3 view .LVU193
  35:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 734              		.loc 1 35 27 is_stmt 0 view .LVU194
 735 0004 0024     		movs	r4, #0
 736 0006 1094     		str	r4, [sp, #64]
 737 0008 1194     		str	r4, [sp, #68]
  36:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 738              		.loc 1 36 3 is_stmt 1 view .LVU195
  36:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 739              		.loc 1 36 22 is_stmt 0 view .LVU196
 740 000a 0994     		str	r4, [sp, #36]
 741 000c 0A94     		str	r4, [sp, #40]
 742 000e 0B94     		str	r4, [sp, #44]
 743 0010 0C94     		str	r4, [sp, #48]
 744 0012 0D94     		str	r4, [sp, #52]
 745 0014 0E94     		str	r4, [sp, #56]
 746 0016 0F94     		str	r4, [sp, #60]
  37:Src/tim.c     **** 
 747              		.loc 1 37 3 is_stmt 1 view .LVU197
  37:Src/tim.c     **** 
 748              		.loc 1 37 34 is_stmt 0 view .LVU198
 749 0018 2022     		movs	r2, #32
 750 001a 2146     		mov	r1, r4
 751 001c 01A8     		add	r0, sp, #4
 752 001e FFF7FEFF 		bl	memset
 753              	.LVL42:
  39:Src/tim.c     ****   htim1.Init.Prescaler = 47;
 754              		.loc 1 39 3 is_stmt 1 view .LVU199
  39:Src/tim.c     ****   htim1.Init.Prescaler = 47;
 755              		.loc 1 39 18 is_stmt 0 view .LVU200
 756 0022 2E48     		ldr	r0, .L70
 757 0024 2E4B     		ldr	r3, .L70+4
 758 0026 0360     		str	r3, [r0]
  40:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 20


 759              		.loc 1 40 3 is_stmt 1 view .LVU201
  40:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 760              		.loc 1 40 24 is_stmt 0 view .LVU202
 761 0028 2F23     		movs	r3, #47
 762 002a 4360     		str	r3, [r0, #4]
  41:Src/tim.c     ****   htim1.Init.Period = 10000;
 763              		.loc 1 41 3 is_stmt 1 view .LVU203
  41:Src/tim.c     ****   htim1.Init.Period = 10000;
 764              		.loc 1 41 26 is_stmt 0 view .LVU204
 765 002c 8460     		str	r4, [r0, #8]
  42:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 766              		.loc 1 42 3 is_stmt 1 view .LVU205
  42:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 767              		.loc 1 42 21 is_stmt 0 view .LVU206
 768 002e 42F21073 		movw	r3, #10000
 769 0032 C360     		str	r3, [r0, #12]
  43:Src/tim.c     ****   htim1.Init.RepetitionCounter = 4;
 770              		.loc 1 43 3 is_stmt 1 view .LVU207
  43:Src/tim.c     ****   htim1.Init.RepetitionCounter = 4;
 771              		.loc 1 43 28 is_stmt 0 view .LVU208
 772 0034 0461     		str	r4, [r0, #16]
  44:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 773              		.loc 1 44 3 is_stmt 1 view .LVU209
  44:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 774              		.loc 1 44 32 is_stmt 0 view .LVU210
 775 0036 0423     		movs	r3, #4
 776 0038 4361     		str	r3, [r0, #20]
  45:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 777              		.loc 1 45 3 is_stmt 1 view .LVU211
  45:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 778              		.loc 1 45 32 is_stmt 0 view .LVU212
 779 003a 8461     		str	r4, [r0, #24]
  46:Src/tim.c     ****   {
 780              		.loc 1 46 3 is_stmt 1 view .LVU213
  46:Src/tim.c     ****   {
 781              		.loc 1 46 7 is_stmt 0 view .LVU214
 782 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 783              	.LVL43:
  46:Src/tim.c     ****   {
 784              		.loc 1 46 6 view .LVU215
 785 0040 0028     		cmp	r0, #0
 786 0042 39D1     		bne	.L64
 787              	.L57:
  50:Src/tim.c     ****   {
 788              		.loc 1 50 3 is_stmt 1 view .LVU216
  50:Src/tim.c     ****   {
 789              		.loc 1 50 7 is_stmt 0 view .LVU217
 790 0044 0821     		movs	r1, #8
 791 0046 2548     		ldr	r0, .L70
 792 0048 FFF7FEFF 		bl	HAL_TIM_OnePulse_Init
 793              	.LVL44:
  50:Src/tim.c     ****   {
 794              		.loc 1 50 6 view .LVU218
 795 004c 0028     		cmp	r0, #0
 796 004e 36D1     		bne	.L65
 797              	.L58:
  54:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 21


 798              		.loc 1 54 3 is_stmt 1 view .LVU219
  54:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 799              		.loc 1 54 37 is_stmt 0 view .LVU220
 800 0050 0023     		movs	r3, #0
 801 0052 1093     		str	r3, [sp, #64]
  55:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 802              		.loc 1 55 3 is_stmt 1 view .LVU221
  55:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 803              		.loc 1 55 33 is_stmt 0 view .LVU222
 804 0054 1193     		str	r3, [sp, #68]
  56:Src/tim.c     ****   {
 805              		.loc 1 56 3 is_stmt 1 view .LVU223
  56:Src/tim.c     ****   {
 806              		.loc 1 56 7 is_stmt 0 view .LVU224
 807 0056 10A9     		add	r1, sp, #64
 808 0058 2048     		ldr	r0, .L70
 809 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 810              	.LVL45:
  56:Src/tim.c     ****   {
 811              		.loc 1 56 6 view .LVU225
 812 005e 0028     		cmp	r0, #0
 813 0060 30D1     		bne	.L66
 814              	.L59:
  60:Src/tim.c     ****   sConfigOC.Pulse = 9975;
 815              		.loc 1 60 3 is_stmt 1 view .LVU226
  60:Src/tim.c     ****   sConfigOC.Pulse = 9975;
 816              		.loc 1 60 20 is_stmt 0 view .LVU227
 817 0062 7023     		movs	r3, #112
 818 0064 0993     		str	r3, [sp, #36]
  61:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 819              		.loc 1 61 3 is_stmt 1 view .LVU228
  61:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 820              		.loc 1 61 19 is_stmt 0 view .LVU229
 821 0066 42F2F763 		movw	r3, #9975
 822 006a 0A93     		str	r3, [sp, #40]
  62:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 823              		.loc 1 62 3 is_stmt 1 view .LVU230
  62:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 824              		.loc 1 62 24 is_stmt 0 view .LVU231
 825 006c 0023     		movs	r3, #0
 826 006e 0B93     		str	r3, [sp, #44]
  63:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 827              		.loc 1 63 3 is_stmt 1 view .LVU232
  63:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 828              		.loc 1 63 25 is_stmt 0 view .LVU233
 829 0070 0C93     		str	r3, [sp, #48]
  64:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 830              		.loc 1 64 3 is_stmt 1 view .LVU234
  64:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 831              		.loc 1 64 24 is_stmt 0 view .LVU235
 832 0072 0D93     		str	r3, [sp, #52]
  65:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 833              		.loc 1 65 3 is_stmt 1 view .LVU236
  65:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 834              		.loc 1 65 25 is_stmt 0 view .LVU237
 835 0074 0E93     		str	r3, [sp, #56]
  66:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 22


 836              		.loc 1 66 3 is_stmt 1 view .LVU238
  66:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 837              		.loc 1 66 26 is_stmt 0 view .LVU239
 838 0076 0F93     		str	r3, [sp, #60]
  67:Src/tim.c     ****   {
 839              		.loc 1 67 3 is_stmt 1 view .LVU240
  67:Src/tim.c     ****   {
 840              		.loc 1 67 7 is_stmt 0 view .LVU241
 841 0078 0422     		movs	r2, #4
 842 007a 09A9     		add	r1, sp, #36
 843 007c 1748     		ldr	r0, .L70
 844 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 845              	.LVL46:
  67:Src/tim.c     ****   {
 846              		.loc 1 67 6 view .LVU242
 847 0082 10BB     		cbnz	r0, .L67
 848              	.L60:
  71:Src/tim.c     ****   {
 849              		.loc 1 71 3 is_stmt 1 view .LVU243
  71:Src/tim.c     ****   {
 850              		.loc 1 71 7 is_stmt 0 view .LVU244
 851 0084 0822     		movs	r2, #8
 852 0086 09A9     		add	r1, sp, #36
 853 0088 1448     		ldr	r0, .L70
 854 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 855              	.LVL47:
  71:Src/tim.c     ****   {
 856              		.loc 1 71 6 view .LVU245
 857 008e F8B9     		cbnz	r0, .L68
 858              	.L61:
  75:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 859              		.loc 1 75 3 is_stmt 1 view .LVU246
  75:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 860              		.loc 1 75 40 is_stmt 0 view .LVU247
 861 0090 0023     		movs	r3, #0
 862 0092 0193     		str	r3, [sp, #4]
  76:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 863              		.loc 1 76 3 is_stmt 1 view .LVU248
  76:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 864              		.loc 1 76 41 is_stmt 0 view .LVU249
 865 0094 0293     		str	r3, [sp, #8]
  77:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
 866              		.loc 1 77 3 is_stmt 1 view .LVU250
  77:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
 867              		.loc 1 77 34 is_stmt 0 view .LVU251
 868 0096 0393     		str	r3, [sp, #12]
  78:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 869              		.loc 1 78 3 is_stmt 1 view .LVU252
  78:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 870              		.loc 1 78 33 is_stmt 0 view .LVU253
 871 0098 0493     		str	r3, [sp, #16]
  79:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 872              		.loc 1 79 3 is_stmt 1 view .LVU254
  79:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 873              		.loc 1 79 35 is_stmt 0 view .LVU255
 874 009a 0593     		str	r3, [sp, #20]
  80:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 23


 875              		.loc 1 80 3 is_stmt 1 view .LVU256
  80:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 876              		.loc 1 80 38 is_stmt 0 view .LVU257
 877 009c 4FF40052 		mov	r2, #8192
 878 00a0 0692     		str	r2, [sp, #24]
  81:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 879              		.loc 1 81 3 is_stmt 1 view .LVU258
  81:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 880              		.loc 1 81 40 is_stmt 0 view .LVU259
 881 00a2 0893     		str	r3, [sp, #32]
  82:Src/tim.c     ****   {
 882              		.loc 1 82 3 is_stmt 1 view .LVU260
  82:Src/tim.c     ****   {
 883              		.loc 1 82 7 is_stmt 0 view .LVU261
 884 00a4 01A9     		add	r1, sp, #4
 885 00a6 0D48     		ldr	r0, .L70
 886 00a8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 887              	.LVL48:
  82:Src/tim.c     ****   {
 888              		.loc 1 82 6 view .LVU262
 889 00ac 98B9     		cbnz	r0, .L69
 890              	.L62:
  86:Src/tim.c     **** 
 891              		.loc 1 86 3 is_stmt 1 view .LVU263
 892 00ae 0B48     		ldr	r0, .L70
 893 00b0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 894              	.LVL49:
  88:Src/tim.c     **** /* TIM2 init function */
 895              		.loc 1 88 1 is_stmt 0 view .LVU264
 896 00b4 12B0     		add	sp, sp, #72
 897              	.LCFI24:
 898              		.cfi_remember_state
 899              		.cfi_def_cfa_offset 8
 900              		@ sp needed
 901 00b6 10BD     		pop	{r4, pc}
 902              	.L64:
 903              	.LCFI25:
 904              		.cfi_restore_state
  48:Src/tim.c     ****   }
 905              		.loc 1 48 5 is_stmt 1 view .LVU265
 906 00b8 FFF7FEFF 		bl	Error_Handler
 907              	.LVL50:
 908 00bc C2E7     		b	.L57
 909              	.L65:
  52:Src/tim.c     ****   }
 910              		.loc 1 52 5 view .LVU266
 911 00be FFF7FEFF 		bl	Error_Handler
 912              	.LVL51:
 913 00c2 C5E7     		b	.L58
 914              	.L66:
  58:Src/tim.c     ****   }
 915              		.loc 1 58 5 view .LVU267
 916 00c4 FFF7FEFF 		bl	Error_Handler
 917              	.LVL52:
 918 00c8 CBE7     		b	.L59
 919              	.L67:
  69:Src/tim.c     ****   }
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 24


 920              		.loc 1 69 5 view .LVU268
 921 00ca FFF7FEFF 		bl	Error_Handler
 922              	.LVL53:
 923 00ce D9E7     		b	.L60
 924              	.L68:
  73:Src/tim.c     ****   }
 925              		.loc 1 73 5 view .LVU269
 926 00d0 FFF7FEFF 		bl	Error_Handler
 927              	.LVL54:
 928 00d4 DCE7     		b	.L61
 929              	.L69:
  84:Src/tim.c     ****   }
 930              		.loc 1 84 5 view .LVU270
 931 00d6 FFF7FEFF 		bl	Error_Handler
 932              	.LVL55:
 933 00da E8E7     		b	.L62
 934              	.L71:
 935              		.align	2
 936              	.L70:
 937 00dc 00000000 		.word	htim1
 938 00e0 002C0140 		.word	1073818624
 939              		.cfi_endproc
 940              	.LFE65:
 942              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 943              		.align	1
 944              		.global	HAL_TIM_PWM_MspDeInit
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 948              		.fpu softvfp
 950              	HAL_TIM_PWM_MspDeInit:
 951              	.LVL56:
 952              	.LFB72:
 270:Src/tim.c     **** 
 271:Src/tim.c     **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 272:Src/tim.c     **** {
 953              		.loc 1 272 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 273:Src/tim.c     **** 
 274:Src/tim.c     ****   if(tim_pwmHandle->Instance==TIM1)
 958              		.loc 1 274 3 view .LVU272
 959              		.loc 1 274 19 is_stmt 0 view .LVU273
 960 0000 0268     		ldr	r2, [r0]
 961              		.loc 1 274 5 view .LVU274
 962 0002 054B     		ldr	r3, .L75
 963 0004 9A42     		cmp	r2, r3
 964 0006 00D0     		beq	.L74
 965              	.L72:
 275:Src/tim.c     ****   {
 276:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 277:Src/tim.c     **** 
 278:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 279:Src/tim.c     ****     /* Peripheral clock disable */
 280:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 25


 281:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 282:Src/tim.c     **** 
 283:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 284:Src/tim.c     ****   }
 285:Src/tim.c     **** }
 966              		.loc 1 285 1 view .LVU275
 967 0008 7047     		bx	lr
 968              	.L74:
 280:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 969              		.loc 1 280 5 is_stmt 1 view .LVU276
 970 000a 044A     		ldr	r2, .L75+4
 971 000c 9369     		ldr	r3, [r2, #24]
 972 000e 23F40063 		bic	r3, r3, #2048
 973 0012 9361     		str	r3, [r2, #24]
 974              		.loc 1 285 1 is_stmt 0 view .LVU277
 975 0014 F8E7     		b	.L72
 976              	.L76:
 977 0016 00BF     		.align	2
 978              	.L75:
 979 0018 002C0140 		.word	1073818624
 980 001c 00100240 		.word	1073876992
 981              		.cfi_endproc
 982              	.LFE72:
 984              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 985              		.align	1
 986              		.global	HAL_TIM_Base_MspDeInit
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 990              		.fpu softvfp
 992              	HAL_TIM_Base_MspDeInit:
 993              	.LVL57:
 994              	.LFB73:
 286:Src/tim.c     **** 
 287:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 288:Src/tim.c     **** {
 995              		.loc 1 288 1 is_stmt 1 view -0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999              		.loc 1 288 1 is_stmt 0 view .LVU279
 1000 0000 08B5     		push	{r3, lr}
 1001              	.LCFI26:
 1002              		.cfi_def_cfa_offset 8
 1003              		.cfi_offset 3, -8
 1004              		.cfi_offset 14, -4
 289:Src/tim.c     **** 
 290:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 1005              		.loc 1 290 3 is_stmt 1 view .LVU280
 1006              		.loc 1 290 20 is_stmt 0 view .LVU281
 1007 0002 0368     		ldr	r3, [r0]
 1008              		.loc 1 290 5 view .LVU282
 1009 0004 B3F1804F 		cmp	r3, #1073741824
 1010 0008 06D0     		beq	.L82
 291:Src/tim.c     ****   {
 292:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 293:Src/tim.c     **** 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 26


 294:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 295:Src/tim.c     ****     /* Peripheral clock disable */
 296:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 297:Src/tim.c     **** 
 298:Src/tim.c     ****     /* TIM2 interrupt Deinit */
 299:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 300:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 301:Src/tim.c     **** 
 302:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 303:Src/tim.c     ****   }
 304:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 1011              		.loc 1 304 8 is_stmt 1 view .LVU283
 1012              		.loc 1 304 10 is_stmt 0 view .LVU284
 1013 000a 124A     		ldr	r2, .L85
 1014 000c 9342     		cmp	r3, r2
 1015 000e 0CD0     		beq	.L83
 305:Src/tim.c     ****   {
 306:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 307:Src/tim.c     **** 
 308:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 309:Src/tim.c     ****     /* Peripheral clock disable */
 310:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 311:Src/tim.c     **** 
 312:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 313:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 314:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 315:Src/tim.c     **** 
 316:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 317:Src/tim.c     ****   }
 318:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 1016              		.loc 1 318 8 is_stmt 1 view .LVU285
 1017              		.loc 1 318 10 is_stmt 0 view .LVU286
 1018 0010 114A     		ldr	r2, .L85+4
 1019 0012 9342     		cmp	r3, r2
 1020 0014 13D0     		beq	.L84
 1021              	.LVL58:
 1022              	.L77:
 319:Src/tim.c     ****   {
 320:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 321:Src/tim.c     **** 
 322:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
 323:Src/tim.c     ****     /* Peripheral clock disable */
 324:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 325:Src/tim.c     **** 
 326:Src/tim.c     ****     /* TIM4 interrupt Deinit */
 327:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 328:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 329:Src/tim.c     **** 
 330:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
 331:Src/tim.c     ****   }
 332:Src/tim.c     **** }
 1023              		.loc 1 332 1 view .LVU287
 1024 0016 08BD     		pop	{r3, pc}
 1025              	.LVL59:
 1026              	.L82:
 296:Src/tim.c     **** 
 1027              		.loc 1 296 5 is_stmt 1 view .LVU288
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 27


 1028 0018 104A     		ldr	r2, .L85+8
 1029 001a D369     		ldr	r3, [r2, #28]
 1030 001c 23F00103 		bic	r3, r3, #1
 1031 0020 D361     		str	r3, [r2, #28]
 299:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1032              		.loc 1 299 5 view .LVU289
 1033 0022 1C20     		movs	r0, #28
 1034              	.LVL60:
 299:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1035              		.loc 1 299 5 is_stmt 0 view .LVU290
 1036 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1037              	.LVL61:
 1038 0028 F5E7     		b	.L77
 1039              	.LVL62:
 1040              	.L83:
 310:Src/tim.c     **** 
 1041              		.loc 1 310 5 is_stmt 1 view .LVU291
 1042 002a 02F50332 		add	r2, r2, #134144
 1043 002e D369     		ldr	r3, [r2, #28]
 1044 0030 23F00203 		bic	r3, r3, #2
 1045 0034 D361     		str	r3, [r2, #28]
 313:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1046              		.loc 1 313 5 view .LVU292
 1047 0036 1D20     		movs	r0, #29
 1048              	.LVL63:
 313:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1049              		.loc 1 313 5 is_stmt 0 view .LVU293
 1050 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1051              	.LVL64:
 1052 003c EBE7     		b	.L77
 1053              	.LVL65:
 1054              	.L84:
 324:Src/tim.c     **** 
 1055              		.loc 1 324 5 is_stmt 1 view .LVU294
 1056 003e 02F50232 		add	r2, r2, #133120
 1057 0042 D369     		ldr	r3, [r2, #28]
 1058 0044 23F00403 		bic	r3, r3, #4
 1059 0048 D361     		str	r3, [r2, #28]
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1060              		.loc 1 327 5 view .LVU295
 1061 004a 1E20     		movs	r0, #30
 1062              	.LVL66:
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1063              		.loc 1 327 5 is_stmt 0 view .LVU296
 1064 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1065              	.LVL67:
 1066              		.loc 1 332 1 view .LVU297
 1067 0050 E1E7     		b	.L77
 1068              	.L86:
 1069 0052 00BF     		.align	2
 1070              	.L85:
 1071 0054 00040040 		.word	1073742848
 1072 0058 00080040 		.word	1073743872
 1073 005c 00100240 		.word	1073876992
 1074              		.cfi_endproc
 1075              	.LFE73:
 1077              		.comm	htim4,72,4
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 28


 1078              		.comm	htim3,72,4
 1079              		.comm	htim2,72,4
 1080              		.comm	htim1,72,4
 1081              		.text
 1082              	.Letext0:
 1083              		.file 2 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1084              		.file 3 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1085              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1086              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1087              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1088              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1089              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1090              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1091              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 1092              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1093              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1094              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1095              		.file 14 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\sys\\lock.h"
 1096              		.file 15 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\sys\\_types.h"
 1097              		.file 16 "c:\\vscodeproject\\software\\arm_gcc\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\stddef.h"
 1098              		.file 17 "c:\\vscodeproject\\software\\arm_gcc\\arm-none-eabi\\include\\sys\\reent.h"
 1099              		.file 18 "Inc/spi.h"
 1100              		.file 19 "Inc/usart.h"
 1101              		.file 20 "Inc/tim.h"
 1102              		.file 21 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1103              		.file 22 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1104              		.file 23 "Inc/main.h"
 1105              		.file 24 "<built-in>"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:16     .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:135    .text.MX_TIM2_Init:0000000000000068 $d
                            *COM*:0000000000000048 htim2
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:140    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:147    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:257    .text.MX_TIM3_Init:0000000000000064 $d
                            *COM*:0000000000000048 htim3
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:263    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:270    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:380    .text.MX_TIM4_Init:0000000000000064 $d
                            *COM*:0000000000000048 htim4
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:386    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:393    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:439    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:444    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:451    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:590    .text.HAL_TIM_Base_MspInit:0000000000000094 $d
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:597    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:604    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:705    .text.HAL_TIM_MspPostInit:0000000000000058 $d
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:712    .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:719    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:937    .text.MX_TIM1_Init:00000000000000dc $d
                            *COM*:0000000000000048 htim1
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:943    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:950    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:979    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:985    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:992    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Andre\AppData\Local\Temp\ccJvRHmG.s:1071   .text.HAL_TIM_Base_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_OnePulse_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
