
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter SELECT_state bound to: 5'b00000 
	Parameter MANUAL_state bound to: 5'b00001 
	Parameter TESTADD_state bound to: 5'b00010 
	Parameter TESTSUB1_state bound to: 5'b00011 
	Parameter TESTSUB2_state bound to: 5'b00100 
	Parameter TESTOVERFLOW1_state bound to: 5'b00101 
	Parameter TESTOVERFLOW2_state bound to: 5'b00110 
	Parameter TESTOVERFLOW3_state bound to: 5'b00111 
	Parameter TESTAND_state bound to: 5'b01000 
	Parameter TESTOR_state bound to: 5'b01001 
	Parameter TESTXOR_state bound to: 5'b01010 
	Parameter TESTA_state bound to: 5'b01011 
	Parameter TESTSHL1_state bound to: 5'b01100 
	Parameter TESTSHL2_state bound to: 5'b01101 
	Parameter TESTSHR1_state bound to: 5'b01110 
	Parameter TESTSHR2_state bound to: 5'b01111 
	Parameter TESTSRA1_state bound to: 5'b10000 
	Parameter TESTSRA2_state bound to: 5'b10001 
	Parameter TESTCMPEQ1_state bound to: 5'b10010 
	Parameter TESTCMPEQ2_state bound to: 5'b10011 
	Parameter TESTCMPLT1_state bound to: 5'b10100 
	Parameter TESTCMPLT2_state bound to: 5'b10101 
	Parameter TESTCMPLT3_state bound to: 5'b10110 
	Parameter TESTCMPLT4_state bound to: 5'b10111 
	Parameter TESTCMPLE1_state bound to: 5'b11000 
	Parameter TESTCMPLE2_state bound to: 5'b11001 
	Parameter TESTCMPLE3_state bound to: 5'b11010 
	Parameter TESTCMPLE4_state bound to: 5'b11011 
	Parameter TESTCMPLE5_state bound to: 5'b11100 
	Parameter TESTMULT_state bound to: 5'b11101 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (2#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_5' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_5' (3#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/decoder_6.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (4#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/decoder_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_3' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_7' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/comparator_7.v:26]
INFO: [Synth 8-6155] done synthesizing module 'comparator_7' (6#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_full_adder_8' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_12' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/full_adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_12' (7#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/full_adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_full_adder_8' (8#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_9' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_9' (9#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_10' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_left_13' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:62]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_13' (10#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_left_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_14' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:66]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_14' (11#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shift_right_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shifter_10.v:43]
INFO: [Synth 8-6155] done synthesizing module 'shifter_10' (12#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_11' [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/multiplier_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_11' (13#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/multiplier_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/alu_3.v:97]
INFO: [Synth 8-226] default block is never used [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/alu_3.v:100]
INFO: [Synth 8-6155] done synthesizing module 'alu_3' (14#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/au_top_0.v:126]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (15#1) [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1013.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Yi Xian/Desktop/alchitry-labs-1.2.1-windows/alchitry-labs-1.2.1/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/alchitry-labs-1.2.1-windows/alchitry-labs-1.2.1/library/components/au.xdc]
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1013.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            SELECT_state |                            00000 |                            00000
           TESTADD_state |                            00001 |                            00010
          TESTSUB1_state |                            00010 |                            00011
          TESTSUB2_state |                            00011 |                            00100
     TESTOVERFLOW1_state |                            00100 |                            00101
     TESTOVERFLOW2_state |                            00101 |                            00110
     TESTOVERFLOW3_state |                            00110 |                            00111
           TESTAND_state |                            00111 |                            01000
            TESTOR_state |                            01000 |                            01001
           TESTXOR_state |                            01001 |                            01010
             TESTA_state |                            01010 |                            01011
          TESTSHL1_state |                            01011 |                            01100
          TESTSHL2_state |                            01100 |                            01101
          TESTSHR1_state |                            01101 |                            01110
          TESTSHR2_state |                            01110 |                            01111
          TESTSRA1_state |                            01111 |                            10000
          TESTSRA2_state |                            10000 |                            10001
        TESTCMPEQ1_state |                            10001 |                            10010
        TESTCMPEQ2_state |                            10010 |                            10011
        TESTCMPLT1_state |                            10011 |                            10100
        TESTCMPLT2_state |                            10100 |                            10101
        TESTCMPLT3_state |                            10101 |                            10110
        TESTCMPLT4_state |                            10110 |                            10111
        TESTCMPLE1_state |                            10111 |                            11000
        TESTCMPLE2_state |                            11000 |                            11001
        TESTCMPLE3_state |                            11001 |                            11010
        TESTCMPLE4_state |                            11010 |                            11011
        TESTCMPLE5_state |                            11011 |                            11100
          TESTMULT_state |                            11100 |                            11101
            MANUAL_state |                            11101 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 136   
+---Registers : 
	               30 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 6     
	  30 Input   30 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 34    
	  30 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 17    
	   2 Input   20 Bit        Muxes := 16    
	  30 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 15    
	  30 Input   16 Bit        Muxes := 2     
	   3 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  30 Input    8 Bit        Muxes := 1     
	  30 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  30 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 12    
	  30 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1036.027 ; gain = 22.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+--------------+---------------+----------------+
|Module Name       | RTL Object   | Depth x Width | Implemented As | 
+------------------+--------------+---------------+----------------+
|seven_seg_5       | segs         | 32x7          | LUT            | 
|multi_seven_seg_2 | seg_dec/segs | 32x7          | LUT            | 
+------------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1036.027 ; gain = 22.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1040.039 ; gain = 26.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1050.383 ; gain = 37.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |     1|
|4     |LUT2   |   175|
|5     |LUT3   |    62|
|6     |LUT4   |    93|
|7     |LUT5   |   240|
|8     |LUT6   |   457|
|9     |MUXF7  |    41|
|10    |FDRE   |   142|
|11    |FDSE   |     4|
|12    |IBUF   |    30|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.184 ; gain = 43.090
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1056.184 ; gain = 43.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1067.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'au_top_0' is not ideal for floorplanning, since the cellview 'au_top_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1067.691 ; gain = 54.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yi Xian/Desktop/50.002/1D/ALU version 3/work/vivado/ALU version 3/ALU version 3.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 01:27:22 2020...
