
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.061221                       # Number of seconds simulated
sim_ticks                                3061220700000                       # Number of ticks simulated
final_tick                               3061220700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259102                       # Simulator instruction rate (inst/s)
host_op_rate                                   259102                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8660594689                       # Simulator tick rate (ticks/s)
host_mem_usage                                 456428                       # Number of bytes of host memory used
host_seconds                                   353.47                       # Real time elapsed on the host
sim_insts                                    91583673                       # Number of instructions simulated
sim_ops                                      91583673                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        99669440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       183513600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          283187072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     99669440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      99669440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30872768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33705152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1557335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2867400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4424798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        482387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           32558724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           59947850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92507891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      32558724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32558724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10085117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         925247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11010363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10085117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          32558724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          59947850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         926564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103518255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4424798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     526643                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4424798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   526643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              280751424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2435648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33366272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               283187072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33705152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  38057                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5272                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          380                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            323233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            283020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            195311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            268925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            235232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            272359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            211763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            324881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            266074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           342779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           361061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           235179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            44618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29372                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3061220540000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4424798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526643                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3953396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  393431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     96                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1234736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.400280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.459262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.296260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       533821     43.23%     43.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       327556     26.53%     69.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       104405      8.46%     78.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60225      4.88%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39984      3.24%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36270      2.94%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16617      1.35%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11839      0.96%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104019      8.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1234736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.912054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5953.963863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30063    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30064                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.341272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.112564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.474859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         17616     58.59%     58.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         11491     38.22%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           326      1.08%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            83      0.28%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            62      0.21%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            80      0.27%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            65      0.22%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            84      0.28%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            45      0.15%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            25      0.08%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            22      0.07%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.02%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            11      0.04%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            10      0.03%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            14      0.05%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            10      0.03%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.02%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             8      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             5      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             7      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             4      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             3      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             6      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             4      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             5      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             5      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             8      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30064                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  40444757000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            122696150750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21933705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9219.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27969.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3322164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  351187                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     618248.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2186983530000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    102220820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    772014615000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3790546200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5544057960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2068254375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3025031625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15391591800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18824925600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1525268880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1853066160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        199943923920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        199943923920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        476659357875                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        505640254050                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1418609127000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1393187288250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2117988070050                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2128018547565                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           691.877355                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           695.153983                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4119686                       # Transaction distribution
system.membus.trans_dist::ReadResp            4119378                       # Transaction distribution
system.membus.trans_dist::WriteReq              10790                       # Transaction distribution
system.membus.trans_dist::WriteResp             10790                       # Transaction distribution
system.membus.trans_dist::Writeback            482387                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             19                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             380                       # Transaction distribution
system.membus.trans_dist::ReadExReq            313315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           313315                       # Transaction distribution
system.membus.trans_dist::BadAddressError          308                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3115147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3115147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6217947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6254685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9458617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     99669440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     99669440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        50255                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    214386368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    214436623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               316942479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              624                       # Total snoops (count)
system.membus.snoop_fanout::samples           4952789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4952789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4952789                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28869981                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9165643246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              308000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46237673                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        14556205504                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26680616118                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.773906                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2913152238000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.773906                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.048369                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.048369                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400266                       # Number of tag accesses
system.iocache.tags.data_accesses              400266                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            9                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            9                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33632854                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33632854                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     33632854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     33632854                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     33632854                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     33632854                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44265                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44265                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000203                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000203                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 160156.447619                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160156.447619                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 160156.447619                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 160156.447619                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 160156.447619                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 160156.447619                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22711854                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22711854                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2857347293                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2857347293                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22711854                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22711854                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22711854                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22711854                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999797                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999797                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 108151.685714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 108151.685714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64564.065731                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64564.065731                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 108151.685714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 108151.685714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 108151.685714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 108151.685714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28342172                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24071017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            643210                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19369367                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10955342                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.560145                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1734118                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              37399                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17398400                       # DTB read hits
system.cpu.dtb.read_misses                      83750                       # DTB read misses
system.cpu.dtb.read_acv                           239                       # DTB read access violations
system.cpu.dtb.read_accesses                  1117854                       # DTB read accesses
system.cpu.dtb.write_hits                     8792211                       # DTB write hits
system.cpu.dtb.write_misses                     15925                       # DTB write misses
system.cpu.dtb.write_acv                          495                       # DTB write access violations
system.cpu.dtb.write_accesses                  397738                       # DTB write accesses
system.cpu.dtb.data_hits                     26190611                       # DTB hits
system.cpu.dtb.data_misses                      99675                       # DTB misses
system.cpu.dtb.data_acv                           734                       # DTB access violations
system.cpu.dtb.data_accesses                  1515592                       # DTB accesses
system.cpu.itb.fetch_hits                     2136956                       # ITB hits
system.cpu.itb.fetch_misses                     30998                       # ITB misses
system.cpu.itb.fetch_acv                          874                       # ITB acv
system.cpu.itb.fetch_accesses                 2167954                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         86679159                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27847023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      124317281                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28342172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12689460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56399945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1887270                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       2657                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                50693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        907559                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       348210                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  15860996                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                403745                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      18                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           86499722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.437199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.617707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 61006955     70.53%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2585375      2.99%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3386929      3.92%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2721852      3.15%     80.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4952869      5.73%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1047465      1.21%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1942115      2.25%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   758295      0.88%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8097867      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86499722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.326978                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.434223                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23211188                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              41041405                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18918724                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2469416                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 858988                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               944453                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 87211                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              111199620                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                253421                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 858988                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24461944                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12201661                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       21936698                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20099589                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6940840                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              107635234                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                271105                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4049257                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 468800                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 208518                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            77378182                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             138235273                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        138036889                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            183737                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68116147                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9262027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2038147                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         332865                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16509067                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18296818                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9288654                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2723548                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1820182                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  100753935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2777656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  98226240                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             87704                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11422725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5791213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1777442                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      86499722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.135567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.661951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            46141074     53.34%     53.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17105955     19.78%     73.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7534857      8.71%     81.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5903288      6.82%     88.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4761789      5.50%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2382982      2.75%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1575731      1.82%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              828113      0.96%     99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              265933      0.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86499722                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  435900     24.86%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 794221     45.30%     70.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                523148     29.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8382      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              69755285     71.01%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               164406      0.17%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85830      0.09%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4190      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18100234     18.43%     89.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8993635      9.16%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1114278      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               98226240                       # Type of FU issued
system.cpu.iq.rate                           1.133216                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1753270                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017849                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          283925110                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114578648                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     96322414                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              868065                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             414296                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       404440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               99509115                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  462013                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           859949                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2235082                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4403                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        39759                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       963494                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        19983                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         33523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 858988                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7837832                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                306600                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           105449001                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            259991                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18296818                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9288654                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2252713                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  16831                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18630                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          39759                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         265657                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       601533                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               867190                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              97324781                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17513032                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            901458                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1917410                       # number of nop insts executed
system.cpu.iew.exec_refs                     26338518                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16546763                       # Number of branches executed
system.cpu.iew.exec_stores                    8825486                       # Number of stores executed
system.cpu.iew.exec_rate                     1.122816                       # Inst execution rate
system.cpu.iew.wb_sent                       96974154                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      96726854                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  53070009                       # num instructions producing a value
system.cpu.iew.wb_consumers                  72624812                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.115918                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.730742                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12081833                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1000214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            803736                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     84415456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.103771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.031449                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51495070     61.00%     61.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14519656     17.20%     78.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6105717      7.23%     85.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3352267      3.97%     89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2284486      2.71%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1393457      1.65%     93.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       651564      0.77%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       533060      0.63%     95.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4080179      4.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     84415456                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             93175356                       # Number of instructions committed
system.cpu.commit.committedOps               93175356                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24386896                       # Number of memory references committed
system.cpu.commit.loads                      16061736                       # Number of loads committed
system.cpu.commit.membars                      394868                       # Number of memory barriers committed
system.cpu.commit.branches                   15695445                       # Number of branches committed
system.cpu.commit.fp_insts                     392280                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90165859                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1413064                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1600063      1.72%      1.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65358988     70.15%     71.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          155954      0.17%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84943      0.09%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4189      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16456604     17.66%     89.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8400339      9.02%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1114276      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          93175356                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4080179                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    185285209                       # The number of ROB reads
system.cpu.rob.rob_writes                   212601262                       # The number of ROB writes
system.cpu.timesIdled                           32661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          179437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                    219442912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    91583673                       # Number of Instructions Simulated
system.cpu.committedOps                      91583673                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.946448                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.946448                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.056582                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.056582                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                129174946                       # number of integer regfile reads
system.cpu.int_regfile_writes                71968701                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    181123                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   187677                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3267772                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1159819                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7481                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7481                       # Transaction distribution
system.iobus.trans_dist::WriteReq               55037                       # Transaction distribution
system.iobus.trans_dist::WriteResp              55046                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            9                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  125054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        26136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        50255                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2887903                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6413000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15167000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398845820                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25332000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45141327                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1556721                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.934906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14254570                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1556721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.156792                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      208805488750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   504.934906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.986201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33279804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33279804                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14285811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14285811                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14285811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14285811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14285811                       # number of overall hits
system.cpu.icache.overall_hits::total        14285811                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1575185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1575185                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1575185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1575185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1575185                       # number of overall misses
system.cpu.icache.overall_misses::total       1575185                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 147040087499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 147040087499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 147040087499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 147040087499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 147040087499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 147040087499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15860996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15860996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15860996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15860996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15860996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15860996                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.099312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.099312                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.099312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.099312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.099312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.099312                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 93347.821049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93347.821049                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 93347.821049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93347.821049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 93347.821049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93347.821049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        17373                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17373                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        17373                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17373                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        17373                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17373                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1557812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1557812                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1557812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1557812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1557812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1557812                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 106845574496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 106845574496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 106845574496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 106845574496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 106845574496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 106845574496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.098217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.098217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.098217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.098217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.098217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.098217                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68586.950477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68586.950477                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68586.950477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68586.950477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68586.950477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68586.950477                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2866251                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.941405                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19876849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2866251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.934790                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         141192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.941405                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52513582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52513582                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12873699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12873699                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6506373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6506373                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       234301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       234301                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       283161                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       283161                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      19380072                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19380072                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     19380072                       # number of overall hits
system.cpu.dcache.overall_hits::total        19380072                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3380107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3380107                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1518268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1518268                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        27163                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27163                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           19                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      4898375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4898375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4898375                       # number of overall misses
system.cpu.dcache.overall_misses::total       4898375                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 303381600685                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 303381600685                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 127443890944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 127443890944                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2660051500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2660051500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data      1006981                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      1006981                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 430825491629                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 430825491629                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 430825491629                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 430825491629                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16253806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16253806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8024641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8024641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       261464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       261464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       283180                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       283180                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24278447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24278447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24278447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24278447                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.207958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.207958                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.189201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.189201                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.103888                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.103888                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000067                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000067                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.201758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.201758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.201758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.201758                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89755.028668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89755.028668                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83940.312872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83940.312872                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 97929.223576                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 97929.223576                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        52999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        52999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87952.737720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87952.737720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87952.737720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87952.737720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53886                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.397421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       482387                       # number of writebacks
system.cpu.dcache.writebacks::total            482387                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       839234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       839234                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1213476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1213476                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         4759                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         4759                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2052710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2052710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2052710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2052710                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2540873                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2540873                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       304792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       304792                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        22404                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        22404                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           19                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2845665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2845665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2845665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2845665                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 170538980753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 170538980753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21208284825                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21208284825                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1629992750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1629992750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       380019                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       380019                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191747265578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191747265578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191747265578                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191747265578                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1480432000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1480432000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2261590000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2261590000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3742022000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3742022000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.156325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.156325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.085687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000067                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.117210                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117210                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.117210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117210                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67118.262405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67118.262405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69582.813279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69582.813279                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 72754.541600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72754.541600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        20001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        20001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67382.234233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67382.234233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67382.234233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67382.234233                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7096                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     245173                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    83953     39.43%     39.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     39.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2942      1.38%     40.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  125889     59.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               212904                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     82416     49.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2942      1.75%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    82416     49.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                167894                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2647036100000     86.47%     86.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               329690000      0.01%     86.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              4934180000      0.16%     86.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            408905920000     13.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3061205890000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.654672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.788590                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4478      2.02%      2.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.05% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                203292     91.59%     93.64% # number of callpals executed
system.cpu.kern.callpal::rdps                    6751      3.04%     96.68% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.68% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.68% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.69% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.69% # number of callpals executed
system.cpu.kern.callpal::rti                     6549      2.95%     99.64% # number of callpals executed
system.cpu.kern.callpal::callsys                  562      0.25%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      239      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 221968                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              7181                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2002                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2352                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2064                      
system.cpu.kern.mode_good::user                  2002                      
system.cpu.kern.mode_good::idle                    62                      
system.cpu.kern.mode_switch_good::kernel     0.287425                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026361                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.357867                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       559719000000     18.28%     18.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          47397340000      1.55%     19.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2454089390000     80.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4479                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086726                       # Number of seconds simulated
sim_ticks                                 86725890000                       # Number of ticks simulated
final_tick                               3147946590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2272125                       # Simulator instruction rate (inst/s)
host_op_rate                                  2272124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1847507412                       # Simulator tick rate (ticks/s)
host_mem_usage                                 459500                       # Number of bytes of host memory used
host_seconds                                    46.94                       # Real time elapsed on the host
sim_insts                                   106658206                       # Number of instructions simulated
sim_ops                                     106658206                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4361920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        11979008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16340928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4361920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4361920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7024768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7872640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            68155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           187172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        109762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           50295477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          138124936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188420413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      50295477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50295477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80999665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        9776458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90776122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80999665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          50295477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         138124936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        9776458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            279196535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      255327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123010                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15660032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  680896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7638016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16340928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7872640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3669                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           22                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8030                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86725870000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  211133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.985711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.429542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.629431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54898     48.07%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29965     26.24%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12661     11.09%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4892      4.28%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2876      2.52%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1591      1.39%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1127      0.99%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          704      0.62%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5502      4.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.908446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.461045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6451     97.30%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          131      1.98%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           26      0.39%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           15      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.000603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.680288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.327699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2910     43.89%     43.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3065     46.23%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           437      6.59%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            42      0.63%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            25      0.38%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            20      0.30%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            15      0.23%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            35      0.53%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            14      0.21%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.11%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.08%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.05%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.05%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.02%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.03%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             6      0.09%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.06%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             5      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.03%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             3      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            3      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6630                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3254596250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7842496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1223440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13301.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32051.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       180.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   157938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91878                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     229229.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    15342961500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2895880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     68484411000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4225314240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5972755320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2305479000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3258943875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16368846000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19756159800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1927670400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2224013760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        205608265200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        205608265200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        519334357275                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        545818777425                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1433208868500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1409976921000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2182978800615                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2192615836380                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           693.462160                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           696.523536                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              169972                       # Transaction distribution
system.membus.trans_dist::ReadResp             169972                       # Transaction distribution
system.membus.trans_dist::WriteReq               1808                       # Transaction distribution
system.membus.trans_dist::WriteResp              1808                       # Transaction distribution
system.membus.trans_dist::Writeback            109762                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89106                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       136315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       136315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       484150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       495190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 658035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7445                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     19003776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     19011221                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24221013                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               39                       # Total snoops (count)
system.membus.snoop_fanout::samples            378406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  378406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              378406                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7329998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1362490499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13579478                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          637927473                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1752458727                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.0                       # Layer utilization (%)
system.iocache.tags.replacements                13282                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13282                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119554                       # Number of tag accesses
system.iocache.tags.data_accesses              119554                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4401979                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4401979                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4401979                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4401979                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4401979                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4401979                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13250                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13250                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000151                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000151                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129469.970588                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129469.970588                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129469.970588                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129469.970588                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129469.970588                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129469.970588                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2633979                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2633979                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    853663365                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    853663365                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2633979                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2633979                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2633979                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2633979                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999849                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999849                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77469.970588                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77469.970588                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64437.150136                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64437.150136                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77469.970588                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77469.970588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77469.970588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77469.970588                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 1779305                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1467682                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             48866                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1337737                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  882461                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.966703                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  120782                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1899                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3434028                       # DTB read hits
system.cpu.dtb.read_misses                      33320                       # DTB read misses
system.cpu.dtb.read_acv                            46                       # DTB read access violations
system.cpu.dtb.read_accesses                  2742163                       # DTB read accesses
system.cpu.dtb.write_hits                     1388490                       # DTB write hits
system.cpu.dtb.write_misses                      8874                       # DTB write misses
system.cpu.dtb.write_acv                           93                       # DTB write access violations
system.cpu.dtb.write_accesses                  625083                       # DTB write accesses
system.cpu.dtb.data_hits                      4822518                       # DTB hits
system.cpu.dtb.data_misses                      42194                       # DTB misses
system.cpu.dtb.data_acv                           139                       # DTB access violations
system.cpu.dtb.data_accesses                  3367246                       # DTB accesses
system.cpu.itb.fetch_hits                     1332538                       # ITB hits
system.cpu.itb.fetch_misses                     16501                       # ITB misses
system.cpu.itb.fetch_acv                          301                       # ITB acv
system.cpu.itb.fetch_accesses                 1349039                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          8667612                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2547088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       18477188                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1779305                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1003243                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5206005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  173822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         24                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3725                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        814436                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2823                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1993947                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 30444                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8661012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.133375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.192208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5527839     63.82%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   163862      1.89%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   278985      3.22%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   179991      2.08%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   498837      5.76%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   131800      1.52%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   173798      2.01%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   128953      1.49%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1576947     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8661012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205282                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.131751                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1837886                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4065866                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2251148                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                424046                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  82066                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                89883                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5038                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               17379165                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15480                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  82066                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2069059                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  261368                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2247274                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2444123                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1557122                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               16950243                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9944                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 103159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1023021                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 129921                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13824150                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              24386810                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17084795                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           7299829                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12597800                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1226350                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             232508                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          24724                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2815433                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3539507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1454308                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            356985                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           283881                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   16267345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              236551                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15984813                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12423                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1396900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       728683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         158448                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8661012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.845606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.254617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3668390     42.36%     42.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1473701     17.02%     59.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              889329     10.27%     69.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              680096      7.85%     77.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              631891      7.30%     84.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              480198      5.54%     90.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              350851      4.05%     94.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              233942      2.70%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              252614      2.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8661012                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29415      3.52%      3.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 67130      8.04%     11.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    18      0.00%     11.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   585      0.07%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                92499     11.08%     22.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                430237     51.54%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 126237     15.12%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 88646     10.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               560      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7589160     47.48%     47.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5876      0.04%     47.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2302958     14.41%     61.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              143713      0.90%     62.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               29084      0.18%     63.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             678757      4.25%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              140416      0.88%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3534849     22.11%     90.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1407783      8.81%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             151655      0.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15984813                       # Type of FU issued
system.cpu.iq.rate                           1.844200                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      834767                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052223                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29188448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11753114                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10015968                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            12289380                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6153988                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      5763303                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10356770                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6462250                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            62335                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       316499                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          296                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6376                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        97564                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         21613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  82066                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  166494                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 62138                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            16679946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             33520                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3539507                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1454308                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             191184                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4816                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 55803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6376                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          29866                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43955                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                73821                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              15893482                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3471378                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             91331                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        176050                       # number of nop insts executed
system.cpu.iew.exec_refs                      4869717                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1190246                       # Number of branches executed
system.cpu.iew.exec_stores                    1398339                       # Number of stores executed
system.cpu.iew.exec_rate                     1.833663                       # Inst execution rate
system.cpu.iew.wb_sent                       15840130                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      15779271                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9709965                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11970138                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.820487                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.811182                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1299430                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           78103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             67762                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8447530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.801928                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.828578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4624290     54.74%     54.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1336102     15.82%     70.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       530865      6.28%     76.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       275753      3.26%     80.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       198157      2.35%     82.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       114412      1.35%     83.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        84128      1.00%     84.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       143288      1.70%     86.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1140535     13.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8447530                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             15221843                       # Number of instructions committed
system.cpu.commit.committedOps               15221843                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4579752                       # Number of memory references committed
system.cpu.commit.loads                       3223008                       # Number of loads committed
system.cpu.commit.membars                       37350                       # Number of memory barriers committed
system.cpu.commit.branches                    1112770                       # Number of branches committed
system.cpu.commit.fp_insts                    5675639                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11742885                       # Number of committed integer instructions.
system.cpu.commit.function_calls                94968                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       147870      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7050964     46.32%     47.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5562      0.04%     47.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2276837     14.96%     62.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         143132      0.94%     63.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          26814      0.18%     63.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        660189      4.34%     67.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         140287      0.92%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3260358     21.42%     90.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1358175      8.92%     99.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        151654      1.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15221843                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1140535                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     23721985                       # The number of ROB reads
system.cpu.rob.rob_writes                    33257022                       # The number of ROB writes
system.cpu.timesIdled                            1098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            6600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         4977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    15074533                       # Number of Instructions Simulated
system.cpu.committedOps                      15074533                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.574984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.574984                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.739179                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.739179                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16279165                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7931675                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7118767                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5280777                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 8005274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 121766                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3746                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15054                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15056                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7445                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   855589                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               330000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5820000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              819000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119321822                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9232000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13319522                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             68135                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.896744                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1928305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             68135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.301240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.896744                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4056054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4056054                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1925098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1925098                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1925098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1925098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1925098                       # number of overall hits
system.cpu.icache.overall_hits::total         1925098                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        68849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68849                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        68849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        68849                       # number of overall misses
system.cpu.icache.overall_misses::total         68849                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6567714721                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6567714721                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6567714721                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6567714721                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6567714721                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6567714721                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1993947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1993947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1993947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1993947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1993947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1993947                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.034529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034529                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.034529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.034529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034529                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95393.029979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95393.029979                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95393.029979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95393.029979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95393.029979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95393.029979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          689                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          689                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          689                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          689                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        68160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68160                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        68160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        68160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68160                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4787940527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4787940527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4787940527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4787940527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4787940527                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4787940527                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.034183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.034183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.034183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034183                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70245.606323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70245.606323                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70245.606323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70245.606323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70245.606323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70245.606323                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            187168                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.983700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4084836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            187168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.824436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.983700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9594724                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9594724                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      3164911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3164911                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       874610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         874610                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        20538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20538                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        19765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        19765                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4039521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4039521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4039521                       # number of overall hits
system.cpu.dcache.overall_hits::total         4039521                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       164030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        164030                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       458652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       458652                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1267                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       622682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         622682                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       622682                       # number of overall misses
system.cpu.dcache.overall_misses::total        622682                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  14780665749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14780665749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  42172102026                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42172102026                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    128402000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    128402000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       158997                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       158997                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56952767775                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56952767775                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56952767775                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56952767775                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3328941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3328941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1333262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1333262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        19768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        19768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4662203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4662203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4662203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4662203                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049274                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.344007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.344007                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.058106                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058106                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000152                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000152                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133560                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 90109.527215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90109.527215                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91947.930078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91947.930078                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 101343.330702                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 101343.330702                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        52999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        52999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91463.648821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91463.648821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91463.648821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91463.648821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8412                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.809201                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       109762                       # number of writebacks
system.cpu.dcache.writebacks::total            109762                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        66798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66798                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       369530                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       369530                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          430                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          430                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       436328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       436328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       436328                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       436328                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        97232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97232                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        89122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        89122                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          837                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          837                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       186354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       186354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       186354                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       186354                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6909215001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6909215001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6295206160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6295206160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     65411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     65411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        60003                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        60003                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13204421161                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13204421161                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13204421161                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13204421161                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    803410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    803410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    375714000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    375714000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1179124000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1179124000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.066845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000152                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.039971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.039971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039971                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71059.064927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71059.064927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70635.826844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70635.826844                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 78149.940263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78149.940263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        20001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        20001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70856.655403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70856.655403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70856.655403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70856.655403                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       63                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      23741                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5858     43.14%     43.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      68      0.50%     43.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      89      0.66%     44.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7565     55.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13580                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5855     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       68      0.57%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       89      0.75%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5855     49.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11867                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              71807670000     82.80%     82.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               174120000      0.20%     83.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               167110000      0.19%     83.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14577220000     16.81%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          86726120000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.773959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.873859                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.82%      2.82% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.23%      7.04% # number of syscalls executed
system.cpu.kern.syscall::4                         26     36.62%     43.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.23%     47.89% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.04%     54.93% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.82%     57.75% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.41%     59.15% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.23%     63.38% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.82%     66.20% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.41%     67.61% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.82%     70.42% # number of syscalls executed
system.cpu.kern.syscall::71                        17     23.94%     94.37% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.41%     95.77% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.41%     97.18% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.41%     98.59% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.41%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     71                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   249      1.59%      1.59% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.09%      1.68% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11518     73.76%     75.44% # number of callpals executed
system.cpu.kern.callpal::rdps                     327      2.09%     77.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     77.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     77.56% # number of callpals executed
system.cpu.kern.callpal::rti                     1905     12.20%     89.76% # number of callpals executed
system.cpu.kern.callpal::callsys                 1189      7.61%     97.37% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.04%     97.42% # number of callpals executed
system.cpu.kern.callpal::rdunique                 402      2.57%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15616                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2148                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1798                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1801                      
system.cpu.kern.mode_good::user                  1798                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.838454                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.911437                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34737750000     40.05%     40.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          51699960000     59.61%     99.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            288410000      0.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      249                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031732                       # Number of seconds simulated
sim_ticks                                 31731680000                       # Number of ticks simulated
final_tick                               3179678270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7966340                       # Simulator instruction rate (inst/s)
host_op_rate                                  7966327                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2292602858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                    13.84                       # Real time elapsed on the host
sim_insts                                   110260931                       # Number of instructions simulated
sim_ops                                     110260931                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3042048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2161856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5203904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3042048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3042048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1275520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2012800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            33779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           95867852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68129264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163997116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      95867852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95867852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40197052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       23234824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63431876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40197052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          95867852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68129264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       23234824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            227428992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       81312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31450                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5172864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2009792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5203968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2012800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2427                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   31731820000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.393505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.270691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.158654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15255     46.17%     46.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9439     28.57%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2914      8.82%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1473      4.46%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          842      2.55%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          488      1.48%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          360      1.09%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          223      0.67%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2045      6.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.415291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.037095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1493     91.31%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          106      6.48%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           19      1.16%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.55%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.31%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.206728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.293130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.975491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           904     55.29%     55.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           450     27.52%     82.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           104      6.36%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      1.35%     90.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            22      1.35%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            21      1.28%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            19      1.16%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            25      1.53%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            16      0.98%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             6      0.37%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.18%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.06%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.12%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.06%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.24%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.24%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.18%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.12%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.06%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.18%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.06%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.06%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.06%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.06%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.06%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             3      0.18%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             2      0.12%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             3      0.18%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.06%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.06%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1635                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1044481000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2559968500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  404130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12922.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31672.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     281405.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    10649696500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1059500000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     20019772250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4338298440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6109538400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2367127125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3333577500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16668982200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20086435200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2038452480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2316723120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        207680647200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        207680647200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        531378093330                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        558187687080                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1441681569000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1418164381500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2206153169775                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2215878990000                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           693.830604                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           696.889354                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               68566                       # Transaction distribution
system.membus.trans_dist::ReadResp              68564                       # Transaction distribution
system.membus.trans_dist::WriteReq               1542                       # Transaction distribution
system.membus.trans_dist::WriteResp              1542                       # Transaction distribution
system.membus.trans_dist::Writeback             19930                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16012                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16012                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        95069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        95069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        87496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 215185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3042048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3042048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3443553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7222881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               32                       # Total snoops (count)
system.membus.snoop_fanout::samples            112804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  112804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              112804                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6318998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           364404500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11789484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          444405493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          323047497                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103932                       # Number of tag accesses
system.iocache.tags.data_accesses              103932                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3625983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3625983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3625983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3625983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3625983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3625983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129499.392857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129499.392857                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129499.392857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129499.392857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129499.392857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129499.392857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2169983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2169983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    747790076                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    747790076                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2169983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2169983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2169983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2169983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77499.392857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77499.392857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64912.332986                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64912.332986                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77499.392857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77499.392857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77499.392857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77499.392857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  808583                       # Number of BP lookups
system.cpu.branchPred.condPredicted            579781                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             30048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               575740                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  365728                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.523118                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92142                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1525                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       785981                       # DTB read hits
system.cpu.dtb.read_misses                       5701                       # DTB read misses
system.cpu.dtb.read_acv                            45                       # DTB read access violations
system.cpu.dtb.read_accesses                   353752                       # DTB read accesses
system.cpu.dtb.write_hits                      508197                       # DTB write hits
system.cpu.dtb.write_misses                      2227                       # DTB write misses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_accesses                  196308                       # DTB write accesses
system.cpu.dtb.data_hits                      1294178                       # DTB hits
system.cpu.dtb.data_misses                       7928                       # DTB misses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_accesses                   550060                       # DTB accesses
system.cpu.itb.fetch_hits                      299022                       # ITB hits
system.cpu.itb.fetch_misses                     11408                       # ITB misses
system.cpu.itb.fetch_acv                          309                       # ITB acv
system.cpu.itb.fetch_accesses                  310430                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          3169139                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1072396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4998442                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      808583                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             457870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1480930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   94434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         26                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1810                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        559456                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2297                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    701786                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 16865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3164132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.579720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.747358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2198809     69.49%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75801      2.40%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   107405      3.39%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100973      3.19%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   155548      4.92%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66351      2.10%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    85222      2.69%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    52551      1.66%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   321472     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3164132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.255143                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.577224                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   930585                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1349184                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    762697                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 78394                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43272                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                71605                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4116                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4644176                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12414                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  43272                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   980185                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  125736                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1011468                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    790822                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                212649                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4496546                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4384                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  62794                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5820                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39948                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3184521                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5750924                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5252240                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            497593                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2629386                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   555141                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              96385                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          11319                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    540633                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               842330                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              535244                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            190702                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99314                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4168162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              113680                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3994628                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3916                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          654487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       369996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          73122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3164132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.262472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.795023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1683315     53.20%     53.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              501178     15.84%     69.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298402      9.43%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              257155      8.13%     86.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              193235      6.11%     92.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              105306      3.33%     96.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               74657      2.36%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               29303      0.93%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               21581      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3164132                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11139     10.08%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   852      0.77%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   113      0.10%     10.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   176      0.16%     11.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 7024      6.36%     17.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   247      0.22%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52682     47.68%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 38259     34.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1165      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2382781     59.65%     59.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5180      0.13%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              112224      2.81%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                7027      0.18%     62.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               12297      0.31%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              66257      1.66%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3476      0.09%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               827928     20.73%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              516229     12.92%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              60064      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3994628                       # Type of FU issued
system.cpu.iq.rate                           1.260477                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      110492                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027660                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           10536036                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4460379                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3563872                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              731760                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             479598                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       353897                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3730506                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  373449                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            60968                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       144779                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          418                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3705                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        50962                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3351                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5094                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43272                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   95369                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6540                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4378137                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             16630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                842330                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               535244                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              85638                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3523                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2004                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3705                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13909                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                40107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3956891                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                794474                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37737                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         96295                       # number of nop insts executed
system.cpu.iew.exec_refs                      1305755                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   560016                       # Number of branches executed
system.cpu.iew.exec_stores                     511281                       # Number of stores executed
system.cpu.iew.exec_rate                     1.248570                       # Inst execution rate
system.cpu.iew.wb_sent                        3937236                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3917769                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2063100                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2745747                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.236225                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.751380                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          678041                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           40558                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             37165                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3054300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.204415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.192611                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1865392     61.07%     61.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       494834     16.20%     77.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       197802      6.48%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       121156      3.97%     87.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        86605      2.84%     90.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45602      1.49%     92.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        30188      0.99%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32586      1.07%     94.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       180135      5.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3054300                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3678646                       # Number of instructions committed
system.cpu.commit.committedOps                3678646                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1181833                       # Number of memory references committed
system.cpu.commit.loads                        697551                       # Number of loads committed
system.cpu.commit.membars                       21596                       # Number of memory barriers committed
system.cpu.commit.branches                     512669                       # Number of branches committed
system.cpu.commit.fp_insts                     314240                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3366922                       # Number of committed integer instructions.
system.cpu.commit.function_calls                73069                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        77086      2.10%      2.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2152971     58.53%     60.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4975      0.14%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         100592      2.73%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5948      0.16%     63.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           9702      0.26%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         60175      1.64%     65.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           2688      0.07%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          719147     19.55%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         485298     13.19%     98.37% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         60064      1.63%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3678646                       # Class of committed instruction
system.cpu.commit.bw_lim_events                180135                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      7194762                       # The number of ROB reads
system.cpu.rob.rob_writes                     8823933                       # The number of ROB writes
system.cpu.timesIdled                             809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            5007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         4029                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                     3602725                       # Number of Instructions Simulated
system.cpu.committedOps                       3602725                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.879651                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.879651                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.136815                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.136815                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4834905                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2597882                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    419898                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   288221                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  622442                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  50909                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3261                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3261                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13062                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13062                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          539                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6177                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               198000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              343000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5095000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103751543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8008000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11578516                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47531                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.955340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              652011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.717595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.955340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1451108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1451108                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       653662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          653662                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        653662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           653662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       653662                       # number of overall hits
system.cpu.icache.overall_hits::total          653662                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        48124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         48124                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        48124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          48124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        48124                       # number of overall misses
system.cpu.icache.overall_misses::total         48124                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4552532742                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4552532742                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4552532742                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4552532742                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4552532742                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4552532742                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       701786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       701786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       701786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       701786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       701786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       701786                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.068574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068574                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.068574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.068574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068574                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94600.048666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94600.048666                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94600.048666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94600.048666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94600.048666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94600.048666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          587                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          587                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47537                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47537                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3312275507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3312275507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3312275507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3312275507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3312275507                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3312275507                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.067737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.067737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.067737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067737                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69677.840566                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69677.840566                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69677.840566                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69677.840566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69677.840566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69677.840566                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             33774                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.971691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1029116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.470658                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.971691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2432821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2432821                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       662524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          662524                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       357111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         357111                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9319                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9319                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         8530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8530                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1019635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1019635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1019635                       # number of overall hits
system.cpu.dcache.overall_hits::total         1019635                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        44562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44562                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       116595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       116595                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       161157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         161157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       161157                       # number of overall misses
system.cpu.dcache.overall_misses::total        161157                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4255670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4255670000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10920196582                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10920196582                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     85935250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     85935250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  15175866582                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15175866582                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  15175866582                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15175866582                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       707086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       707086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       473706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       473706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         8530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1180792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1180792                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1180792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1180792                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063022                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.246134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.246134                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.086283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.136482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.136482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.136482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.136482                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 95499.977559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95499.977559                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93659.218509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93659.218509                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 97653.693182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 97653.693182                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94168.212253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94168.212253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94168.212253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94168.212253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1666                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.451381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        19930                       # number of writebacks
system.cpu.dcache.writebacks::total             19930                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        27325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27325                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       100582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100582                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          346                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          346                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       127907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       127907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127907                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16013                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          534                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          534                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        33250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        33250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33250                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1319886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1319886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1160573165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1160573165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     40565250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     40565250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2480459165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2480459165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2480459165                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2480459165                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    700550000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    700550000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    321393000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    321393000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1021943000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1021943000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052358                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052358                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.028159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.028159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028159                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76572.837501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76572.837501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72476.935303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72476.935303                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 75964.887640                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75964.887640                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74600.275639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74600.275639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74600.275639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74600.275639                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      11062                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3236     42.06%     42.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.86%     42.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      32      0.42%     43.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4359     56.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 7693                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3233     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      1.01%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       32      0.49%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3233     49.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6564                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              22135840000     69.76%     69.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               169280000      0.53%     70.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                57820000      0.18%     70.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9368490000     29.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          31731430000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999073                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.741684                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.853243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         27     45.00%     53.33% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     58.33% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     66.67% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     70.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     71.67% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     76.67% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     80.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     81.67% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     85.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.33%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   235      2.83%      2.83% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.16%      2.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7091     85.38%     88.37% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      2.30%     90.67% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.72% # number of callpals executed
system.cpu.kern.callpal::rti                      504      6.07%     96.79% # number of callpals executed
system.cpu.kern.callpal::callsys                  125      1.51%     98.29% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.07%     98.36% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.63%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8305                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               733                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 414                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   414                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.568895                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.723330                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20837310000     65.67%     65.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10613830000     33.45%     99.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            280290000      0.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      235                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.071397                       # Number of seconds simulated
sim_ticks                                 71397420000                       # Number of ticks simulated
final_tick                               3251075690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3069603                       # Simulator instruction rate (inst/s)
host_op_rate                                  3069601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1793200756                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                    39.82                       # Real time elapsed on the host
sim_insts                                   122218044                       # Number of instructions simulated
sim_ops                                     122218044                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3015168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3078400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6093568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3015168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3015168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1738944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2443456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            48100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38179                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           42230770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           43116404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85347174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      42230770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42230770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24355838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        9867471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34223309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24355838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          42230770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          43116404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        9867471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119570483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       95213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38179                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38179                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6042240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2436416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6093632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2443456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    803                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   122                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2551                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   71397440000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38179                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.034603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.245113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.323833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17375     46.32%     46.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10135     27.02%     73.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3342      8.91%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1722      4.59%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1016      2.71%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          635      1.69%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          456      1.22%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.05%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2438      6.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.871960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.276662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1854     92.01%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          125      6.20%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           23      1.14%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.25%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.892804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.127396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.551812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1732     85.96%     85.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           141      7.00%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            30      1.49%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            33      1.64%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            30      1.49%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             8      0.40%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.30%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.20%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.25%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.20%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.15%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.15%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.10%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.05%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.05%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.05%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.15%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2015                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1149783250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2919970750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  472050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12178.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30928.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        84.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    64114                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30857                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     535245.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    39977351500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2384200000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     29038361000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4468806720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6262620840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2438337000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3417104625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17030145600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20461693200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2170015920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2431846800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        212344142400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        212344142400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        548220702420                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        575183126565                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1469747298000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1446096048750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2256419448060                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2266196583180                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           694.054171                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.061530                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               81409                       # Transaction distribution
system.membus.trans_dist::ReadResp              81407                       # Transaction distribution
system.membus.trans_dist::WriteReq               1537                       # Transaction distribution
system.membus.trans_dist::WriteResp              1537                       # Transaction distribution
system.membus.trans_dist::Writeback             27171                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17063                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17063                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        94226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        94226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       123373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       132907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 249177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3015168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3015168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      4817344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      4823670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8543350                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples            133428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  133428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              133428                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6305997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           438861250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11283229                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          440432739                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          456142249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3619984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3619984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3619984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3619984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3619984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3619984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129285.142857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129285.142857                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129285.142857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129285.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129285.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129285.142857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2163984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2163984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    709331395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    709331395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2163984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2163984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2163984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2163984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77285.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77285.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64437.808412                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64437.808412                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77285.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77285.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77285.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77285.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 1901166                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1594549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73760                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1523597                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1303464                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.551757                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  132965                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1499                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2564154                       # DTB read hits
system.cpu.dtb.read_misses                       5871                       # DTB read misses
system.cpu.dtb.read_acv                            45                       # DTB read access violations
system.cpu.dtb.read_accesses                  2107671                       # DTB read accesses
system.cpu.dtb.write_hits                     1310298                       # DTB write hits
system.cpu.dtb.write_misses                      2349                       # DTB write misses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_accesses                  976280                       # DTB write accesses
system.cpu.dtb.data_hits                      3874452                       # DTB hits
system.cpu.dtb.data_misses                       8220                       # DTB misses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_accesses                  3083951                       # DTB accesses
system.cpu.itb.fetch_hits                     1847374                       # ITB hits
system.cpu.itb.fetch_misses                     12162                       # ITB misses
system.cpu.itb.fetch_acv                          288                       # ITB acv
system.cpu.itb.fetch_accesses                 1859536                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          7135950                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2640263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14818069                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1901166                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1436429                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3791709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  185972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         49                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 4699                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        598885                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2177                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2268835                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 23401                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            7130768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.078047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.805139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4209989     59.04%     59.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113891      1.60%     60.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   248117      3.48%     64.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169343      2.37%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   855456     12.00%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   135771      1.90%     80.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   750980     10.53%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    84412      1.18%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   562809      7.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7130768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266421                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.076538                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2146773                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2384525                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2125857                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                384488                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  89125                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107539                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4053                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               14123403                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12071                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  89125                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2326957                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  183510                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1065326                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2317180                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1148670                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13762985                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 29282                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  75618                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 829984                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42140                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10428391                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              18525775                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14452254                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4072403                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1150419                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             101278                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          11726                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2172631                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2692957                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1376860                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            980099                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           851491                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12968925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              119919                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12604463                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1105799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       731368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          77778                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7130768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.767616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.711573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2242927     31.45%     31.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1419321     19.90%     51.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1219325     17.10%     68.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1065619     14.94%     83.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              711655      9.98%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              250809      3.52%     96.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              136566      1.92%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46794      0.66%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37752      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7130768                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11176     10.14%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                13091     11.87%     22.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   609      0.55%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  46776     42.42%     64.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 38615     35.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1034      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7032062     55.79%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                53762      0.43%     56.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              774151      6.14%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               17305      0.14%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             700406      5.56%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               25064      0.20%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2617670     20.77%     89.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1319205     10.47%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              63781      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12604463                       # Type of FU issued
system.cpu.iq.rate                           1.766333                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      110267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008748                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24844258                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9975627                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8682663                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7610064                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4222971                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3726939                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8901529                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3812167                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           155928                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       270477                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4014                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87683                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3350                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  89125                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  129381                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16860                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13330464                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23390                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2692957                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1376860                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              91433                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3833                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11909                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4014                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          73015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26761                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                99776                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12503745                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2572784                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            100718                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        241620                       # number of nop insts executed
system.cpu.iew.exec_refs                      3886329                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1515783                       # Number of branches executed
system.cpu.iew.exec_stores                    1313545                       # Number of stores executed
system.cpu.iew.exec_rate                     1.752219                       # Inst execution rate
system.cpu.iew.wb_sent                       12444106                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12409602                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6709116                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7716084                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.739026                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.869498                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1128923                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           42141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             81794                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6941976                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.754325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.531240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3694874     53.23%     53.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1075645     15.49%     68.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       213538      3.08%     71.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       128544      1.85%     73.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       578536      8.33%     81.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       640518      9.23%     91.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32141      0.46%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        44890      0.65%     92.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       533290      7.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6941976                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12178483                       # Number of instructions committed
system.cpu.commit.committedOps               12178483                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3711657                       # Number of memory references committed
system.cpu.commit.loads                       2422480                       # Number of loads committed
system.cpu.commit.membars                       21919                       # Number of memory barriers committed
system.cpu.commit.branches                    1452828                       # Number of branches committed
system.cpu.commit.fp_insts                    3714952                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10402176                       # Number of committed integer instructions.
system.cpu.commit.function_calls               114527                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       222404      1.83%      1.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6597254     54.17%     56.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53033      0.44%     56.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     56.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         774013      6.36%     62.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     62.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          17282      0.14%     62.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        691008      5.67%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          25023      0.21%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2444399     20.07%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1290264     10.59%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         63781      0.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12178483                       # Class of committed instruction
system.cpu.commit.bw_lim_events                533290                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     19679239                       # The number of ROB reads
system.cpu.rob.rob_writes                    26804343                       # The number of ROB writes
system.cpu.timesIdled                             789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            5182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         3792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    11957113                       # Number of Instructions Simulated
system.cpu.committedOps                      11957113                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.596795                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.596795                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.675616                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.675616                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13497938                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6668886                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3695883                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3004847                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 5371092                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  53569                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3257                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3257                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12545                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12545                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6326                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711062                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               269000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              287000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5105000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7995000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11066771                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47112                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2229117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.315270                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4584783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4584783                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2221156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2221156                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2221156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2221156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2221156                       # number of overall hits
system.cpu.icache.overall_hits::total         2221156                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        47679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         47679                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        47679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          47679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        47679                       # number of overall misses
system.cpu.icache.overall_misses::total         47679                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4508568489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4508568489                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4508568489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4508568489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4508568489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4508568489                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2268835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2268835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2268835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2268835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2268835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2268835                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94560.886113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94560.886113                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94560.886113                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94560.886113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94560.886113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94560.886113                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          565                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          565                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47114                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47114                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47114                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47114                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47114                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3279093261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3279093261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3279093261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3279093261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3279093261                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3279093261                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.020766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.020766                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020766                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.020766                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020766                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69599.126820                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69599.126820                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69599.126820                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69599.126820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69599.126820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69599.126820                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             48087                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.735013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3502369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.834009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.735013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7423142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7423142                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2331097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2331097                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1153207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1153207                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         8693                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8693                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3484304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3484304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3484304                       # number of overall hits
system.cpu.dcache.overall_hits::total         3484304                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        59009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59009                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       125145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125145                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          935                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          935                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       184154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         184154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       184154                       # number of overall misses
system.cpu.dcache.overall_misses::total        184154                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5531962000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5531962000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11730456011                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11730456011                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     94801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     94801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17262418011                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17262418011                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17262418011                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17262418011                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2390106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2390106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1278352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1278352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         8693                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8693                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3668458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3668458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3668458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3668458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024689                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.097896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.097896                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.090164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 93747.767290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93747.767290                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93734.915586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93734.915586                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 101391.443850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 101391.443850                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 93739.033695                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93739.033695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 93739.033695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93739.033695                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1740                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.367816                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        27171                       # number of writebacks
system.cpu.dcache.writebacks::total             27171                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        28564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28564                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       108084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       108084                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          339                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          339                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       136648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       136648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30445                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17061                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47506                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2189501750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2189501750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1233674399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1233674399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     45521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     45521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3423176149                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3423176149                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3423176149                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3423176149                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    700300000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    700300000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    321343000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    321343000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1021643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1021643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057473                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057473                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012950                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71916.628346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71916.628346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72309.618369                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72309.618369                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 76377.516779                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76377.516779                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72057.764261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72057.764261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72057.764261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72057.764261                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      11895                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3441     40.77%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      57      0.68%     41.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      74      0.88%     42.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4868     57.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8440                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3438     49.07%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       57      0.81%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       74      1.06%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3438     49.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7007                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              60950860000     85.37%     85.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               147800000      0.21%     85.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               129970000      0.18%     85.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10169250000     14.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          71397880000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999128                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.706245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.830213                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.51%      3.51% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.26%      8.77% # number of syscalls executed
system.cpu.kern.syscall::4                         23     40.35%     49.12% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.26%     54.39% # number of syscalls executed
system.cpu.kern.syscall::17                         6     10.53%     64.91% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.51%     68.42% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.75%     70.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.26%     75.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.51%     78.95% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.75%     80.70% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.51%     84.21% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.77%     92.98% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.75%     94.74% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.75%     96.49% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.75%     98.25% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.75%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     57                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   233      2.54%      2.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.13%      2.68% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7715     84.26%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdps                     264      2.88%     89.82% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     89.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     89.86% # number of callpals executed
system.cpu.kern.callpal::rti                      594      6.49%     96.35% # number of callpals executed
system.cpu.kern.callpal::callsys                  177      1.93%     98.29% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.05%     98.34% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.65%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9156                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               825                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 513                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 514                      
system.cpu.kern.mode_good::user                   513                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.623030                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767164                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22076390000     30.92%     30.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          49225110000     68.94%     99.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             96380000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.306591                       # Number of seconds simulated
sim_ticks                                1306591250000                       # Number of ticks simulated
final_tick                               4557666940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 501652                       # Simulator instruction rate (inst/s)
host_op_rate                                   501652                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3650789951                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                   357.89                       # Real time elapsed on the host
sim_insts                                   179537505                       # Number of instructions simulated
sim_ops                                     179537505                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5333376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        33084160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38417536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5333376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5333376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21799104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22499520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            83334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           516940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              600274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        340611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351555                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4081901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25320972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29402873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4081901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4081901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16683951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         536064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17220014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16683951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4081901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25320972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         536064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46622887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      600273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    600273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   351555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               37254464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1163008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22399040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38417472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22499520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  18172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1573                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17942                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1306591250000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                600273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               351555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  548547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       600167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.394522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.205092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.029264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       516519     86.06%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56735      9.45%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7416      1.24%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3169      0.53%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1819      0.30%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1239      0.21%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          961      0.16%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          755      0.13%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11554      1.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       600167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.649621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.559724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         19429     98.96%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          110      0.56%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           35      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.02%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            9      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.826364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.724932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.798382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4999     25.46%     25.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         13658     69.57%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           777      3.96%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            51      0.26%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            19      0.10%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            17      0.09%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            13      0.07%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            29      0.15%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            12      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             5      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19633                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9965247500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20879641250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2910505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17119.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35869.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        28.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   206550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1372717.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    35.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   705377137000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     43630080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    557587823000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6678579600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8590118040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3644066250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4687068375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19238466000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22793862000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3279735360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3590030160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        297684578880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        297684578880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        859263134310                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        889117157340                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1980860083500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1954672344000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3170648643900                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3181135158795                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           695.673741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.974593                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              296601                       # Transaction distribution
system.membus.trans_dist::ReadResp             296601                       # Transaction distribution
system.membus.trans_dist::WriteReq               2707                       # Transaction distribution
system.membus.trans_dist::WriteResp              2707                       # Transaction distribution
system.membus.trans_dist::Writeback            340611                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            306528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           306528                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       166668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       166668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1374495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1385559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1574144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5333312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5333312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        16058                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     54883264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     54899322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60933050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples            951867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  951867    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              951867                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8240998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3764310000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11219988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          781660233                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4873357997                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3766982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3766982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3766982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3766982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3766982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3766982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129895.931034                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129895.931034                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129895.931034                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129895.931034                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129895.931034                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129895.931034                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2258982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2258982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    700176644                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    700176644                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2258982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2258982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2258982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2258982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77895.931034                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77895.931034                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 63978.129020                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 63978.129020                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77895.931034                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77895.931034                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77895.931034                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77895.931034                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                16042899                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15576522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             44895                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5462025                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4528197                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.903264                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  165049                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4259                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     22405632                       # DTB read hits
system.cpu.dtb.read_misses                     231837                       # DTB read misses
system.cpu.dtb.read_acv                            45                       # DTB read access violations
system.cpu.dtb.read_accesses                 21355166                       # DTB read accesses
system.cpu.dtb.write_hits                     5074156                       # DTB write hits
system.cpu.dtb.write_misses                   1254577                       # DTB write misses
system.cpu.dtb.write_acv                           92                       # DTB write access violations
system.cpu.dtb.write_accesses                 4983951                       # DTB write accesses
system.cpu.dtb.data_hits                     27479788                       # DTB hits
system.cpu.dtb.data_misses                    1486414                       # DTB misses
system.cpu.dtb.data_acv                           137                       # DTB access violations
system.cpu.dtb.data_accesses                 26339117                       # DTB accesses
system.cpu.itb.fetch_hits                    10888422                       # ITB hits
system.cpu.itb.fetch_misses                     44321                       # ITB misses
system.cpu.itb.fetch_acv                          290                       # ITB acv
system.cpu.itb.fetch_accesses                10932743                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        130654859                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           13522550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      133849470                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16042899                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4693246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     113764487                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1959572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        128                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles               158840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2218641                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2449                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  11955475                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 42036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          130646881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.024513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.495773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                108906545     83.36%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   745553      0.57%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1180429      0.90%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3717741      2.85%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   969629      0.74%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1094783      0.84%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   673297      0.52%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   673609      0.52%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12685295      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            130646881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.122788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.024451                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10360165                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             104222299                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8951849                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6138293                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 974275                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               110012                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5682                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              103849011                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22255                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 974275                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11792650                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                37066100                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       36768865                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11740859                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              32304132                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               99405450                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               18810757                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5659480                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 210201                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            76893171                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             127711261                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         84352499                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          43356169                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49142698                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 27750473                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            5629969                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          28485                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39546950                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23058838                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7142540                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2140599                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1487033                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   90514315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             4156613                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  88195926                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             27387                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        37319993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7457472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        4042539                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     130646881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.675071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.343072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85668767     65.57%     65.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26145298     20.01%     85.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10146925      7.77%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3139026      2.40%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1207791      0.92%     96.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1613489      1.24%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              787648      0.60%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              788293      0.60%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1149644      0.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       130646881                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17776      2.55%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.00%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   65      0.01%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 543598     77.87%     80.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                136675     19.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              29565827     33.52%     33.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21772      0.02%     33.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12850705     14.57%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  16      0.00%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  89      0.00%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           12061913     13.68%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 254      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22747417     25.79%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6369786      7.22%     94.81% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            4577627      5.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88195926                       # Type of FU issued
system.cpu.iq.rate                           0.675030                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      698128                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007916                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          256878574                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         106463557                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     60633055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            50885674                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           25539750                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     25440751                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               63450428                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                25443106                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            98155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     13638874                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          463                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12541                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3904922                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3317                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 974275                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                12510842                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3690358                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            95848803                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             25720                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23058838                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7142540                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            4100776                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1387650                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12722                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12541                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23342                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       502508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               525850                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              88006821                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22680054                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            189105                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1177875                       # number of nop insts executed
system.cpu.iew.exec_refs                     29010958                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4456171                       # Number of branches executed
system.cpu.iew.exec_stores                    6330904                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673582                       # Inst execution rate
system.cpu.iew.wb_sent                       87677983                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      86073806                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  64769923                       # num instructions producing a value
system.cpu.iew.wb_consumers                  78584970                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.658788                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.824202                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        27829395                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          114074                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            519441                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    126478859                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.461906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.084579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     91085093     72.02%     72.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25361451     20.05%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6428175      5.08%     97.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       604140      0.48%     97.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       493850      0.39%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       630632      0.50%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       837311      0.66%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        66907      0.05%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       971300      0.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    126478859                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             58421396                       # Number of instructions committed
system.cpu.commit.committedOps               58421396                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       12657582                       # Number of memory references committed
system.cpu.commit.loads                       9419964                       # Number of loads committed
system.cpu.commit.membars                       44453                       # Number of memory barriers committed
system.cpu.commit.branches                    2729948                       # Number of branches committed
system.cpu.commit.fp_insts                   25433879                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  31796814                       # Number of committed integer instructions.
system.cpu.commit.function_calls               133624                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1102455      1.89%      1.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15111158     25.87%     27.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18272      0.03%     27.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     27.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12846742     21.99%     49.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     49.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     49.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      12058637     20.64%     70.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9464417     16.20%     86.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3241752      5.55%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       4577627      7.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          58421396                       # Class of committed instruction
system.cpu.commit.bw_lim_events                971300                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    206003257                       # The number of ROB reads
system.cpu.rob.rob_writes                   176670352                       # The number of ROB writes
system.cpu.timesIdled                            1366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            7978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         4266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    57319461                       # Number of Instructions Simulated
system.cpu.committedOps                      57319461                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.279415                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.279415                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.438709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.438709                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 79662938                       # number of integer regfile reads
system.cpu.int_regfile_writes                49281811                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  43268327                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 25175720                       # number of floating regfile writes
system.cpu.misc_regfile_reads                28592566                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1927970                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2854                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2854                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13651                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13651                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         6944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        11488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   716706                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2810000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4395000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8357000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11005012                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             83333                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11869933                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83333                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            142.439766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23994285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23994285                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     11871553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11871553                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11871553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11871553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11871553                       # number of overall hits
system.cpu.icache.overall_hits::total        11871553                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        83922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83922                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        83922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        83922                       # number of overall misses
system.cpu.icache.overall_misses::total         83922                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8131854729                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8131854729                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8131854729                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8131854729                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8131854729                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8131854729                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11955475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11955475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11955475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11955475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11955475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11955475                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96897.770894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96897.770894                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96897.770894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96897.770894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96897.770894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96897.770894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          587                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          587                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        83335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83335                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        83335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        83335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83335                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5921858767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5921858767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5921858767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5921858767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5921858767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5921858767                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006970                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006970                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006970                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006970                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71060.883986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71060.883986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71060.883986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71060.883986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71060.883986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71060.883986                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            516924                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.993579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24336253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            516924                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.078977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.993579                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51657904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51657904                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21962506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21962506                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2327677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2327677                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        22761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        22761                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        23109                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        23109                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      24290183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24290183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24290183                       # number of overall hits
system.cpu.dcache.overall_hits::total        24290183                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       350572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350572                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       881798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       881798                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2059                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2059                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1232370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1232370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1232370                       # number of overall misses
system.cpu.dcache.overall_misses::total       1232370                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  32172907749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32172907749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  85469564150                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  85469564150                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    207276250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    207276250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 117642471899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117642471899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 117642471899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117642471899                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22313078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22313078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3209475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3209475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        24820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        24820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        23109                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        23109                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25522553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25522553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25522553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25522553                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015712                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.274748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.274748                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.082957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.082957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048286                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048286                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 91772.610902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91772.610902                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 96926.466322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96926.466322                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 100668.406994                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 100668.406994                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95460.350300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95460.350300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95460.350300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95460.350300                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5872                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.157357                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       340611                       # number of writebacks
system.cpu.dcache.writebacks::total            340611                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141817                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       575271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       575271                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          399                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          399                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       717088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       717088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       717088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       717088                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       208755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       208755                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       306527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306527                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1660                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1660                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       515282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       515282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       515282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       515282                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  15680084751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15680084751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23096574168                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23096574168                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    125453250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    125453250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  38776658919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38776658919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  38776658919                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38776658919                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    610160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    610160000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    576643000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    576643000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1186803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1186803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.095507                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.095507                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.066882                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066882                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020189                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75112.379349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75112.379349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75349.232427                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75349.232427                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 75574.246988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75574.246988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75253.276689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75253.276689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75253.276689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75253.276689                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     480057                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10408     29.16%     29.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      62      0.17%     29.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1338      3.75%     33.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   23879     66.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                35687                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10405     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       62      0.28%     47.13% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1338      6.02%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10405     46.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22210                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1267257300000     96.99%     96.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               158440000      0.01%     97.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2232030000      0.17%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             36951210000      2.83%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1306598980000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999712                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.435739                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.622355                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.28%      3.28% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.92%      8.20% # number of syscalls executed
system.cpu.kern.syscall::4                         25     40.98%     49.18% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.92%     54.10% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.20%     62.30% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.28%     65.57% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.64%     67.21% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.92%     72.13% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.28%     75.41% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.64%     77.05% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.28%     80.33% # number of syscalls executed
system.cpu.kern.syscall::71                         8     13.11%     93.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.64%     95.08% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.64%     96.72% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.64%     98.36% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.64%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     61                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   234      0.62%      0.62% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.03%      0.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                 31960     84.97%     85.62% # number of callpals executed
system.cpu.kern.callpal::rdps                    2803      7.45%     93.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     93.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     93.09% # number of callpals executed
system.cpu.kern.callpal::rti                     2327      6.19%     99.27% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      0.35%     99.62% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     99.64% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37615                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2558                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2228                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2229                      
system.cpu.kern.mode_good::user                  2228                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.871384                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930883                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        62899150000      4.81%      4.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1243575780000     95.18%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            124050000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      234                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007719                       # Number of seconds simulated
sim_ticks                                  7719260000                       # Number of ticks simulated
final_tick                               4565386200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               56212776                       # Simulator instruction rate (inst/s)
host_op_rate                                 56212381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2406776263                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                     3.21                       # Real time elapsed on the host
sim_insts                                   180288894                       # Number of instructions simulated
sim_ops                                     180288894                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          702528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1805760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       702528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        702528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       658496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          658496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           91009760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          142919399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233929159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      91009760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91009760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        85305586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85305586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        85305586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          91009760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         142919399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            319234745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10289                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10289                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1798848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  657792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1805696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               658496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              755                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7719160000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10289                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.498347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.544010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.947136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5342     49.05%     49.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2772     25.45%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          849      7.79%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          450      4.13%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          287      2.63%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          170      1.56%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          112      1.03%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.88%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          814      7.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.485099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.349746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.582658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              5      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           334     55.30%     56.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            78     12.91%     69.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            55      9.11%     78.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      5.96%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      3.64%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           28      4.64%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      1.66%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      1.49%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.99%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.50%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      1.16%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.66%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.33%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.17%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.016556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.967221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.329493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              346     57.28%     57.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      3.64%     60.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              164     27.15%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      5.63%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      5.13%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.83%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           604                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    382333750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               909340000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  140535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13602.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32352.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       233.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     200482.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      887381250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       257660000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      6571132500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6717407760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8633633400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3665252250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4710811875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19346535000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22904965200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3313334160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3623032800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        298188561840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        298188561840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        863276397435                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        892943723520                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1981969381500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1955945411250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3176476869945                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3186950139885                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           695.774562                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.068624                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19293                       # Transaction distribution
system.membus.trans_dist::ReadResp              19295                       # Transaction distribution
system.membus.trans_dist::WriteReq                  7                       # Transaction distribution
system.membus.trans_dist::WriteResp                 7                       # Transaction distribution
system.membus.trans_dist::Writeback             10289                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8922                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8922                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        21955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       702592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       702592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1761728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1761784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2464376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             38505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   38505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               38505                       # Request fanout histogram
system.membus.reqLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           120817000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          102725246                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          160395499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  192092                       # Number of BP lookups
system.cpu.branchPred.condPredicted            154791                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8248                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               126770                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   83974                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.241224                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   13100                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       166401                       # DTB read hits
system.cpu.dtb.read_misses                       2879                       # DTB read misses
system.cpu.dtb.read_acv                            23                       # DTB read access violations
system.cpu.dtb.read_accesses                    58388                       # DTB read accesses
system.cpu.dtb.write_hits                      138406                       # DTB write hits
system.cpu.dtb.write_misses                      1409                       # DTB write misses
system.cpu.dtb.write_acv                           48                       # DTB write access violations
system.cpu.dtb.write_accesses                   26563                       # DTB write accesses
system.cpu.dtb.data_hits                       304807                       # DTB hits
system.cpu.dtb.data_misses                       4288                       # DTB misses
system.cpu.dtb.data_acv                            71                       # DTB access violations
system.cpu.dtb.data_accesses                    84951                       # DTB accesses
system.cpu.itb.fetch_hits                       52707                       # ITB hits
system.cpu.itb.fetch_misses                      2068                       # ITB misses
system.cpu.itb.fetch_acv                           71                       # ITB acv
system.cpu.itb.fetch_accesses                   54775                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                           771926                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             238358                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1165336                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      192092                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              97074                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        443023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26162                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         76145                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    152858                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             771016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.511429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.732716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   550417     71.39%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14378      1.86%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27778      3.60%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18130      2.35%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41155      5.34%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10333      1.34%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18444      2.39%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8985      1.17%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    81396     10.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               771016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.248848                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.509647                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   194640                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                383804                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    154640                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25728                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12204                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10301                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   918                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1031349                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2768                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12204                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   210267                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   23888                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         284859                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    164717                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 75081                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 986299                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   402                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2723                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23572                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              657104                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1271122                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1267928                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2770                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                511944                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   145154                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30645                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3441                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    169684                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               183275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              147719                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40050                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21527                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     905081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25546                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    852257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1363                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          173009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       108000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16637                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        771016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.105369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.689528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              450334     58.41%     58.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107295     13.92%     72.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               65065      8.44%     80.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57586      7.47%     88.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45884      5.95%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               20344      2.64%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17265      2.24%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4716      0.61%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2527      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          771016                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1424      4.92%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14723     50.83%     55.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12819     44.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                510537     59.90%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  862      0.10%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1220      0.14%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               177995     20.89%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              141855     16.64%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              19097      2.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 852257                       # Type of FU issued
system.cpu.iq.rate                           1.104066                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28966                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033987                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2497306                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1100280                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       824450                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8553                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4301                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4055                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 876299                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4463                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7142                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          966                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14973                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12204                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   18660                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   830                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              950139                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4462                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                183275                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               147719                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              20263                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    197                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   623                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            966                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3961                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7232                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11193                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                841862                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                170430                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10395                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19512                       # number of nop insts executed
system.cpu.iew.exec_refs                       310675                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115042                       # Number of branches executed
system.cpu.iew.exec_stores                     140245                       # Number of stores executed
system.cpu.iew.exec_rate                     1.090599                       # Inst execution rate
system.cpu.iew.wb_sent                         835602                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        828505                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    408984                       # num instructions producing a value
system.cpu.iew.wb_consumers                    556556                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.073296                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.734848                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          171156                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8909                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10105                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       741873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.032899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.019586                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       480762     64.80%     64.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       113432     15.29%     80.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48187      6.50%     86.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        20056      2.70%     89.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21697      2.92%     92.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9489      1.28%     93.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8614      1.16%     94.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6699      0.90%     95.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32937      4.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       741873                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               766280                       # Number of instructions committed
system.cpu.commit.committedOps                 766280                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         276581                       # Number of memory references committed
system.cpu.commit.loads                        143835                       # Number of loads committed
system.cpu.commit.membars                        4286                       # Number of memory barriers committed
system.cpu.commit.branches                     101598                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    736583                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8346                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15351      2.00%      2.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           448333     58.51%     60.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             826      0.11%     60.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          148121     19.33%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133105     17.37%     97.51% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         19097      2.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            766280                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 32937                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1629212                       # The number of ROB reads
system.cpu.rob.rob_writes                     1904383                       # The number of ROB writes
system.cpu.timesIdled                             141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                             910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      751389                       # Number of Instructions Simulated
system.cpu.committedOps                        751389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.027332                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.027332                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.973395                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.973395                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1128723                       # number of integer regfile reads
system.cpu.int_regfile_writes                  571070                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2666                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2490                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   25280                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15098                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   7                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                14000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                7000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             10977                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.960346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              165093                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.369658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.960346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            316695                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           316695                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       141749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141749                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        141749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141749                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       141749                       # number of overall hits
system.cpu.icache.overall_hits::total          141749                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11109                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11109                       # number of overall misses
system.cpu.icache.overall_misses::total         11109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1053409246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1053409246                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1053409246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1053409246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1053409246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1053409246                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       152858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       152858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       152858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       152858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       152858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       152858                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.072675                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072675                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.072675                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072675                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.072675                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072675                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94824.848861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94824.848861                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94824.848861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94824.848861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94824.848861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94824.848861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10977                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10977                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10977                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10977                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10977                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10977                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    763390754                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    763390754                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    763390754                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    763390754                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    763390754                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    763390754                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.071812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.071812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.071812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071812                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69544.570830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69544.570830                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69544.570830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69544.570830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69544.570830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69544.570830                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17238                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              226217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.387307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          658                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            600232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           600232                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       132933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132933                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        62769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62769                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2325                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2325                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2465                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2465                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        195702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           195702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       195702                       # number of overall hits
system.cpu.dcache.overall_hits::total          195702                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23310                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        67314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67314                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          381                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          381                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        90624                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90624                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        90624                       # number of overall misses
system.cpu.dcache.overall_misses::total         90624                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2157560250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2157560250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6413957996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6413957996                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     39243250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     39243250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8571518246                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8571518246                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8571518246                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8571518246                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       156243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       130083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       286326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       286326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286326                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149191                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.517470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.517470                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.140798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.140798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.316506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.316506                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.316506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.316506                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 92559.427284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92559.427284                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 95284.160739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95284.160739                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 103000.656168                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 103000.656168                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94583.313979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94583.313979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94583.313979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94583.313979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4383                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               861                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.090592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10289                       # number of writebacks
system.cpu.dcache.writebacks::total             10289                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15198                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        58392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58392                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        73590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        73590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73590                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8112                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8922                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17034                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    606738250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    606738250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    663864693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    663864693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     15986750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15986750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1270602943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1270602943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1270602943                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1270602943                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data      1540000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      1540000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data      1540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.051919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.068587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.068587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059492                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74795.149162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74795.149162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74407.609617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74407.609617                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 77984.146341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77984.146341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74592.165258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74592.165258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74592.165258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74592.165258                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2734                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      571     45.90%     45.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.56%     46.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     666     53.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1244                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       569     49.69%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.61%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      569     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1145                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6771230000     87.80%     87.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                13770000      0.18%     87.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               927090000     12.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7712090000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996497                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.854354                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.920418                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.33%      8.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.42%      8.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1046     73.87%     82.63% # number of callpals executed
system.cpu.kern.callpal::rdps                      15      1.06%     83.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     83.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     83.83% # number of callpals executed
system.cpu.kern.callpal::rti                      191     13.49%     97.32% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.40%     99.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1416                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               309                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 184                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 184                      
system.cpu.kern.mode_good::user                   184                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.595469                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.746450                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4830840000     62.64%     62.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           2881250000     37.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
