timestamp 1732103492
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "cin" 245 224.907 1879 224 p 0 0 0 0 0 0 0 0 0 0 162 148 0 0 44 30 0 0 0 0 0 0 0 0 0 0
node "a_1882_226#" 32 1.77636e-15 1882 226 pdif 0 0 150 62 0 0 0 0 0 0 0 0 0 0 100 58 0 0 0 0 0 0 0 0 0 0
node "a_1929_258#" 11 8.016 1929 258 ndif 60 32 0 0 0 0 0 0 0 0 0 0 0 0 40 28 0 0 0 0 0 0 0 0 0 0
node "a_1882_234#" 171 1189.37 1882 234 pdif 50 30 125 60 0 0 0 0 0 0 76 72 0 0 438 198 558 286 0 0 0 0 0 0 0 0
node "a_1929_302#" 11 8.016 1929 302 ndif 60 32 0 0 0 0 0 0 0 0 0 0 0 0 40 28 0 0 0 0 0 0 0 0 0 0
node "a_1879_306#" 309 475.4 1879 306 p 50 30 125 60 0 0 0 0 0 0 163 152 0 0 751 218 0 0 0 0 0 0 0 0 0 0
node "clk_org" 560 2783.47 1879 232 p 0 0 0 0 0 0 0 0 0 0 333 314 0 0 197 116 868 456 0 0 0 0 0 0 0 0
node "gnd" 111 583.982 1929 215 ndc 200 120 0 0 0 0 0 0 0 0 0 0 0 0 816 416 0 0 0 0 0 0 0 0 0 0
node "vdd" 206 397.739 1882 219 pdc 0 0 500 240 0 0 0 0 0 0 0 0 0 0 1108 562 0 0 0 0 0 0 0 0 0 0
node "a_1879_351#" 287 442.581 1879 351 p 50 30 125 60 0 0 0 0 0 0 146 138 0 0 766 222 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 116.281 2131 375 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 188 102 0 0 0 0 0 0 0 0 0 0
node "clk_org" 319 273.823 2070 380 p 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "gnd!" 136 127.822 2016 413 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "gen_1" 443 6282.27 1971 509 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 91 60 2740 1106 0 0 0 0 0 0 0 0
node "carry_0" 505 2938.96 1882 353 pdif 50 30 125 60 0 0 0 0 0 0 255 244 0 0 2718 1644 190 86 0 0 0 0 0 0 0 0
equiv "carry_0" "carry_0"
node "gen_2" 438 3635.12 2139 520 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 1878 640 0 0 0 0 0 0 0 0
node "gen_3" 442 5630.31 2319 530 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 2505 1012 0 0 0 0 0 0 0 0
node "clock_car0" 901 3269.04 1938 412 ndif 3000 1260 0 0 0 0 0 0 0 0 0 0 0 0 5656 2836 0 0 0 0 0 0 0 0 0 0
equiv "clock_car0" "clock_car0"
equiv "clock_car0" "clock_car0"
equiv "clock_car0" "clock_car0"
equiv "clock_car0" "clock_car0"
equiv "clock_car0" "clock_car0"
node "gen_4" 445 7737.7 2511 540 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 3465 1396 0 0 0 0 0 0 0 0
node "prop1_car0" 289 727.964 1931 412 ndc 1000 420 0 0 0 0 0 0 0 0 0 0 0 0 1436 726 0 0 0 0 0 0 0 0 0 0
equiv "prop1_car0" "prop1_car0"
node "prop_1" 450 11279.9 1972 623 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 5005 2012 0 0 0 0 0 0 0 0
node "prop_2" 451 12019.7 2140 631 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 5355 2152 0 0 0 0 0 0 0 0
node "prop_3" 451 9238.42 2321 641 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 3361 1686 0 0 0 0 0 0 0 0
node "prop_4" 451 11773.1 2509 649 p 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 5285 2124 0 0 0 0 0 0 0 0
node "gnd!" 28 113.014 2674 722 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 184 100 0 0 0 0 0 0 0 0 0 0
node "clock_in" 1701 3315.14 1998 672 p 100 50 200 90 0 0 0 0 0 0 1007 916 0 0 496 286 514 238 7005 2708 0 0 0 0 0 0
equiv "clock_in" "clock_in"
equiv "clock_in" "clock_in"
equiv "clock_in" "clock_in"
equiv "clock_in" "clock_in"
equiv "clock_in" "clock_in"
node "c4" 89 95.9352 2681 722 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 352 184 0 0 0 0 0 0 0 0 0 0
node "pdr4" 686 1310.62 2521 651 ndif 1000 420 250 110 0 0 0 0 0 0 195 184 0 0 2243 1106 0 0 0 0 0 0 0 0 0 0
equiv "pdr4" "pdr4"
equiv "pdr4" "pdr4"
node "gnd!" 28 148.957 2446 884 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 228 122 0 0 0 0 0 0 0 0 0 0
node "pdr3" 840 2394.7 2331 532 ndif 1500 630 250 110 0 0 0 0 0 0 195 184 0 0 3208 1626 220 98 0 0 0 0 0 0 0 0
equiv "pdr3" "pdr3"
equiv "pdr3" "pdr3"
equiv "pdr3" "pdr3"
equiv "pdr3" "pdr3"
node "c3" 89 137.052 2388 891 pdif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 387 214 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 158.76 2264 891 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 240 128 0 0 0 0 0 0 0 0 0 0
node "pdr2" 840 2362.57 2151 522 ndif 1500 630 250 110 0 0 0 0 0 0 195 184 0 0 3267 1644 190 86 0 0 0 0 0 0 0 0
equiv "pdr2" "pdr2"
equiv "pdr2" "pdr2"
equiv "pdr2" "pdr2"
equiv "pdr2" "pdr2"
node "c2" 89 116.39 2206 898 pdif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 366 200 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 122.816 2097 934 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0 0 0 0 0 0 0 0 0
node "pdr1" 841 2509.17 1983 511 ndif 1500 630 250 110 0 0 0 0 0 0 195 184 0 0 3447 1738 185 84 0 0 0 0 0 0 0 0
equiv "pdr1" "pdr1"
equiv "pdr1" "pdr1"
equiv "pdr1" "pdr1"
equiv "pdr1" "pdr1"
node "c1" 91 370.236 2039 941 pdif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 624 372 0 0 0 0 0 0 0 0 0 0
node "w_1876_213#" 1074 1189.21 1876 213 nw 0 0 0 0 1184 138 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1876_251#" 1322 966.233 1876 251 nw 0 0 0 0 962 126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1876_295#" 1322 966.233 1876 295 nw 0 0 0 0 962 126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1876_340#" 1322 966.233 1876 340 nw 0 0 0 0 962 126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1364.07 2067 369 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 328 172 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 2343 688 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 2169 684 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 1995 661 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 2539 723 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1357.53 2668 754 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1380.4 2382 878 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 348 182 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1390.21 2200 885 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 360 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1354.26 2033 928 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 316 166 0 0 0 0 0 0 0 0 0 0
cap "vdd!" "c4" 476.074
cap "pdr1" "prop_1" 23.5646
cap "vdd!" "c3" 476.074
cap "a_1879_351#" "w_1876_340#" 64.77
cap "gen_2" "pdr2" 23.5646
cap "pdr1" "gen_4" 96.714
cap "prop_4" "prop1_car0" 96.714
cap "pdr2" "prop_3" 239.6
cap "clock_in" "prop_3" 167.832
cap "carry_0" "w_1876_340#" 48.6636
cap "vdd!" "clock_in" 64.77
cap "pdr1" "gen_1" 23.5646
cap "clock_car0" "prop1_car0" 1030.95
cap "vdd!" "pdr3" 616.681
cap "vdd!" "pdr4" 64.77
cap "vdd" "w_1876_295#" 70.7076
cap "prop_1" "prop_2" 423.566
cap "clk_org" "gnd!" 54.984
cap "carry_0" "prop_1" 85.1355
cap "prop_4" "pdr3" 262.158
cap "c1" "gnd!" 206.19
cap "gnd" "a_1929_258#" 136.085
cap "gen_3" "gen_4" 1031.47
cap "clock_car0" "pdr3" 1030.95
cap "carry_0" "gen_4" 85.1355
cap "pdr4" "gen_4" 23.5646
cap "gnd!" "c2" 206.19
cap "gen_3" "pdr1" 96.714
cap "pdr1" "prop_2" 262.158
cap "carry_0" "gen_1" 85.1355
cap "pdr1" "vdd!" 64.77
cap "c4" "pdr4" 68.73
cap "w_1876_251#" "a_1879_306#" 87.228
cap "clk_org" "cin" 213.288
cap "gen_2" "prop1_car0" 107.993
cap "prop_4" "prop_3" 845.64
cap "a_1879_306#" "a_1929_258#" 103.095
cap "vdd!" "pdr2" 616.681
cap "prop1_car0" "prop_3" 85.4352
cap "vdd!" "clock_in" 64.77
cap "carry_0" "a_1879_351#" 68.73
cap "w_1876_251#" "a_1882_234#" 132.667
cap "c3" "pdr3" 68.73
cap "a_1929_302#" "a_1879_351#" 103.095
cap "gen_3" "carry_0" 85.1355
cap "carry_0" "prop_2" 85.1355
cap "pdr2" "gen_4" 96.714
cap "pdr3" "prop_3" 23.5646
cap "gnd!" "clock_in" 206.19
cap "clock_in" "gen_4" 94.095
cap "pdr1" "pdr2" 1072.19
cap "pdr1" "gnd!" 54.984
cap "a_1879_351#" "gnd" 123.714
cap "pdr1" "clock_in" 143.064
cap "pdr2" "c2" 68.73
cap "clock_car0" "gnd!" 1030.95
cap "carry_0" "gnd" 136.085
cap "w_1876_251#" "vdd" 70.7076
cap "pdr2" "gnd!" 54.984
cap "vdd" "w_1876_340#" 70.7076
cap "w_1876_251#" "clk_org" 64.77
cap "a_1929_302#" "gnd" 136.085
cap "clk_org" "clock_in" 79.17
cap "c4" "gnd!" 206.19
cap "gen_3" "pdr2" 96.714
cap "pdr2" "prop_2" 23.5646
cap "prop_1" "prop1_car0" 262.158
cap "gen_3" "clock_in" 94.095
cap "prop_2" "clock_in" 94.095
cap "vdd!" "pdr1" 616.681
cap "pdr4" "clock_in" 82.476
cap "a_1882_226#" "w_1876_213#" 8.016
cap "prop1_car0" "gen_4" 96.714
cap "pdr1" "prop_4" 96.714
cap "gen_1" "prop1_car0" 96.714
cap "pdr1" "prop1_car0" 1063.94
cap "pdr1" "clock_car0" 1030.95
cap "a_1879_306#" "gnd" 178.698
cap "pdr4" "gnd!" 54.984
cap "gnd!" "pdr3" 54.984
cap "pdr3" "gen_4" 96.714
cap "a_1882_226#" "a_1882_234#" 257.738
cap "vdd" "a_1879_351#" 374.579
cap "a_1882_234#" "gnd" 235.057
cap "w_1876_213#" "a_1882_234#" 248.5
cap "pdr2" "clock_in" 203.652
cap "prop_4" "carry_0" 85.1355
cap "clk_org" "a_1879_351#" 358.629
cap "prop_4" "pdr4" 23.5646
cap "a_1879_351#" "w_1876_295#" 87.228
cap "vdd!" "c2" 476.074
cap "gen_3" "prop1_car0" 96.714
cap "c3" "gnd!" 206.19
cap "prop_2" "prop1_car0" 96.714
cap "carry_0" "prop1_car0" 23.5646
cap "carry_0" "vdd" 285.23
cap "clock_car0" "pdr4" 1030.95
cap "vdd!" "clk_org" 64.77
cap "gen_2" "gen_1" 357.57
cap "pdr1" "gen_2" 107.993
cap "a_1879_306#" "a_1882_234#" 514.734
cap "pdr1" "prop_3" 85.4352
cap "gen_3" "pdr3" 23.5646
cap "pdr4" "pdr3" 1054.51
cap "a_1882_226#" "vdd" 285.23
cap "w_1876_213#" "vdd" 76.7196
cap "vdd!" "clock_in" 64.77
cap "clk_org" "gnd" 292.117
cap "vdd!" "clock_in" 64.77
cap "prop_4" "pdr2" 96.714
cap "c1" "pdr1" 68.73
cap "w_1876_213#" "clk_org" 64.77
cap "gen_3" "gen_2" 643.104
cap "gen_2" "carry_0" 96.1146
cap "prop_4" "clock_in" 188.19
cap "pdr2" "clock_car0" 1030.95
cap "prop_2" "prop_3" 624.312
cap "vdd" "a_1879_306#" 374.579
cap "carry_0" "prop_3" 74.1564
cap "vdd!" "pdr4" 616.681
cap "clock_car0" "clock_in" 84.1526
cap "clk_org" "a_1879_306#" 45.324
cap "a_1879_306#" "w_1876_295#" 64.77
cap "w_1876_213#" "cin" 64.77
cap "vdd!" "clock_in" 476.074
cap "vdd" "a_1882_234#" 198.362
cap "vdd!" "pdr2" 64.77
cap "pdr2" "pdr3" 1072.19
cap "vdd!" "pdr3" 64.77
cap "c1" "vdd!" 476.074
cap "clock_in" "pdr3" 143.064
cap "clk_org" "a_1882_234#" 405.146
fet nfet 1929 220 1930 221 20 24 "Gnd!" "cin" 4 0 "gnd" 10 0 "a_1882_234#" 10 0
fet pfet 1882 224 1883 225 50 54 "w_1876_213#" "cin" 4 0 "vdd" 25 0 "a_1882_226#" 25 0
fet pfet 1882 232 1883 233 50 54 "w_1876_213#" "clk_org" 4 0 "a_1882_226#" 25 0 "a_1882_234#" 25 0
fet nfet 1929 256 1930 257 20 24 "Gnd!" "clk_org" 4 0 "gnd" 10 0 "a_1929_258#" 10 0
fet pfet 1882 262 1883 263 50 54 "w_1876_251#" "clk_org" 4 0 "vdd" 25 0 "a_1879_306#" 25 0
fet nfet 1929 264 1930 265 20 24 "Gnd!" "a_1882_234#" 4 0 "a_1929_258#" 10 0 "a_1879_306#" 10 0
fet nfet 1929 300 1930 301 20 24 "Gnd!" "a_1879_306#" 4 0 "gnd" 10 0 "a_1929_302#" 10 0
fet pfet 1882 306 1883 307 50 54 "w_1876_295#" "a_1879_306#" 4 0 "vdd" 25 0 "a_1879_351#" 25 0
fet nfet 1929 308 1930 309 20 24 "Gnd!" "clk_org" 4 0 "a_1929_302#" 10 0 "a_1879_351#" 10 0
fet nfet 1929 351 1930 352 20 24 "Gnd!" "a_1879_351#" 4 0 "gnd" 10 0 "carry_0" 10 0
fet pfet 1882 351 1883 352 50 54 "w_1876_340#" "a_1879_351#" 4 0 "vdd" 25 0 "carry_0" 25 0
fet nfet 2131 380 2132 381 40 44 "Gnd!" "clk_org" 4 0 "gnd!" 20 0 "clock_in" 20 0
fet pfet 2073 380 2074 381 80 84 "vdd!" "clk_org" 4 0 "vdd!" 40 0 "clock_in" 40 0
fet nfet 2016 411 2017 412 200 204 "Gnd!" "clock_in" 4 0 "clock_car0" 100 0 "gnd!" 100 0
fet nfet 1983 509 1984 510 200 204 "Gnd!" "gen_1" 4 0 "clock_car0" 100 0 "pdr1" 100 0
fet nfet 1936 412 1937 413 200 204 "Gnd!" "carry_0" 4 0 "prop1_car0" 100 0 "clock_car0" 100 0
fet nfet 2151 520 2152 521 200 204 "Gnd!" "gen_2" 4 0 "clock_car0" 100 0 "pdr2" 100 0
fet nfet 2331 530 2332 531 200 204 "Gnd!" "gen_3" 4 0 "clock_car0" 100 0 "pdr3" 100 0
fet nfet 2523 540 2524 541 200 204 "Gnd!" "gen_4" 4 0 "clock_car0" 100 0 "pdr4" 100 0
fet nfet 1984 623 1985 624 200 204 "Gnd!" "prop_1" 4 0 "prop1_car0" 100 0 "pdr1" 100 0
fet nfet 2152 631 2153 632 200 204 "Gnd!" "prop_2" 4 0 "pdr1" 100 0 "pdr2" 100 0
fet nfet 2333 641 2334 642 200 204 "Gnd!" "prop_3" 4 0 "pdr2" 100 0 "pdr3" 100 0
fet nfet 2521 649 2522 650 200 204 "Gnd!" "prop_4" 4 0 "pdr3" 100 0 "pdr4" 100 0
fet pfet 2001 672 2002 673 100 104 "vdd!" "clock_in" 4 0 "pdr1" 50 0 "vdd!" 50 0
fet pfet 2175 695 2176 696 100 104 "vdd!" "clock_in" 4 0 "pdr2" 50 0 "vdd!" 50 0
fet pfet 2349 699 2350 700 100 104 "vdd!" "clock_in" 4 0 "pdr3" 50 0 "vdd!" 50 0
fet nfet 2679 722 2680 723 40 44 "Gnd!" "pdr4" 4 0 "gnd!" 20 0 "c4" 20 0
fet pfet 2545 734 2546 735 100 104 "vdd!" "clock_in" 4 0 "pdr4" 50 0 "vdd!" 50 0
fet pfet 2679 760 2680 761 80 84 "vdd!" "pdr4" 4 0 "vdd!" 40 0 "c4" 40 0
fet nfet 2446 889 2447 890 40 44 "Gnd!" "pdr3" 4 0 "gnd!" 20 0 "c3" 20 0
fet pfet 2388 889 2389 890 80 84 "vdd!" "pdr3" 4 0 "vdd!" 40 0 "c3" 40 0
fet nfet 2264 896 2265 897 40 44 "Gnd!" "pdr2" 4 0 "gnd!" 20 0 "c2" 20 0
fet pfet 2206 896 2207 897 80 84 "vdd!" "pdr2" 4 0 "vdd!" 40 0 "c2" 40 0
fet nfet 2097 939 2098 940 40 44 "Gnd!" "pdr1" 4 0 "gnd!" 20 0 "c1" 20 0
fet pfet 2039 939 2040 940 80 84 "vdd!" "pdr1" 4 0 "vdd!" 40 0 "c1" 40 0
subcap "clk_org" -48.99
subcap "gen_1" -6122.16
subcap "gen_2" -3383.3
subcap "gen_3" -4702
subcap "gen_4" -6680.41
subcap "prop_1" -10517.8
subcap "prop_2" -11089.5
subcap "prop_3" -8062.65
subcap "vdd!" -7.2756
subcap "prop_4" -11521.3
subcap "gnd!" -42.4788
subcap "gnd!" -42.4788
subcap "gnd!" -22.8732
