{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 1151.54,
	"finish__design__instance__count__class:clock_buffer": 15,
	"finish__design__instance__area__class:clock_buffer": 2353.88,
	"finish__design__instance__count__class:timing_repair_buffer": 171,
	"finish__design__instance__area__class:timing_repair_buffer": 7437.02,
	"finish__design__instance__count__class:inverter": 54,
	"finish__design__instance__area__class:inverter": 999.13,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 45.1584,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 6999.55,
	"finish__design__instance__count__class:multi_input_combinational_cell": 144,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5791.56,
	"finish__design__instance__count": 473,
	"finish__design__instance__area": 24794.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.63021,
	"finish__clock__skew__setup": 0.0300314,
	"finish__clock__skew__hold": 0.0300314,
	"finish__timing__drv__max_slew_limit": 0.562412,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.973374,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0405604,
	"finish__power__switching__total": 0.0141909,
	"finish__power__leakage__total": 1.47908e-06,
	"finish__power__total": 0.0547528,
	"finish__design__io": 180,
	"finish__design__die__area": 2.59843e+06,
	"finish__design__core__area": 2.57948e+06,
	"finish__design__instance__count": 3669,
	"finish__design__instance__area": 42835.6,
	"finish__design__instance__count__stdcell": 3669,
	"finish__design__instance__area__stdcell": 42835.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0166063,
	"finish__design__instance__utilization__stdcell": 0.0166063,
	"finish__design__rows": 318,
	"finish__design__rows:GF018hv5v_green_sc9": 318,
	"finish__design__sites": 913932,
	"finish__design__sites:GF018hv5v_green_sc9": 913932,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}