Information: Updating graph... (UID-83)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aestop
Version: L-2016.03-SP1
Date   : Thu May 13 22:54:09 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: SS0P99V125C   Library: hu40npksdst_ss0p99v125c

  Startpoint: loadkey (input port clocked by clk)
  Endpoint: keyexp/shfreg_128/dout_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  loadkey (in)                                            0.04       0.79 r
  U12/X (SEN_BUF_D_12)                                    0.16 *     0.95 r
  U92/X (SEN_BUF_S_1)                                     0.75 *     1.71 r
  U4704/X (SEN_MUX2_G_1)                                  0.48 *     2.18 f
  keyexp/shfreg_128/dout_reg[65]/D (SEN_FDPSBQ_1)         0.00 *     2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.25       2.75
  clock uncertainty                                      -0.13       2.62
  keyexp/shfreg_128/dout_reg[65]/CK (SEN_FDPSBQ_1)        0.00       2.62 r
  library setup time                                     -0.17       2.45
  data required time                                                 2.45
  --------------------------------------------------------------------------
  data required time                                                 2.45
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: cryptdap/reg_8_15/dout_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: OUTPUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  cryptdap/reg_8_15/dout_reg[7]/CK (SEN_FDPRBQ_4)         0.00       0.25 r
  cryptdap/reg_8_15/dout_reg[7]/Q (SEN_FDPRBQ_4)          0.17       0.42 r
  cryptdap/dout[7] (cryptdap)                             0.00       0.42 r
  U549/X (SEN_INV_1)                                      0.14 *     0.56 f
  U261/X (SEN_INV_S_16)                                   0.61 *     1.17 r
  dout[7] (out)                                           0.94 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.25       2.75
  clock uncertainty                                      -0.13       2.62
  output external delay                                  -0.50       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: control/encryptfsm/enc_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: keyexp/rndkreg/dout_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  control/encryptfsm/enc_state_reg[1]/CK (SEN_FDPRBQ_4)
                                                          0.00       0.25 r
  control/encryptfsm/enc_state_reg[1]/Q (SEN_FDPRBQ_4)
                                                          0.10       0.35 f
  U2536/X (SEN_NR2_S_5)                                   0.05 *     0.40 r
  U2537/X (SEN_ND2_T_6)                                   0.04 *     0.44 f
  U2538/X (SEN_NR2_T_16)                                  0.07 *     0.51 r
  U27/X (SEN_BUF_2)                                       0.09 *     0.59 r
  U544/X (SEN_INV_3)                                      0.03 *     0.62 f
  U545/X (SEN_INV_S_16)                                   0.03 *     0.65 r
  U3222/X (SEN_ND2_S_4)                                   0.04 *     0.69 f
  U3223/X (SEN_EN2_G_12)                                  0.13 *     0.82 r
  U3237/X (SEN_INV_2)                                     0.09 *     0.91 f
  U276/X (SEN_AN3_S_8)                                    0.11 *     1.02 f
  U3369/X (SEN_ND2_G_4)                                   0.06 *     1.08 r
  U121/X (SEN_AN2_1)                                      0.08 *     1.17 r
  U411/X (SEN_ND2_1)                                      0.07 *     1.23 f
  U4309/X (SEN_NR2_G_1)                                   0.09 *     1.33 r
  U4310/X (SEN_AN4B_2)                                    0.17 *     1.50 r
  U4316/X (SEN_AO31_1)                                    0.14 *     1.64 r
  U4317/X (SEN_AOAI211_2)                                 0.10 *     1.73 f
  U172/X (SEN_NR2_S_12)                                   0.13 *     1.86 r
  U4319/X (SEN_EN2_S_8)                                   0.11 *     1.98 r
  U4320/X (SEN_EO2_S_8)                                   0.11 *     2.08 r
  U4321/X (SEN_EN2_5)                                     0.07 *     2.15 f
  U5472/X (SEN_AOI211_1)                                  0.16 *     2.31 r
  U5473/X (SEN_MUX2_1)                                    0.16 *     2.47 r
  U5475/X (SEN_ND2_1)                                     0.05 *     2.51 f
  keyexp/rndkreg/dout_reg[5]/D (SEN_FDPSBQ_2)             0.00 *     2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.25       2.75
  clock uncertainty                                      -0.13       2.62
  keyexp/rndkreg/dout_reg[5]/CK (SEN_FDPSBQ_2)            0.00       2.62 r
  library setup time                                     -0.15       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
