
declare const CPU_BASED2_APIC_REG_VIRT: number;

declare const CPU_BASED2_DESC_TABLE: number;

declare const CPU_BASED2_EPT: number;

declare const CPU_BASED2_EPT_VE: number;

declare const CPU_BASED2_INVPCID: number;

declare const CPU_BASED2_PAUSE_LOOP: number;

declare const CPU_BASED2_RDRAND: number;

declare const CPU_BASED2_RDSEED: number;

declare const CPU_BASED2_RDTSCP: number;

declare const CPU_BASED2_UNRESTRICTED: number;

declare const CPU_BASED2_VIRTUAL_APIC: number;

declare const CPU_BASED2_VIRT_INTR_DELIVERY: number;

declare const CPU_BASED2_VMCS_SHADOW: number;

declare const CPU_BASED2_VMFUNC: number;

declare const CPU_BASED2_VPID: number;

declare const CPU_BASED2_WBINVD: number;

declare const CPU_BASED2_X2APIC: number;

declare const CPU_BASED2_XSAVES_XRSTORS: number;

declare const CPU_BASED_CR3_LOAD: number;

declare const CPU_BASED_CR3_STORE: number;

declare const CPU_BASED_CR8_LOAD: number;

declare const CPU_BASED_CR8_STORE: number;

declare const CPU_BASED_HLT: number;

declare const CPU_BASED_INVLPG: number;

declare const CPU_BASED_IO_BITMAPS: number;

declare const CPU_BASED_IRQ_WND: number;

declare const CPU_BASED_MONITOR: number;

declare const CPU_BASED_MOV_DR: number;

declare const CPU_BASED_MSR_BITMAPS: number;

declare const CPU_BASED_MTF: number;

declare const CPU_BASED_MWAIT: number;

declare const CPU_BASED_PAUSE: number;

declare const CPU_BASED_RDPMC: number;

declare const CPU_BASED_RDTSC: number;

declare const CPU_BASED_SECONDARY_CTLS: number;

declare const CPU_BASED_TPR_SHADOW: number;

declare const CPU_BASED_TSC_OFFSET: number;

declare const CPU_BASED_UNCOND_IO: number;

declare const CPU_BASED_VIRTUAL_NMI_WND: number;

declare const HV_BAD_ARGUMENT: number;

declare const HV_BUSY: number;

declare const HV_CAP_ADDRSPACEMAX: number;

declare const HV_CAP_VCPUMAX: number;

declare const HV_ERROR: number;

declare const HV_MEMORY_EXEC: number;

declare const HV_MEMORY_READ: number;

declare const HV_MEMORY_WRITE: number;

declare const HV_NO_DEVICE: number;

declare const HV_NO_RESOURCES: number;

declare const HV_SHADOW_VMCS_NONE: number;

declare const HV_SHADOW_VMCS_READ: number;

declare const HV_SHADOW_VMCS_WRITE: number;

declare const HV_SUCCESS: number;

declare const HV_UNSUPPORTED: number;

declare const HV_VCPU_DEFAULT: number;

declare const HV_VM_DEFAULT: number;

declare const HV_VM_MITIGATION_A_ENABLE: number;

declare const HV_VM_MITIGATION_B_ENABLE: number;

declare const HV_VM_MITIGATION_C_ENABLE: number;

declare const HV_VM_MITIGATION_D_ENABLE: number;

declare const HV_VM_SPACE_DEFAULT: number;

declare const HV_VM_SPECIFY_MITIGATIONS: number;

declare const IRQ_INFO_ERROR_VALID: number;

declare const IRQ_INFO_EXT_IRQ: number;

declare const IRQ_INFO_HARD_EXC: number;

declare const IRQ_INFO_NMI: number;

declare const IRQ_INFO_PRIV_SOFT_EXC: number;

declare const IRQ_INFO_SOFT_EXC: number;

declare const IRQ_INFO_SOFT_IRQ: number;

declare const IRQ_INFO_VALID: number;

declare const PIN_BASED_INTR: number;

declare const PIN_BASED_NMI: number;

declare const PIN_BASED_POSTED_INTR: number;

declare const PIN_BASED_PREEMPTION_TIMER: number;

declare const PIN_BASED_VIRTUAL_NMI: number;

declare const VMCS_CTRL_APIC_ACCESS: number;

declare const VMCS_CTRL_CPU_BASED: number;

declare const VMCS_CTRL_CPU_BASED2: number;

declare const VMCS_CTRL_CR0_MASK: number;

declare const VMCS_CTRL_CR0_SHADOW: number;

declare const VMCS_CTRL_CR3_COUNT: number;

declare const VMCS_CTRL_CR3_VALUE0: number;

declare const VMCS_CTRL_CR3_VALUE1: number;

declare const VMCS_CTRL_CR3_VALUE2: number;

declare const VMCS_CTRL_CR3_VALUE3: number;

declare const VMCS_CTRL_CR4_MASK: number;

declare const VMCS_CTRL_CR4_SHADOW: number;

declare const VMCS_CTRL_ENCLS_EXITING_BITMAP: number;

declare const VMCS_CTRL_EOI_EXIT_BITMAP_0: number;

declare const VMCS_CTRL_EOI_EXIT_BITMAP_1: number;

declare const VMCS_CTRL_EOI_EXIT_BITMAP_2: number;

declare const VMCS_CTRL_EOI_EXIT_BITMAP_3: number;

declare const VMCS_CTRL_EPTP: number;

declare const VMCS_CTRL_EPTP_INDEX: number;

declare const VMCS_CTRL_EPTP_LIST_ADDR: number;

declare const VMCS_CTRL_EXC_BITMAP: number;

declare const VMCS_CTRL_EXECUTIVE_VMCS_PTR: number;

declare const VMCS_CTRL_IO_BITMAP_A: number;

declare const VMCS_CTRL_IO_BITMAP_B: number;

declare const VMCS_CTRL_MSR_BITMAPS: number;

declare const VMCS_CTRL_PF_ERROR_MASK: number;

declare const VMCS_CTRL_PF_ERROR_MATCH: number;

declare const VMCS_CTRL_PIN_BASED: number;

declare const VMCS_CTRL_PLE_GAP: number;

declare const VMCS_CTRL_PLE_WINDOW: number;

declare const VMCS_CTRL_PML_ADDR: number;

declare const VMCS_CTRL_POSTED_INT_DESC_ADDR: number;

declare const VMCS_CTRL_POSTED_INT_N_VECTOR: number;

declare const VMCS_CTRL_TPR_THRESHOLD: number;

declare const VMCS_CTRL_TSC_MULTIPLIER: number;

declare const VMCS_CTRL_TSC_OFFSET: number;

declare const VMCS_CTRL_VIRTUAL_APIC: number;

declare const VMCS_CTRL_VIRT_EXC_INFO_ADDR: number;

declare const VMCS_CTRL_VMENTRY_CONTROLS: number;

declare const VMCS_CTRL_VMENTRY_EXC_ERROR: number;

declare const VMCS_CTRL_VMENTRY_INSTR_LEN: number;

declare const VMCS_CTRL_VMENTRY_IRQ_INFO: number;

declare const VMCS_CTRL_VMENTRY_MSR_LOAD_ADDR: number;

declare const VMCS_CTRL_VMENTRY_MSR_LOAD_COUNT: number;

declare const VMCS_CTRL_VMEXIT_CONTROLS: number;

declare const VMCS_CTRL_VMEXIT_MSR_LOAD_ADDR: number;

declare const VMCS_CTRL_VMEXIT_MSR_LOAD_COUNT: number;

declare const VMCS_CTRL_VMEXIT_MSR_STORE_ADDR: number;

declare const VMCS_CTRL_VMEXIT_MSR_STORE_COUNT: number;

declare const VMCS_CTRL_VMFUNC_CTRL: number;

declare const VMCS_CTRL_VMREAD_BITMAP_ADDR: number;

declare const VMCS_CTRL_VMWRITE_BITMAP_ADDR: number;

declare const VMCS_CTRL_XSS_EXITING_BITMAP: number;

declare const VMCS_GUESTPML_INDEX: number;

declare const VMCS_GUEST_ACTIVITY_STATE: number;

declare const VMCS_GUEST_CR0: number;

declare const VMCS_GUEST_CR3: number;

declare const VMCS_GUEST_CR4: number;

declare const VMCS_GUEST_CS: number;

declare const VMCS_GUEST_CS_AR: number;

declare const VMCS_GUEST_CS_BASE: number;

declare const VMCS_GUEST_CS_LIMIT: number;

declare const VMCS_GUEST_DEBUG_EXC: number;

declare const VMCS_GUEST_DR7: number;

declare const VMCS_GUEST_DS: number;

declare const VMCS_GUEST_DS_AR: number;

declare const VMCS_GUEST_DS_BASE: number;

declare const VMCS_GUEST_DS_LIMIT: number;

declare const VMCS_GUEST_ES: number;

declare const VMCS_GUEST_ES_AR: number;

declare const VMCS_GUEST_ES_BASE: number;

declare const VMCS_GUEST_ES_LIMIT: number;

declare const VMCS_GUEST_FS: number;

declare const VMCS_GUEST_FS_AR: number;

declare const VMCS_GUEST_FS_BASE: number;

declare const VMCS_GUEST_FS_LIMIT: number;

declare const VMCS_GUEST_GDTR_BASE: number;

declare const VMCS_GUEST_GDTR_LIMIT: number;

declare const VMCS_GUEST_GS: number;

declare const VMCS_GUEST_GS_AR: number;

declare const VMCS_GUEST_GS_BASE: number;

declare const VMCS_GUEST_GS_LIMIT: number;

declare const VMCS_GUEST_IA32_BNDCFGS: number;

declare const VMCS_GUEST_IA32_DEBUGCTL: number;

declare const VMCS_GUEST_IA32_EFER: number;

declare const VMCS_GUEST_IA32_PAT: number;

declare const VMCS_GUEST_IA32_PERF_GLOBAL_CTRL: number;

declare const VMCS_GUEST_IA32_SYSENTER_CS: number;

declare const VMCS_GUEST_IDTR_BASE: number;

declare const VMCS_GUEST_IDTR_LIMIT: number;

declare const VMCS_GUEST_IGNORE_IRQ: number;

declare const VMCS_GUEST_INT_STATUS: number;

declare const VMCS_GUEST_LDTR: number;

declare const VMCS_GUEST_LDTR_AR: number;

declare const VMCS_GUEST_LDTR_BASE: number;

declare const VMCS_GUEST_LDTR_LIMIT: number;

declare const VMCS_GUEST_LINK_POINTER: number;

declare const VMCS_GUEST_PDPTE0: number;

declare const VMCS_GUEST_PDPTE1: number;

declare const VMCS_GUEST_PDPTE2: number;

declare const VMCS_GUEST_PDPTE3: number;

declare const VMCS_GUEST_PHYSICAL_ADDRESS: number;

declare const VMCS_GUEST_RFLAGS: number;

declare const VMCS_GUEST_RIP: number;

declare const VMCS_GUEST_RSP: number;

declare const VMCS_GUEST_SMBASE: number;

declare const VMCS_GUEST_SS: number;

declare const VMCS_GUEST_SS_AR: number;

declare const VMCS_GUEST_SS_BASE: number;

declare const VMCS_GUEST_SS_LIMIT: number;

declare const VMCS_GUEST_SYSENTER_EIP: number;

declare const VMCS_GUEST_SYSENTER_ESP: number;

declare const VMCS_GUEST_TR: number;

declare const VMCS_GUEST_TR_AR: number;

declare const VMCS_GUEST_TR_BASE: number;

declare const VMCS_GUEST_TR_LIMIT: number;

declare const VMCS_GUEST_VMX_TIMER_VALUE: number;

declare const VMCS_HOST_CR0: number;

declare const VMCS_HOST_CR3: number;

declare const VMCS_HOST_CR4: number;

declare const VMCS_HOST_CS: number;

declare const VMCS_HOST_DS: number;

declare const VMCS_HOST_ES: number;

declare const VMCS_HOST_FS: number;

declare const VMCS_HOST_FS_BASE: number;

declare const VMCS_HOST_GDTR_BASE: number;

declare const VMCS_HOST_GS: number;

declare const VMCS_HOST_GS_BASE: number;

declare const VMCS_HOST_IA32_EFER: number;

declare const VMCS_HOST_IA32_PAT: number;

declare const VMCS_HOST_IA32_PERF_GLOBAL_CTRL: number;

declare const VMCS_HOST_IA32_SYSENTER_CS: number;

declare const VMCS_HOST_IA32_SYSENTER_EIP: number;

declare const VMCS_HOST_IA32_SYSENTER_ESP: number;

declare const VMCS_HOST_IDTR_BASE: number;

declare const VMCS_HOST_RIP: number;

declare const VMCS_HOST_RSP: number;

declare const VMCS_HOST_SS: number;

declare const VMCS_HOST_TR: number;

declare const VMCS_HOST_TR_BASE: number;

declare const VMCS_MAX: number;

declare const VMCS_RO_EXIT_QUALIFIC: number;

declare const VMCS_RO_EXIT_REASON: number;

declare const VMCS_RO_GUEST_LIN_ADDR: number;

declare const VMCS_RO_IDT_VECTOR_ERROR: number;

declare const VMCS_RO_IDT_VECTOR_INFO: number;

declare const VMCS_RO_INSTR_ERROR: number;

declare const VMCS_RO_IO_RCX: number;

declare const VMCS_RO_IO_RDI: number;

declare const VMCS_RO_IO_RIP: number;

declare const VMCS_RO_IO_RSI: number;

declare const VMCS_RO_VMEXIT_INSTR_LEN: number;

declare const VMCS_RO_VMEXIT_IRQ_ERROR: number;

declare const VMCS_RO_VMEXIT_IRQ_INFO: number;

declare const VMCS_RO_VMX_INSTR_INFO: number;

declare const VMCS_VPID: number;

declare const VMENTRY_DEACTIVATE_DUAL_MONITOR: number;

declare const VMENTRY_GUEST_IA32E: number;

declare const VMENTRY_LOAD_DBG_CONTROLS: number;

declare const VMENTRY_LOAD_EFER: number;

declare const VMENTRY_LOAD_IA32_PAT: number;

declare const VMENTRY_LOAD_IA32_PERF_GLOBAL_CTRL: number;

declare const VMENTRY_SMM: number;

declare const VMEXIT_ACK_INTR: number;

declare const VMEXIT_HOST_IA32E: number;

declare const VMEXIT_LOAD_EFER: number;

declare const VMEXIT_LOAD_IA32_PAT: number;

declare const VMEXIT_LOAD_IA32_PERF_GLOBAL_CTRL: number;

declare const VMEXIT_SAVE_DBG_CONTROLS: number;

declare const VMEXIT_SAVE_EFER: number;

declare const VMEXIT_SAVE_IA32_PAT: number;

declare const VMEXIT_SAVE_VMX_TIMER: number;

declare const VMX_BASIC_TRUE_CTLS: number;

declare const VMX_EPT_VPID_SUPPORT_AD: number;

declare const VMX_EPT_VPID_SUPPORT_EXONLY: number;

declare const VMX_REASON_APIC_ACCESS: number;

declare const VMX_REASON_APIC_WRITE: number;

declare const VMX_REASON_CPUID: number;

declare const VMX_REASON_EPT_INVEPT: number;

declare const VMX_REASON_EPT_MISCONFIG: number;

declare const VMX_REASON_EPT_VIOLATION: number;

declare const VMX_REASON_EXC_NMI: number;

declare const VMX_REASON_GDTR_IDTR: number;

declare const VMX_REASON_GETSEC: number;

declare const VMX_REASON_HLT: number;

declare const VMX_REASON_INIT: number;

declare const VMX_REASON_INVD: number;

declare const VMX_REASON_INVLPG: number;

declare const VMX_REASON_INVPCID: number;

declare const VMX_REASON_INVVPID: number;

declare const VMX_REASON_IO: number;

declare const VMX_REASON_IO_SMI: number;

declare const VMX_REASON_IRQ: number;

declare const VMX_REASON_IRQ_WND: number;

declare const VMX_REASON_LDTR_TR: number;

declare const VMX_REASON_MONITOR: number;

declare const VMX_REASON_MOV_CR: number;

declare const VMX_REASON_MOV_DR: number;

declare const VMX_REASON_MTF: number;

declare const VMX_REASON_MWAIT: number;

declare const VMX_REASON_OTHER_SMI: number;

declare const VMX_REASON_PAUSE: number;

declare const VMX_REASON_RDMSR: number;

declare const VMX_REASON_RDPMC: number;

declare const VMX_REASON_RDRAND: number;

declare const VMX_REASON_RDSEED: number;

declare const VMX_REASON_RDTSC: number;

declare const VMX_REASON_RDTSCP: number;

declare const VMX_REASON_RSM: number;

declare const VMX_REASON_SIPI: number;

declare const VMX_REASON_TASK: number;

declare const VMX_REASON_TPR_THRESHOLD: number;

declare const VMX_REASON_TRIPLE_FAULT: number;

declare const VMX_REASON_VIRTUALIZED_EOI: number;

declare const VMX_REASON_VIRTUAL_NMI_WND: number;

declare const VMX_REASON_VMCALL: number;

declare const VMX_REASON_VMCLEAR: number;

declare const VMX_REASON_VMENTRY_GUEST: number;

declare const VMX_REASON_VMENTRY_MC: number;

declare const VMX_REASON_VMENTRY_MSR: number;

declare const VMX_REASON_VMFUNC: number;

declare const VMX_REASON_VMLAUNCH: number;

declare const VMX_REASON_VMOFF: number;

declare const VMX_REASON_VMON: number;

declare const VMX_REASON_VMPTRLD: number;

declare const VMX_REASON_VMPTRST: number;

declare const VMX_REASON_VMREAD: number;

declare const VMX_REASON_VMRESUME: number;

declare const VMX_REASON_VMWRITE: number;

declare const VMX_REASON_VMX_TIMER_EXPIRED: number;

declare const VMX_REASON_WBINVD: number;

declare const VMX_REASON_WRMSR: number;

declare const VMX_REASON_XRSTORS: number;

declare const VMX_REASON_XSAVES: number;

declare const VMX_REASON_XSETBV: number;

declare function hv_capability(capability: number, value: number): number;

declare function hv_vcpu_create(vcpu: number, flags: number): number;

declare function hv_vcpu_destroy(vcpu: number): number;

declare function hv_vcpu_enable_native_msr(vcpu: number, msr: number, enable: boolean): number;

declare function hv_vcpu_flush(vcpu: number): number;

declare function hv_vcpu_get_exec_time(vcpu: number, time: number): number;

declare function hv_vcpu_interrupt(vcpus: number, vcpu_count: number): number;

declare function hv_vcpu_invalidate_tlb(vcpu: number): number;

declare function hv_vcpu_read_fpstate(vcpu: number, buffer: any, size: number): number;

declare function hv_vcpu_read_msr(vcpu: number, msr: number, value: number): number;

declare function hv_vcpu_read_register(vcpu: number, reg: hv_x86_reg_t, value: number): number;

declare function hv_vcpu_run(vcpu: number): number;

declare function hv_vcpu_run_until(vcpu: number, deadline: number): number;

declare function hv_vcpu_set_space(vcpu: number, asid: number): number;

declare function hv_vcpu_write_fpstate(vcpu: number, buffer: any, size: number): number;

declare function hv_vcpu_write_msr(vcpu: number, msr: number, value: number): number;

declare function hv_vcpu_write_register(vcpu: number, reg: hv_x86_reg_t, value: number): number;

declare function hv_vm_create(flags: number): number;

declare function hv_vm_destroy(): number;

declare function hv_vm_map(uva: any, gpa: number, size: number, flags: number): number;

declare function hv_vm_map_space(asid: number, uva: any, gpa: number, size: number, flags: number): number;

declare function hv_vm_protect(gpa: number, size: number, flags: number): number;

declare function hv_vm_protect_space(asid: number, gpa: number, size: number, flags: number): number;

declare function hv_vm_space_create(asid: number): number;

declare function hv_vm_space_destroy(asid: number): number;

declare function hv_vm_sync_tsc(tsc: number): number;

declare function hv_vm_unmap(gpa: number, size: number): number;

declare function hv_vm_unmap_space(asid: number, gpa: number, size: number): number;

enum hv_vmx_capability_t {

	HV_VMX_CAP_PINBASED = 0,

	HV_VMX_CAP_PROCBASED = 1,

	HV_VMX_CAP_PROCBASED2 = 2,

	HV_VMX_CAP_ENTRY = 3,

	HV_VMX_CAP_EXIT = 4,

	HV_VMX_CAP_PREEMPTION_TIMER = 32
}


declare function hv_vmx_read_capability(field: hv_vmx_capability_t, value: number): number;

declare function hv_vmx_vcpu_read_shadow_vmcs(vcpu: number, field: number, value: number): number;

declare function hv_vmx_vcpu_read_vmcs(vcpu: number, field: number, value: number): number;

declare function hv_vmx_vcpu_set_apic_address(vcpu: number, gpa: number): number;

declare function hv_vmx_vcpu_set_shadow_access(vcpu: number, field: number, flags: number): number;

declare function hv_vmx_vcpu_write_shadow_vmcs(vcpu: number, field: number, value: number): number;

declare function hv_vmx_vcpu_write_vmcs(vcpu: number, field: number, value: number): number;

enum hv_x86_reg_t {

	HV_X86_RIP = 0,

	HV_X86_RFLAGS = 1,

	HV_X86_RAX = 2,

	HV_X86_RCX = 3,

	HV_X86_RDX = 4,

	HV_X86_RBX = 5,

	HV_X86_RSI = 6,

	HV_X86_RDI = 7,

	HV_X86_RSP = 8,

	HV_X86_RBP = 9,

	HV_X86_R8 = 10,

	HV_X86_R9 = 11,

	HV_X86_R10 = 12,

	HV_X86_R11 = 13,

	HV_X86_R12 = 14,

	HV_X86_R13 = 15,

	HV_X86_R14 = 16,

	HV_X86_R15 = 17,

	HV_X86_CS = 18,

	HV_X86_SS = 19,

	HV_X86_DS = 20,

	HV_X86_ES = 21,

	HV_X86_FS = 22,

	HV_X86_GS = 23,

	HV_X86_IDT_BASE = 24,

	HV_X86_IDT_LIMIT = 25,

	HV_X86_GDT_BASE = 26,

	HV_X86_GDT_LIMIT = 27,

	HV_X86_LDTR = 28,

	HV_X86_LDT_BASE = 29,

	HV_X86_LDT_LIMIT = 30,

	HV_X86_LDT_AR = 31,

	HV_X86_TR = 32,

	HV_X86_TSS_BASE = 33,

	HV_X86_TSS_LIMIT = 34,

	HV_X86_TSS_AR = 35,

	HV_X86_CR0 = 36,

	HV_X86_CR1 = 37,

	HV_X86_CR2 = 38,

	HV_X86_CR3 = 39,

	HV_X86_CR4 = 40,

	HV_X86_DR0 = 41,

	HV_X86_DR1 = 42,

	HV_X86_DR2 = 43,

	HV_X86_DR3 = 44,

	HV_X86_DR4 = 45,

	HV_X86_DR5 = 46,

	HV_X86_DR6 = 47,

	HV_X86_DR7 = 48,

	HV_X86_TPR = 49,

	HV_X86_XCR0 = 50,

	HV_X86_REGISTERS_MAX = 51
}

