{
  "Top": "conv2",
  "RtlTop": "conv2",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "47387273",
    "Latency": "47387272"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2",
    "Version": "1.0",
    "DisplayName": "Conv2",
    "Revision": "2113926234",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
      "..\/..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.h"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Conv2\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv2_control_s_axi.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_F1_1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_F2_1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_F11.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_F21.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_L1_1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_L2_1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_L5_L6.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_L8_L9.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_M1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_M2.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_S11.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_S21.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_VITIS_LOOP_85_1.vhd",
      "impl\/vhdl\/conv2_conv2_Pipeline_VITIS_LOOP_173_7.vhd",
      "impl\/vhdl\/conv2_conv_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv2_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/conv2_filter_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv2_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv2_gmem0_m_axi.vhd",
      "impl\/vhdl\/conv2_inp_image_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv2_mul_11ns_13ns_23_1_1.vhd",
      "impl\/vhdl\/conv2_mul_16ns_18ns_33_1_1.vhd",
      "impl\/vhdl\/conv2_sparsemux_11_3_32_1_1.vhd",
      "impl\/vhdl\/conv2_sparsemux_55_5_32_1_1.vhd",
      "impl\/vhdl\/conv2_sparsemux_311_8_32_1_1.vhd",
      "impl\/vhdl\/conv2_urem_16ns_9ns_8_20_1.vhd",
      "impl\/vhdl\/conv2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2_control_s_axi.v",
      "impl\/verilog\/conv2_conv2_Pipeline_F1_1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_F2_1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_F11.v",
      "impl\/verilog\/conv2_conv2_Pipeline_F21.v",
      "impl\/verilog\/conv2_conv2_Pipeline_L1_1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_L2_1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_L5_L6.v",
      "impl\/verilog\/conv2_conv2_Pipeline_L8_L9.v",
      "impl\/verilog\/conv2_conv2_Pipeline_M1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_M2.v",
      "impl\/verilog\/conv2_conv2_Pipeline_S11.v",
      "impl\/verilog\/conv2_conv2_Pipeline_S21.v",
      "impl\/verilog\/conv2_conv2_Pipeline_VITIS_LOOP_85_1.v",
      "impl\/verilog\/conv2_conv2_Pipeline_VITIS_LOOP_173_7.v",
      "impl\/verilog\/conv2_conv_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv2_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/conv2_filter_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv2_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv2_gmem0_m_axi.v",
      "impl\/verilog\/conv2_inp_image_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv2_mul_11ns_13ns_23_1_1.v",
      "impl\/verilog\/conv2_mul_16ns_18ns_33_1_1.v",
      "impl\/verilog\/conv2_sparsemux_11_3_32_1_1.v",
      "impl\/verilog\/conv2_sparsemux_55_5_32_1_1.v",
      "impl\/verilog\/conv2_sparsemux_311_8_32_1_1.v",
      "impl\/verilog\/conv2_urem_16ns_9ns_8_20_1.v",
      "impl\/verilog\/conv2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv2_v1_0\/data\/conv2.mdd",
      "impl\/misc\/drivers\/conv2_v1_0\/data\/conv2.tcl",
      "impl\/misc\/drivers\/conv2_v1_0\/data\/conv2.yaml",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/xconv2.c",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/xconv2.h",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/xconv2_hw.h",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/xconv2_linux.c",
      "impl\/misc\/drivers\/conv2_v1_0\/src\/xconv2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/conv2_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv2_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv2_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv2_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv2_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        },
        {
          "offset": "0x28",
          "name": "filter_1",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 31 to 0 of filter"
            }]
        },
        {
          "offset": "0x2c",
          "name": "filter_2",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 63 to 32 of filter"
            }]
        },
        {
          "offset": "0x34",
          "name": "bias_1",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x38",
          "name": "bias_2",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 63 to 32 of bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "filter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2",
      "BindInstances": "inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U inp_image_local_25_U inp_image_local_26_U inp_image_local_27_U inp_image_local_28_U inp_image_local_29_U inp_image_local_30_U inp_image_local_31_U inp_image_local_32_U inp_image_local_33_U inp_image_local_34_U inp_image_local_35_U inp_image_local_36_U inp_image_local_37_U inp_image_local_38_U inp_image_local_39_U inp_image_local_40_U inp_image_local_41_U inp_image_local_42_U inp_image_local_43_U inp_image_local_44_U inp_image_local_45_U inp_image_local_46_U inp_image_local_47_U inp_image_local_48_U inp_image_local_49_U inp_image_local_50_U inp_image_local_51_U inp_image_local_52_U inp_image_local_53_U inp_image_local_54_U inp_image_local_55_U inp_image_local_56_U inp_image_local_57_U inp_image_local_58_U inp_image_local_59_U inp_image_local_60_U inp_image_local_61_U inp_image_local_62_U inp_image_local_63_U inp_image_local_64_U inp_image_local_65_U inp_image_local_66_U inp_image_local_67_U inp_image_local_68_U inp_image_local_69_U inp_image_local_70_U inp_image_local_71_U inp_image_local_72_U inp_image_local_73_U inp_image_local_74_U inp_image_local_75_U inp_image_local_76_U inp_image_local_77_U inp_image_local_78_U inp_image_local_79_U inp_image_local_80_U inp_image_local_81_U inp_image_local_82_U inp_image_local_83_U inp_image_local_84_U inp_image_local_85_U inp_image_local_86_U inp_image_local_87_U inp_image_local_88_U inp_image_local_89_U inp_image_local_90_U inp_image_local_91_U inp_image_local_92_U inp_image_local_93_U inp_image_local_94_U inp_image_local_95_U inp_image_local_96_U inp_image_local_97_U inp_image_local_98_U inp_image_local_99_U inp_image_local_100_U inp_image_local_101_U inp_image_local_102_U inp_image_local_103_U inp_image_local_104_U inp_image_local_105_U inp_image_local_106_U inp_image_local_107_U inp_image_local_108_U inp_image_local_109_U inp_image_local_110_U inp_image_local_111_U inp_image_local_112_U inp_image_local_113_U inp_image_local_114_U inp_image_local_115_U inp_image_local_116_U inp_image_local_117_U inp_image_local_118_U inp_image_local_119_U inp_image_local_120_U inp_image_local_121_U inp_image_local_122_U inp_image_local_123_U inp_image_local_124_U inp_image_local_125_U inp_image_local_126_U inp_image_local_127_U inp_image_local_128_U inp_image_local_129_U inp_image_local_130_U inp_image_local_131_U inp_image_local_132_U inp_image_local_133_U inp_image_local_134_U inp_image_local_135_U inp_image_local_136_U inp_image_local_137_U inp_image_local_138_U inp_image_local_139_U inp_image_local_140_U inp_image_local_141_U inp_image_local_142_U inp_image_local_143_U inp_image_local_144_U inp_image_local_145_U inp_image_local_146_U inp_image_local_147_U inp_image_local_148_U inp_image_local_149_U inp_image_local_150_U inp_image_local_151_U inp_image_local_152_U inp_image_local_153_U inp_image_local_154_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U filter_local_9_U filter_local_10_U filter_local_11_U filter_local_12_U filter_local_13_U filter_local_14_U filter_local_15_U filter_local_16_U filter_local_17_U filter_local_18_U filter_local_19_U filter_local_20_U filter_local_21_U filter_local_22_U filter_local_23_U filter_local_24_U conv_out_U conv_out_1_U conv_out_2_U conv_out_3_U conv_out_4_U conv_out_5_U conv_out_6_U conv_out_7_U conv_out_8_U conv_out_9_U conv_out_10_U conv_out_11_U conv_out_12_U conv_out_13_U conv_out_14_U conv_out_15_U conv_out_16_U conv_out_17_U conv_out_18_U conv_out_19_U conv_out_20_U conv_out_21_U conv_out_22_U conv_out_23_U conv_out_24_U conv_out_25_U conv_out_26_U add_ln76_1_fu_27965_p2 icmp_ln76_fu_27971_p2 add_ln76_fu_27977_p2 empty_49_fu_27987_p2 add_ln91_1_fu_32982_p2 add_ln91_2_fu_32988_p2 icmp_ln91_fu_32994_p2 add_ln91_fu_33000_p2 empty_52_fu_33030_p2 add_ln156_fu_28002_p2 add_ln164_fu_28017_p2 add_ln164_2_fu_41972_p2 icmp_ln164_fu_41978_p2 tmp1_fu_41984_p2 empty_57_fu_41994_p2 add_ln177_1_fu_42019_p2 add_ln177_2_fu_42025_p2 icmp_ln177_fu_42031_p2 add_ln177_fu_42037_p2 empty_60_fu_42067_p2 add_ln164_1_fu_42092_p2 control_s_axi_U gmem0_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv2_Pipeline_L1_1",
          "InstanceName": "grp_conv2_Pipeline_L1_1_fu_17043",
          "BindInstances": "icmp_ln69_fu_2739_p2 add_ln69_fu_2745_p2 add_ln69_1_fu_2798_p2 add_ln69_2_fu_2755_p2 icmp_ln69_1_fu_2761_p2 select_ln69_fu_2767_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_F1_1",
          "InstanceName": "grp_conv2_Pipeline_F1_1_fu_17205",
          "BindInstances": "icmp_ln79_fu_527_p2 add_ln79_fu_533_p2 add_ln79_1_fu_586_p2 add_ln79_2_fu_543_p2 icmp_ln79_1_fu_549_p2 select_ln79_fu_555_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_VITIS_LOOP_85_1",
          "InstanceName": "grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237",
          "BindInstances": "icmp_ln85_fu_557_p2 add_ln85_fu_563_p2 add_ln85_1_fu_572_p2 add_ln85_2_fu_623_p2 icmp_ln85_1_fu_629_p2 select_ln85_fu_635_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_S11",
          "InstanceName": "grp_conv2_Pipeline_S11_fu_17268",
          "BindInstances": "icmp_ln93_fu_65005_p2 add_ln93_fu_65011_p2 empty_fu_65029_p2 grp_fu_65045_p0 mul_16ns_18ns_33_1_1_U213 urem_16ns_9ns_8_20_1_U212 sparsemux_311_8_32_1_1_U244 add_ln96_fu_65238_p2 mul_16ns_18ns_33_1_1_U214 add_ln96_1_fu_65422_p2 mul_16ns_18ns_33_1_1_U215 add_ln96_2_fu_65606_p2 mul_16ns_18ns_33_1_1_U216 add_ln96_3_fu_65790_p2 mul_16ns_18ns_33_1_1_U217 add_ln96_4_fu_65974_p2 mul_16ns_18ns_33_1_1_U218 add_ln96_5_fu_66158_p2 mul_16ns_18ns_33_1_1_U219 add_ln96_6_fu_66342_p2 mul_16ns_18ns_33_1_1_U220 add_ln96_7_fu_66526_p2 mul_16ns_18ns_33_1_1_U221 add_ln96_8_fu_66710_p2 mul_16ns_18ns_33_1_1_U222 add_ln96_9_fu_66894_p2 mul_16ns_18ns_33_1_1_U223 add_ln96_10_fu_67078_p2 mul_16ns_18ns_33_1_1_U224 add_ln96_11_fu_67262_p2 mul_16ns_18ns_33_1_1_U225 add_ln96_12_fu_67446_p2 mul_16ns_18ns_33_1_1_U226 add_ln96_13_fu_67630_p2 mul_16ns_18ns_33_1_1_U227 add_ln96_14_fu_67814_p2 mul_16ns_18ns_33_1_1_U228 add_ln96_15_fu_67998_p2 mul_16ns_18ns_33_1_1_U229 add_ln96_16_fu_68182_p2 mul_16ns_18ns_33_1_1_U230 add_ln96_17_fu_68366_p2 mul_16ns_18ns_33_1_1_U231 add_ln96_18_fu_68550_p2 mul_16ns_18ns_33_1_1_U232 add_ln96_19_fu_68734_p2 mul_16ns_18ns_33_1_1_U233 add_ln96_20_fu_68918_p2 mul_16ns_18ns_33_1_1_U234 add_ln96_21_fu_69102_p2 mul_16ns_18ns_33_1_1_U235 add_ln96_22_fu_69286_p2 mul_16ns_18ns_33_1_1_U236 add_ln96_23_fu_69470_p2 mul_16ns_18ns_33_1_1_U237 add_ln96_24_fu_69654_p2 mul_16ns_18ns_33_1_1_U238 add_ln96_25_fu_69838_p2 mul_16ns_18ns_33_1_1_U239 add_ln96_26_fu_70022_p2 mul_16ns_18ns_33_1_1_U240 add_ln96_27_fu_70206_p2 mul_16ns_18ns_33_1_1_U241 add_ln96_28_fu_70390_p2 mul_16ns_18ns_33_1_1_U242 add_ln96_29_fu_70574_p2 mul_16ns_18ns_33_1_1_U243 sparsemux_311_8_32_1_1_U245 sparsemux_311_8_32_1_1_U246 sparsemux_311_8_32_1_1_U247 sparsemux_311_8_32_1_1_U248 sparsemux_311_8_32_1_1_U249 sparsemux_311_8_32_1_1_U250 sparsemux_311_8_32_1_1_U251 sparsemux_311_8_32_1_1_U252 sparsemux_311_8_32_1_1_U253 sparsemux_311_8_32_1_1_U254 sparsemux_311_8_32_1_1_U255 sparsemux_311_8_32_1_1_U256 sparsemux_311_8_32_1_1_U257 sparsemux_311_8_32_1_1_U258 sparsemux_311_8_32_1_1_U259 sparsemux_311_8_32_1_1_U260 sparsemux_311_8_32_1_1_U261 sparsemux_311_8_32_1_1_U262 sparsemux_311_8_32_1_1_U263 sparsemux_311_8_32_1_1_U264 sparsemux_311_8_32_1_1_U265 sparsemux_311_8_32_1_1_U266 sparsemux_311_8_32_1_1_U267 sparsemux_311_8_32_1_1_U268 sparsemux_311_8_32_1_1_U269 sparsemux_311_8_32_1_1_U270 sparsemux_311_8_32_1_1_U271 sparsemux_311_8_32_1_1_U272 sparsemux_311_8_32_1_1_U273 sparsemux_311_8_32_1_1_U274"
        },
        {
          "ModuleName": "conv2_Pipeline_F11",
          "InstanceName": "grp_conv2_Pipeline_F11_fu_19351",
          "BindInstances": "icmp_ln99_fu_1072_p2 add_ln99_fu_1078_p2 empty_fu_1100_p2 empty_47_fu_1110_p2 sparsemux_11_3_32_1_1_U2386 add_ln102_fu_1144_p2 mul_11ns_13ns_23_1_1_U2387 add_ln102_1_fu_1179_p2 mul_11ns_13ns_23_1_1_U2388 add_ln102_2_fu_1214_p2 mul_11ns_13ns_23_1_1_U2389 add_ln102_3_fu_1249_p2 mul_11ns_13ns_23_1_1_U2390 sparsemux_11_3_32_1_1_U2391 sparsemux_11_3_32_1_1_U2392 sparsemux_11_3_32_1_1_U2393 sparsemux_11_3_32_1_1_U2394"
        },
        {
          "ModuleName": "conv2_Pipeline_L5_L6",
          "InstanceName": "grp_conv2_Pipeline_L5_L6_fu_19437",
          "BindInstances": "icmp_ln107_fu_11220_p2 add_ln107_fu_11226_p2 icmp_ln109_fu_11238_p2 select_ln107_fu_11244_p3 add_ln107_1_fu_11252_p2 select_ln107_1_fu_11258_p3 first_iter_0_fu_32172_p2 empty_fu_32177_p2 sparsemux_55_5_32_1_1_U2484 sparsemux_55_5_32_1_1_U2485 sparsemux_55_5_32_1_1_U2486 sparsemux_55_5_32_1_1_U2487 sparsemux_55_5_32_1_1_U2488 sparsemux_55_5_32_1_1_U2489 sparsemux_55_5_32_1_1_U2490 sparsemux_55_5_32_1_1_U2491 sparsemux_55_5_32_1_1_U2492 sparsemux_55_5_32_1_1_U2493 sparsemux_55_5_32_1_1_U2494 sparsemux_55_5_32_1_1_U2495 sparsemux_55_5_32_1_1_U2496 sparsemux_55_5_32_1_1_U2497 sparsemux_55_5_32_1_1_U2498 sparsemux_55_5_32_1_1_U2499 sparsemux_55_5_32_1_1_U2500 sparsemux_55_5_32_1_1_U2501 sparsemux_55_5_32_1_1_U2502 sparsemux_55_5_32_1_1_U2503 sparsemux_55_5_32_1_1_U2504 sparsemux_55_5_32_1_1_U2505 sparsemux_55_5_32_1_1_U2506 sparsemux_55_5_32_1_1_U2507 sparsemux_55_5_32_1_1_U2508 sparsemux_55_5_32_1_1_U2509 sparsemux_55_5_32_1_1_U2510 sparsemux_55_5_32_1_1_U2511 sparsemux_55_5_32_1_1_U2512 sparsemux_55_5_32_1_1_U2513 sparsemux_55_5_32_1_1_U2514 sparsemux_55_5_32_1_1_U2515 sparsemux_55_5_32_1_1_U2516 sparsemux_55_5_32_1_1_U2517 sparsemux_55_5_32_1_1_U2518 sparsemux_55_5_32_1_1_U2519 sparsemux_55_5_32_1_1_U2520 sparsemux_55_5_32_1_1_U2521 sparsemux_55_5_32_1_1_U2522 sparsemux_55_5_32_1_1_U2523 sparsemux_55_5_32_1_1_U2524 sparsemux_55_5_32_1_1_U2525 sparsemux_55_5_32_1_1_U2526 sparsemux_55_5_32_1_1_U2527 sparsemux_55_5_32_1_1_U2528 sparsemux_55_5_32_1_1_U2529 sparsemux_55_5_32_1_1_U2530 sparsemux_55_5_32_1_1_U2531 sparsemux_55_5_32_1_1_U2532 sparsemux_55_5_32_1_1_U2533 sparsemux_55_5_32_1_1_U2534 sparsemux_55_5_32_1_1_U2535 sparsemux_55_5_32_1_1_U2536 sparsemux_55_5_32_1_1_U2537 sparsemux_55_5_32_1_1_U2538 sparsemux_55_5_32_1_1_U2539 sparsemux_55_5_32_1_1_U2540 sparsemux_55_5_32_1_1_U2541 sparsemux_55_5_32_1_1_U2542 sparsemux_55_5_32_1_1_U2543 sparsemux_55_5_32_1_1_U2544 sparsemux_55_5_32_1_1_U2545 sparsemux_55_5_32_1_1_U2546 sparsemux_55_5_32_1_1_U2547 sparsemux_55_5_32_1_1_U2548 sparsemux_55_5_32_1_1_U2549 sparsemux_55_5_32_1_1_U2550 sparsemux_55_5_32_1_1_U2551 sparsemux_55_5_32_1_1_U2552 sparsemux_55_5_32_1_1_U2553 sparsemux_55_5_32_1_1_U2554 sparsemux_55_5_32_1_1_U2555 sparsemux_55_5_32_1_1_U2556 sparsemux_55_5_32_1_1_U2557 sparsemux_55_5_32_1_1_U2558 sparsemux_55_5_32_1_1_U2559 sparsemux_55_5_32_1_1_U2560 sparsemux_55_5_32_1_1_U2561 sparsemux_55_5_32_1_1_U2562 sparsemux_55_5_32_1_1_U2563 sparsemux_55_5_32_1_1_U2564 sparsemux_55_5_32_1_1_U2565 sparsemux_55_5_32_1_1_U2566 sparsemux_55_5_32_1_1_U2567 sparsemux_55_5_32_1_1_U2568 sparsemux_55_5_32_1_1_U2569 sparsemux_55_5_32_1_1_U2570 sparsemux_55_5_32_1_1_U2571 sparsemux_55_5_32_1_1_U2572 sparsemux_55_5_32_1_1_U2573 sparsemux_55_5_32_1_1_U2574 sparsemux_55_5_32_1_1_U2575 sparsemux_55_5_32_1_1_U2576 sparsemux_55_5_32_1_1_U2577 sparsemux_55_5_32_1_1_U2578 sparsemux_55_5_32_1_1_U2579 sparsemux_55_5_32_1_1_U2580 sparsemux_55_5_32_1_1_U2581 sparsemux_55_5_32_1_1_U2582 sparsemux_55_5_32_1_1_U2583 sparsemux_55_5_32_1_1_U2584 sparsemux_55_5_32_1_1_U2585 sparsemux_55_5_32_1_1_U2586 sparsemux_55_5_32_1_1_U2587 sparsemux_55_5_32_1_1_U2588 sparsemux_55_5_32_1_1_U2589 sparsemux_55_5_32_1_1_U2590 sparsemux_55_5_32_1_1_U2591 sparsemux_55_5_32_1_1_U2592 sparsemux_55_5_32_1_1_U2593 sparsemux_55_5_32_1_1_U2594 sparsemux_55_5_32_1_1_U2595 sparsemux_55_5_32_1_1_U2596 sparsemux_55_5_32_1_1_U2597 sparsemux_55_5_32_1_1_U2598 sparsemux_55_5_32_1_1_U2599 sparsemux_55_5_32_1_1_U2600 sparsemux_55_5_32_1_1_U2601 sparsemux_55_5_32_1_1_U2602 sparsemux_55_5_32_1_1_U2603 sparsemux_55_5_32_1_1_U2604 sparsemux_55_5_32_1_1_U2605 sparsemux_55_5_32_1_1_U2606 sparsemux_55_5_32_1_1_U2607 sparsemux_55_5_32_1_1_U2608 sparsemux_55_5_32_1_1_U2609 sparsemux_55_5_32_1_1_U2610 sparsemux_55_5_32_1_1_U2611 sparsemux_55_5_32_1_1_U2612 sparsemux_55_5_32_1_1_U2613 sparsemux_55_5_32_1_1_U2614 sparsemux_55_5_32_1_1_U2615 sparsemux_55_5_32_1_1_U2616 sparsemux_55_5_32_1_1_U2617 sparsemux_55_5_32_1_1_U2618 sparsemux_55_5_32_1_1_U2619 sparsemux_55_5_32_1_1_U2620 sparsemux_55_5_32_1_1_U2621 sparsemux_55_5_32_1_1_U2622 sparsemux_55_5_32_1_1_U2623 sparsemux_55_5_32_1_1_U2624 sparsemux_55_5_32_1_1_U2625 sparsemux_55_5_32_1_1_U2626 sparsemux_55_5_32_1_1_U2627 sparsemux_55_5_32_1_1_U2628 sparsemux_55_5_32_1_1_U2629 sparsemux_55_5_32_1_1_U2630 sparsemux_55_5_32_1_1_U2631 sparsemux_55_5_32_1_1_U2632 sparsemux_55_5_32_1_1_U2633 sparsemux_55_5_32_1_1_U2634 sparsemux_55_5_32_1_1_U2635 sparsemux_55_5_32_1_1_U2636 sparsemux_55_5_32_1_1_U2637 sparsemux_55_5_32_1_1_U2638 sparsemux_55_5_32_1_1_U2639 sparsemux_55_5_32_1_1_U2640 sparsemux_55_5_32_1_1_U2641 sparsemux_55_5_32_1_1_U2642 sparsemux_55_5_32_1_1_U2643 sparsemux_55_5_32_1_1_U2644 sparsemux_55_5_32_1_1_U2645 sparsemux_55_5_32_1_1_U2646 sparsemux_55_5_32_1_1_U2647 sparsemux_55_5_32_1_1_U2648 sparsemux_55_5_32_1_1_U2649 sparsemux_55_5_32_1_1_U2650 sparsemux_55_5_32_1_1_U2651 sparsemux_55_5_32_1_1_U2652 sparsemux_55_5_32_1_1_U2653 sparsemux_55_5_32_1_1_U2654 sparsemux_55_5_32_1_1_U2655 sparsemux_55_5_32_1_1_U2656 sparsemux_55_5_32_1_1_U2657 sparsemux_55_5_32_1_1_U2658 sparsemux_55_5_32_1_1_U2659 sparsemux_55_5_32_1_1_U2660 sparsemux_55_5_32_1_1_U2661 sparsemux_55_5_32_1_1_U2662 sparsemux_55_5_32_1_1_U2663 icmp_ln129_1_fu_32321_p2 add_ln129_fu_32326_p2 tmp_180_fu_32338_p56 sparsemux_55_5_32_1_1_U2664 add_ln109_fu_32156_p2 icmp_ln109_1_fu_32161_p2"
        },
        {
          "ModuleName": "conv2_Pipeline_M1",
          "InstanceName": "grp_conv2_Pipeline_M1_fu_20454",
          "BindInstances": "icmp_ln136_fu_733_p2 add_ln136_fu_739_p2 icmp_ln143_fu_805_p2 icmp_ln143_1_fu_811_p2 or_ln143_fu_817_p2 and_ln143_fu_823_p2 icmp_ln143_2_fu_855_p2 icmp_ln143_3_fu_861_p2 or_ln143_1_fu_867_p2 and_ln143_1_fu_873_p2 icmp_ln143_4_fu_905_p2 icmp_ln143_5_fu_911_p2 or_ln143_2_fu_917_p2 and_ln143_2_fu_923_p2 icmp_ln143_6_fu_955_p2 icmp_ln143_7_fu_961_p2 or_ln143_3_fu_967_p2 and_ln143_3_fu_973_p2 icmp_ln143_8_fu_1005_p2 icmp_ln143_9_fu_1011_p2 or_ln143_4_fu_1017_p2 and_ln143_4_fu_1023_p2 icmp_ln143_10_fu_1055_p2 icmp_ln143_11_fu_1061_p2 or_ln143_5_fu_1067_p2 and_ln143_5_fu_1073_p2 icmp_ln143_12_fu_1105_p2 icmp_ln143_13_fu_1111_p2 or_ln143_6_fu_1117_p2 and_ln143_6_fu_1123_p2 icmp_ln143_14_fu_1155_p2 icmp_ln143_15_fu_1161_p2 or_ln143_7_fu_1167_p2 and_ln143_7_fu_1173_p2 icmp_ln143_16_fu_1205_p2 icmp_ln143_17_fu_1211_p2 or_ln143_8_fu_1217_p2 and_ln143_8_fu_1223_p2 icmp_ln143_18_fu_1255_p2 icmp_ln143_19_fu_1261_p2 or_ln143_9_fu_1267_p2 and_ln143_9_fu_1273_p2 icmp_ln143_20_fu_1305_p2 icmp_ln143_21_fu_1311_p2 or_ln143_10_fu_1317_p2 and_ln143_10_fu_1323_p2 icmp_ln143_22_fu_1355_p2 icmp_ln143_23_fu_1361_p2 or_ln143_11_fu_1367_p2 and_ln143_11_fu_1373_p2 icmp_ln143_24_fu_1405_p2 icmp_ln143_25_fu_1411_p2 or_ln143_12_fu_1417_p2 and_ln143_12_fu_1423_p2 icmp_ln143_26_fu_1455_p2 icmp_ln143_27_fu_1461_p2 or_ln143_13_fu_1467_p2 and_ln143_13_fu_1473_p2 icmp_ln143_28_fu_1505_p2 icmp_ln143_29_fu_1511_p2 or_ln143_14_fu_1517_p2 and_ln143_14_fu_1523_p2 icmp_ln143_30_fu_1555_p2 icmp_ln143_31_fu_1561_p2 or_ln143_15_fu_1567_p2 and_ln143_15_fu_1573_p2 icmp_ln143_32_fu_1605_p2 icmp_ln143_33_fu_1611_p2 or_ln143_16_fu_1617_p2 and_ln143_16_fu_1623_p2 icmp_ln143_34_fu_1655_p2 icmp_ln143_35_fu_1661_p2 or_ln143_17_fu_1667_p2 and_ln143_17_fu_1673_p2 icmp_ln143_36_fu_1705_p2 icmp_ln143_37_fu_1711_p2 or_ln143_18_fu_1717_p2 and_ln143_18_fu_1723_p2 icmp_ln143_38_fu_1755_p2 icmp_ln143_39_fu_1761_p2 or_ln143_19_fu_1767_p2 and_ln143_19_fu_1773_p2 icmp_ln143_40_fu_1805_p2 icmp_ln143_41_fu_1811_p2 or_ln143_20_fu_1817_p2 and_ln143_20_fu_1823_p2 icmp_ln143_42_fu_1855_p2 icmp_ln143_43_fu_1861_p2 or_ln143_21_fu_1867_p2 and_ln143_21_fu_1873_p2 icmp_ln143_44_fu_1905_p2 icmp_ln143_45_fu_1911_p2 or_ln143_22_fu_1917_p2 and_ln143_22_fu_1923_p2 icmp_ln143_46_fu_1955_p2 icmp_ln143_47_fu_1961_p2 or_ln143_23_fu_1967_p2 and_ln143_23_fu_1973_p2 icmp_ln143_48_fu_2005_p2 icmp_ln143_49_fu_2011_p2 or_ln143_24_fu_2017_p2 and_ln143_24_fu_2023_p2 icmp_ln143_50_fu_2055_p2 icmp_ln143_51_fu_2061_p2 or_ln143_25_fu_2067_p2 and_ln143_25_fu_2073_p2 icmp_ln143_52_fu_2104_p2 icmp_ln143_53_fu_2110_p2 or_ln143_26_fu_2116_p2 and_ln143_26_fu_2122_p2 select_ln136_fu_829_p3 select_ln136_1_fu_879_p3 select_ln136_2_fu_929_p3 select_ln136_3_fu_979_p3 select_ln136_4_fu_1029_p3 select_ln136_5_fu_1079_p3 select_ln136_6_fu_1129_p3 select_ln136_7_fu_1179_p3 select_ln136_8_fu_1229_p3 select_ln136_9_fu_1279_p3 select_ln136_10_fu_1329_p3 select_ln136_11_fu_1379_p3 select_ln136_12_fu_1429_p3 select_ln136_13_fu_1479_p3 select_ln136_14_fu_1529_p3 select_ln136_15_fu_1579_p3 select_ln136_16_fu_1629_p3 select_ln136_17_fu_1679_p3 select_ln136_18_fu_1729_p3 select_ln136_19_fu_1779_p3 select_ln136_20_fu_1829_p3 select_ln136_21_fu_1879_p3 select_ln136_22_fu_1929_p3 select_ln136_23_fu_1979_p3 select_ln136_24_fu_2029_p3 select_ln136_25_fu_2079_p3 select_ln136_26_fu_2128_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_L2_1",
          "InstanceName": "grp_conv2_Pipeline_L2_1_fu_20489",
          "BindInstances": "icmp_ln156_fu_2739_p2 add_ln156_fu_2745_p2 add_ln156_1_fu_2798_p2 add_ln156_2_fu_2755_p2 icmp_ln156_1_fu_2761_p2 select_ln156_fu_2767_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_F2_1",
          "InstanceName": "grp_conv2_Pipeline_F2_1_fu_20651",
          "BindInstances": "icmp_ln167_fu_527_p2 add_ln167_fu_533_p2 add_ln167_1_fu_586_p2 add_ln167_2_fu_543_p2 icmp_ln167_1_fu_549_p2 select_ln167_fu_555_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_VITIS_LOOP_173_7",
          "InstanceName": "grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683",
          "BindInstances": "icmp_ln173_fu_557_p2 add_ln173_fu_563_p2 add_ln173_1_fu_572_p2 add_ln173_2_fu_623_p2 icmp_ln173_1_fu_629_p2 select_ln173_fu_635_p3"
        },
        {
          "ModuleName": "conv2_Pipeline_S21",
          "InstanceName": "grp_conv2_Pipeline_S21_fu_20714",
          "BindInstances": "icmp_ln179_fu_65005_p2 add_ln179_fu_65011_p2 empty_fu_65029_p2 grp_fu_65045_p0 mul_16ns_18ns_33_1_1_U3924 urem_16ns_9ns_8_20_1_U3923 sparsemux_311_8_32_1_1_U3955 add_ln182_fu_65238_p2 mul_16ns_18ns_33_1_1_U3925 add_ln182_1_fu_65422_p2 mul_16ns_18ns_33_1_1_U3926 add_ln182_2_fu_65606_p2 mul_16ns_18ns_33_1_1_U3927 add_ln182_3_fu_65790_p2 mul_16ns_18ns_33_1_1_U3928 add_ln182_4_fu_65974_p2 mul_16ns_18ns_33_1_1_U3929 add_ln182_5_fu_66158_p2 mul_16ns_18ns_33_1_1_U3930 add_ln182_6_fu_66342_p2 mul_16ns_18ns_33_1_1_U3931 add_ln182_7_fu_66526_p2 mul_16ns_18ns_33_1_1_U3932 add_ln182_8_fu_66710_p2 mul_16ns_18ns_33_1_1_U3933 add_ln182_9_fu_66894_p2 mul_16ns_18ns_33_1_1_U3934 add_ln182_10_fu_67078_p2 mul_16ns_18ns_33_1_1_U3935 add_ln182_11_fu_67262_p2 mul_16ns_18ns_33_1_1_U3936 add_ln182_12_fu_67446_p2 mul_16ns_18ns_33_1_1_U3937 add_ln182_13_fu_67630_p2 mul_16ns_18ns_33_1_1_U3938 add_ln182_14_fu_67814_p2 mul_16ns_18ns_33_1_1_U3939 add_ln182_15_fu_67998_p2 mul_16ns_18ns_33_1_1_U3940 add_ln182_16_fu_68182_p2 mul_16ns_18ns_33_1_1_U3941 add_ln182_17_fu_68366_p2 mul_16ns_18ns_33_1_1_U3942 add_ln182_18_fu_68550_p2 mul_16ns_18ns_33_1_1_U3943 add_ln182_19_fu_68734_p2 mul_16ns_18ns_33_1_1_U3944 add_ln182_20_fu_68918_p2 mul_16ns_18ns_33_1_1_U3945 add_ln182_21_fu_69102_p2 mul_16ns_18ns_33_1_1_U3946 add_ln182_22_fu_69286_p2 mul_16ns_18ns_33_1_1_U3947 add_ln182_23_fu_69470_p2 mul_16ns_18ns_33_1_1_U3948 add_ln182_24_fu_69654_p2 mul_16ns_18ns_33_1_1_U3949 add_ln182_25_fu_69838_p2 mul_16ns_18ns_33_1_1_U3950 add_ln182_26_fu_70022_p2 mul_16ns_18ns_33_1_1_U3951 add_ln182_27_fu_70206_p2 mul_16ns_18ns_33_1_1_U3952 add_ln182_28_fu_70390_p2 mul_16ns_18ns_33_1_1_U3953 add_ln182_29_fu_70574_p2 mul_16ns_18ns_33_1_1_U3954 sparsemux_311_8_32_1_1_U3956 sparsemux_311_8_32_1_1_U3957 sparsemux_311_8_32_1_1_U3958 sparsemux_311_8_32_1_1_U3959 sparsemux_311_8_32_1_1_U3960 sparsemux_311_8_32_1_1_U3961 sparsemux_311_8_32_1_1_U3962 sparsemux_311_8_32_1_1_U3963 sparsemux_311_8_32_1_1_U3964 sparsemux_311_8_32_1_1_U3965 sparsemux_311_8_32_1_1_U3966 sparsemux_311_8_32_1_1_U3967 sparsemux_311_8_32_1_1_U3968 sparsemux_311_8_32_1_1_U3969 sparsemux_311_8_32_1_1_U3970 sparsemux_311_8_32_1_1_U3971 sparsemux_311_8_32_1_1_U3972 sparsemux_311_8_32_1_1_U3973 sparsemux_311_8_32_1_1_U3974 sparsemux_311_8_32_1_1_U3975 sparsemux_311_8_32_1_1_U3976 sparsemux_311_8_32_1_1_U3977 sparsemux_311_8_32_1_1_U3978 sparsemux_311_8_32_1_1_U3979 sparsemux_311_8_32_1_1_U3980 sparsemux_311_8_32_1_1_U3981 sparsemux_311_8_32_1_1_U3982 sparsemux_311_8_32_1_1_U3983 sparsemux_311_8_32_1_1_U3984 sparsemux_311_8_32_1_1_U3985"
        },
        {
          "ModuleName": "conv2_Pipeline_F21",
          "InstanceName": "grp_conv2_Pipeline_F21_fu_22797",
          "BindInstances": "icmp_ln186_fu_1072_p2 add_ln186_fu_1078_p2 empty_fu_1100_p2 empty_46_fu_1110_p2 sparsemux_11_3_32_1_1_U6064 add_ln189_fu_1144_p2 mul_11ns_13ns_23_1_1_U6065 add_ln189_1_fu_1179_p2 mul_11ns_13ns_23_1_1_U6066 add_ln189_2_fu_1214_p2 mul_11ns_13ns_23_1_1_U6067 add_ln189_3_fu_1249_p2 mul_11ns_13ns_23_1_1_U6068 sparsemux_11_3_32_1_1_U6069 sparsemux_11_3_32_1_1_U6070 sparsemux_11_3_32_1_1_U6071 sparsemux_11_3_32_1_1_U6072"
        },
        {
          "ModuleName": "conv2_Pipeline_L8_L9",
          "InstanceName": "grp_conv2_Pipeline_L8_L9_fu_22883",
          "BindInstances": "icmp_ln194_fu_11220_p2 add_ln194_fu_11226_p2 icmp_ln196_fu_11238_p2 select_ln194_fu_11244_p3 add_ln194_1_fu_11252_p2 select_ln194_1_fu_11258_p3 first_iter_1_fu_32172_p2 empty_fu_32177_p2 sparsemux_55_5_32_1_1_U6160 sparsemux_55_5_32_1_1_U6161 sparsemux_55_5_32_1_1_U6162 sparsemux_55_5_32_1_1_U6163 sparsemux_55_5_32_1_1_U6164 sparsemux_55_5_32_1_1_U6165 sparsemux_55_5_32_1_1_U6166 sparsemux_55_5_32_1_1_U6167 sparsemux_55_5_32_1_1_U6168 sparsemux_55_5_32_1_1_U6169 sparsemux_55_5_32_1_1_U6170 sparsemux_55_5_32_1_1_U6171 sparsemux_55_5_32_1_1_U6172 sparsemux_55_5_32_1_1_U6173 sparsemux_55_5_32_1_1_U6174 sparsemux_55_5_32_1_1_U6175 sparsemux_55_5_32_1_1_U6176 sparsemux_55_5_32_1_1_U6177 sparsemux_55_5_32_1_1_U6178 sparsemux_55_5_32_1_1_U6179 sparsemux_55_5_32_1_1_U6180 sparsemux_55_5_32_1_1_U6181 sparsemux_55_5_32_1_1_U6182 sparsemux_55_5_32_1_1_U6183 sparsemux_55_5_32_1_1_U6184 sparsemux_55_5_32_1_1_U6185 sparsemux_55_5_32_1_1_U6186 sparsemux_55_5_32_1_1_U6187 sparsemux_55_5_32_1_1_U6188 sparsemux_55_5_32_1_1_U6189 sparsemux_55_5_32_1_1_U6190 sparsemux_55_5_32_1_1_U6191 sparsemux_55_5_32_1_1_U6192 sparsemux_55_5_32_1_1_U6193 sparsemux_55_5_32_1_1_U6194 sparsemux_55_5_32_1_1_U6195 sparsemux_55_5_32_1_1_U6196 sparsemux_55_5_32_1_1_U6197 sparsemux_55_5_32_1_1_U6198 sparsemux_55_5_32_1_1_U6199 sparsemux_55_5_32_1_1_U6200 sparsemux_55_5_32_1_1_U6201 sparsemux_55_5_32_1_1_U6202 sparsemux_55_5_32_1_1_U6203 sparsemux_55_5_32_1_1_U6204 sparsemux_55_5_32_1_1_U6205 sparsemux_55_5_32_1_1_U6206 sparsemux_55_5_32_1_1_U6207 sparsemux_55_5_32_1_1_U6208 sparsemux_55_5_32_1_1_U6209 sparsemux_55_5_32_1_1_U6210 sparsemux_55_5_32_1_1_U6211 sparsemux_55_5_32_1_1_U6212 sparsemux_55_5_32_1_1_U6213 sparsemux_55_5_32_1_1_U6214 sparsemux_55_5_32_1_1_U6215 sparsemux_55_5_32_1_1_U6216 sparsemux_55_5_32_1_1_U6217 sparsemux_55_5_32_1_1_U6218 sparsemux_55_5_32_1_1_U6219 sparsemux_55_5_32_1_1_U6220 sparsemux_55_5_32_1_1_U6221 sparsemux_55_5_32_1_1_U6222 sparsemux_55_5_32_1_1_U6223 sparsemux_55_5_32_1_1_U6224 sparsemux_55_5_32_1_1_U6225 sparsemux_55_5_32_1_1_U6226 sparsemux_55_5_32_1_1_U6227 sparsemux_55_5_32_1_1_U6228 sparsemux_55_5_32_1_1_U6229 sparsemux_55_5_32_1_1_U6230 sparsemux_55_5_32_1_1_U6231 sparsemux_55_5_32_1_1_U6232 sparsemux_55_5_32_1_1_U6233 sparsemux_55_5_32_1_1_U6234 sparsemux_55_5_32_1_1_U6235 sparsemux_55_5_32_1_1_U6236 sparsemux_55_5_32_1_1_U6237 sparsemux_55_5_32_1_1_U6238 sparsemux_55_5_32_1_1_U6239 sparsemux_55_5_32_1_1_U6240 sparsemux_55_5_32_1_1_U6241 sparsemux_55_5_32_1_1_U6242 sparsemux_55_5_32_1_1_U6243 sparsemux_55_5_32_1_1_U6244 sparsemux_55_5_32_1_1_U6245 sparsemux_55_5_32_1_1_U6246 sparsemux_55_5_32_1_1_U6247 sparsemux_55_5_32_1_1_U6248 sparsemux_55_5_32_1_1_U6249 sparsemux_55_5_32_1_1_U6250 sparsemux_55_5_32_1_1_U6251 sparsemux_55_5_32_1_1_U6252 sparsemux_55_5_32_1_1_U6253 sparsemux_55_5_32_1_1_U6254 sparsemux_55_5_32_1_1_U6255 sparsemux_55_5_32_1_1_U6256 sparsemux_55_5_32_1_1_U6257 sparsemux_55_5_32_1_1_U6258 sparsemux_55_5_32_1_1_U6259 sparsemux_55_5_32_1_1_U6260 sparsemux_55_5_32_1_1_U6261 sparsemux_55_5_32_1_1_U6262 sparsemux_55_5_32_1_1_U6263 sparsemux_55_5_32_1_1_U6264 sparsemux_55_5_32_1_1_U6265 sparsemux_55_5_32_1_1_U6266 sparsemux_55_5_32_1_1_U6267 sparsemux_55_5_32_1_1_U6268 sparsemux_55_5_32_1_1_U6269 sparsemux_55_5_32_1_1_U6270 sparsemux_55_5_32_1_1_U6271 sparsemux_55_5_32_1_1_U6272 sparsemux_55_5_32_1_1_U6273 sparsemux_55_5_32_1_1_U6274 sparsemux_55_5_32_1_1_U6275 sparsemux_55_5_32_1_1_U6276 sparsemux_55_5_32_1_1_U6277 sparsemux_55_5_32_1_1_U6278 sparsemux_55_5_32_1_1_U6279 sparsemux_55_5_32_1_1_U6280 sparsemux_55_5_32_1_1_U6281 sparsemux_55_5_32_1_1_U6282 sparsemux_55_5_32_1_1_U6283 sparsemux_55_5_32_1_1_U6284 sparsemux_55_5_32_1_1_U6285 sparsemux_55_5_32_1_1_U6286 sparsemux_55_5_32_1_1_U6287 sparsemux_55_5_32_1_1_U6288 sparsemux_55_5_32_1_1_U6289 sparsemux_55_5_32_1_1_U6290 sparsemux_55_5_32_1_1_U6291 sparsemux_55_5_32_1_1_U6292 sparsemux_55_5_32_1_1_U6293 sparsemux_55_5_32_1_1_U6294 sparsemux_55_5_32_1_1_U6295 sparsemux_55_5_32_1_1_U6296 sparsemux_55_5_32_1_1_U6297 sparsemux_55_5_32_1_1_U6298 sparsemux_55_5_32_1_1_U6299 sparsemux_55_5_32_1_1_U6300 sparsemux_55_5_32_1_1_U6301 sparsemux_55_5_32_1_1_U6302 sparsemux_55_5_32_1_1_U6303 sparsemux_55_5_32_1_1_U6304 sparsemux_55_5_32_1_1_U6305 sparsemux_55_5_32_1_1_U6306 sparsemux_55_5_32_1_1_U6307 sparsemux_55_5_32_1_1_U6308 sparsemux_55_5_32_1_1_U6309 sparsemux_55_5_32_1_1_U6310 sparsemux_55_5_32_1_1_U6311 sparsemux_55_5_32_1_1_U6312 sparsemux_55_5_32_1_1_U6313 sparsemux_55_5_32_1_1_U6314 sparsemux_55_5_32_1_1_U6315 sparsemux_55_5_32_1_1_U6316 sparsemux_55_5_32_1_1_U6317 sparsemux_55_5_32_1_1_U6318 sparsemux_55_5_32_1_1_U6319 sparsemux_55_5_32_1_1_U6320 sparsemux_55_5_32_1_1_U6321 sparsemux_55_5_32_1_1_U6322 sparsemux_55_5_32_1_1_U6323 sparsemux_55_5_32_1_1_U6324 sparsemux_55_5_32_1_1_U6325 sparsemux_55_5_32_1_1_U6326 sparsemux_55_5_32_1_1_U6327 sparsemux_55_5_32_1_1_U6328 sparsemux_55_5_32_1_1_U6329 sparsemux_55_5_32_1_1_U6330 sparsemux_55_5_32_1_1_U6331 sparsemux_55_5_32_1_1_U6332 sparsemux_55_5_32_1_1_U6333 sparsemux_55_5_32_1_1_U6334 sparsemux_55_5_32_1_1_U6335 sparsemux_55_5_32_1_1_U6336 sparsemux_55_5_32_1_1_U6337 sparsemux_55_5_32_1_1_U6338 sparsemux_55_5_32_1_1_U6339 icmp_ln216_1_fu_32321_p2 add_ln216_fu_32326_p2 tmp_285_fu_32338_p56 sparsemux_55_5_32_1_1_U6340 add_ln196_fu_32156_p2 icmp_ln196_1_fu_32161_p2"
        },
        {
          "ModuleName": "conv2_Pipeline_M2",
          "InstanceName": "grp_conv2_Pipeline_M2_fu_23900",
          "BindInstances": "icmp_ln221_fu_733_p2 add_ln221_fu_739_p2 icmp_ln228_fu_805_p2 icmp_ln228_1_fu_811_p2 or_ln228_fu_817_p2 and_ln228_fu_823_p2 icmp_ln228_2_fu_855_p2 icmp_ln228_3_fu_861_p2 or_ln228_1_fu_867_p2 and_ln228_1_fu_873_p2 icmp_ln228_4_fu_905_p2 icmp_ln228_5_fu_911_p2 or_ln228_2_fu_917_p2 and_ln228_2_fu_923_p2 icmp_ln228_6_fu_955_p2 icmp_ln228_7_fu_961_p2 or_ln228_3_fu_967_p2 and_ln228_3_fu_973_p2 icmp_ln228_8_fu_1005_p2 icmp_ln228_9_fu_1011_p2 or_ln228_4_fu_1017_p2 and_ln228_4_fu_1023_p2 icmp_ln228_10_fu_1055_p2 icmp_ln228_11_fu_1061_p2 or_ln228_5_fu_1067_p2 and_ln228_5_fu_1073_p2 icmp_ln228_12_fu_1105_p2 icmp_ln228_13_fu_1111_p2 or_ln228_6_fu_1117_p2 and_ln228_6_fu_1123_p2 icmp_ln228_14_fu_1155_p2 icmp_ln228_15_fu_1161_p2 or_ln228_7_fu_1167_p2 and_ln228_7_fu_1173_p2 icmp_ln228_16_fu_1205_p2 icmp_ln228_17_fu_1211_p2 or_ln228_8_fu_1217_p2 and_ln228_8_fu_1223_p2 icmp_ln228_18_fu_1255_p2 icmp_ln228_19_fu_1261_p2 or_ln228_9_fu_1267_p2 and_ln228_9_fu_1273_p2 icmp_ln228_20_fu_1305_p2 icmp_ln228_21_fu_1311_p2 or_ln228_10_fu_1317_p2 and_ln228_10_fu_1323_p2 icmp_ln228_22_fu_1355_p2 icmp_ln228_23_fu_1361_p2 or_ln228_11_fu_1367_p2 and_ln228_11_fu_1373_p2 icmp_ln228_24_fu_1405_p2 icmp_ln228_25_fu_1411_p2 or_ln228_12_fu_1417_p2 and_ln228_12_fu_1423_p2 icmp_ln228_26_fu_1455_p2 icmp_ln228_27_fu_1461_p2 or_ln228_13_fu_1467_p2 and_ln228_13_fu_1473_p2 icmp_ln228_28_fu_1505_p2 icmp_ln228_29_fu_1511_p2 or_ln228_14_fu_1517_p2 and_ln228_14_fu_1523_p2 icmp_ln228_30_fu_1555_p2 icmp_ln228_31_fu_1561_p2 or_ln228_15_fu_1567_p2 and_ln228_15_fu_1573_p2 icmp_ln228_32_fu_1605_p2 icmp_ln228_33_fu_1611_p2 or_ln228_16_fu_1617_p2 and_ln228_16_fu_1623_p2 icmp_ln228_34_fu_1655_p2 icmp_ln228_35_fu_1661_p2 or_ln228_17_fu_1667_p2 and_ln228_17_fu_1673_p2 icmp_ln228_36_fu_1705_p2 icmp_ln228_37_fu_1711_p2 or_ln228_18_fu_1717_p2 and_ln228_18_fu_1723_p2 icmp_ln228_38_fu_1755_p2 icmp_ln228_39_fu_1761_p2 or_ln228_19_fu_1767_p2 and_ln228_19_fu_1773_p2 icmp_ln228_40_fu_1805_p2 icmp_ln228_41_fu_1811_p2 or_ln228_20_fu_1817_p2 and_ln228_20_fu_1823_p2 icmp_ln228_42_fu_1855_p2 icmp_ln228_43_fu_1861_p2 or_ln228_21_fu_1867_p2 and_ln228_21_fu_1873_p2 icmp_ln228_44_fu_1905_p2 icmp_ln228_45_fu_1911_p2 or_ln228_22_fu_1917_p2 and_ln228_22_fu_1923_p2 icmp_ln228_46_fu_1955_p2 icmp_ln228_47_fu_1961_p2 or_ln228_23_fu_1967_p2 and_ln228_23_fu_1973_p2 icmp_ln228_48_fu_2005_p2 icmp_ln228_49_fu_2011_p2 or_ln228_24_fu_2017_p2 and_ln228_24_fu_2023_p2 icmp_ln228_50_fu_2055_p2 icmp_ln228_51_fu_2061_p2 or_ln228_25_fu_2067_p2 and_ln228_25_fu_2073_p2 icmp_ln228_52_fu_2104_p2 icmp_ln228_53_fu_2110_p2 or_ln228_26_fu_2116_p2 and_ln228_26_fu_2122_p2 select_ln221_fu_829_p3 select_ln221_1_fu_879_p3 select_ln221_2_fu_929_p3 select_ln221_3_fu_979_p3 select_ln221_4_fu_1029_p3 select_ln221_5_fu_1079_p3 select_ln221_6_fu_1129_p3 select_ln221_7_fu_1179_p3 select_ln221_8_fu_1229_p3 select_ln221_9_fu_1279_p3 select_ln221_10_fu_1329_p3 select_ln221_11_fu_1379_p3 select_ln221_12_fu_1429_p3 select_ln221_13_fu_1479_p3 select_ln221_14_fu_1529_p3 select_ln221_15_fu_1579_p3 select_ln221_16_fu_1629_p3 select_ln221_17_fu_1679_p3 select_ln221_18_fu_1729_p3 select_ln221_19_fu_1779_p3 select_ln221_20_fu_1829_p3 select_ln221_21_fu_1879_p3 select_ln221_22_fu_1929_p3 select_ln221_23_fu_1979_p3 select_ln221_24_fu_2029_p3 select_ln221_25_fu_2079_p3 select_ln221_26_fu_2128_p3"
        }
      ]
    },
    "Info": {
      "conv2_Pipeline_L1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_F1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_VITIS_LOOP_85_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_S11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_F11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_L5_L6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_M1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_L2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_F2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_VITIS_LOOP_173_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_S21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_F21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_L8_L9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2_Pipeline_M2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2_Pipeline_L1_1": {
        "Latency": {
          "LatencyBest": "46131",
          "LatencyAvg": "46131",
          "LatencyWorst": "46131",
          "PipelineII": "46129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L1_1",
            "TripCount": "46128",
            "Latency": "46129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "266",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "226",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_F1_1": {
        "Latency": {
          "LatencyBest": "1203",
          "LatencyAvg": "1203",
          "LatencyWorst": "1203",
          "PipelineII": "1201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F1_1",
            "TripCount": "1200",
            "Latency": "1201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "112",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_VITIS_LOOP_85_1": {
        "Latency": {
          "LatencyBest": "731",
          "LatencyAvg": "731",
          "LatencyWorst": "731",
          "PipelineII": "730",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.617"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_1",
            "TripCount": "729",
            "Latency": "729",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "152",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_S11": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.543"
        },
        "Loops": [{
            "Name": "S11",
            "TripCount": "31",
            "Latency": "51",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "31",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "31696",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "58449",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "25",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_F11": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.285"
        },
        "Loops": [{
            "Name": "F11",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "809",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "548",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_L5_L6": {
        "Latency": {
          "LatencyBest": "3750",
          "LatencyAvg": "3750",
          "LatencyWorst": "3750",
          "PipelineII": "3650",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.360"
        },
        "Loops": [{
            "Name": "L5_L6",
            "TripCount": "729",
            "Latency": "3748",
            "PipelineII": "5",
            "PipelineDepth": "109"
          }],
        "Area": {
          "FF": "24415",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "28286",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_M1": {
        "Latency": {
          "LatencyBest": "737",
          "LatencyAvg": "737",
          "LatencyWorst": "737",
          "PipelineII": "736",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.685"
        },
        "Loops": [{
            "Name": "M1",
            "TripCount": "27",
            "Latency": "735",
            "PipelineII": "27",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "1855",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2760",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_L2_1": {
        "Latency": {
          "LatencyBest": "46131",
          "LatencyAvg": "46131",
          "LatencyWorst": "46131",
          "PipelineII": "46129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L2_1",
            "TripCount": "46128",
            "Latency": "46129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "266",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "226",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_F2_1": {
        "Latency": {
          "LatencyBest": "1203",
          "LatencyAvg": "1203",
          "LatencyWorst": "1203",
          "PipelineII": "1201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F2_1",
            "TripCount": "1200",
            "Latency": "1201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "112",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_VITIS_LOOP_173_7": {
        "Latency": {
          "LatencyBest": "731",
          "LatencyAvg": "731",
          "LatencyWorst": "731",
          "PipelineII": "730",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.617"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_173_7",
            "TripCount": "729",
            "Latency": "729",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "152",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_S21": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.543"
        },
        "Loops": [{
            "Name": "S21",
            "TripCount": "31",
            "Latency": "51",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "31",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "31696",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "58449",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "25",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_F21": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.285"
        },
        "Loops": [{
            "Name": "F21",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "809",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "548",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_L8_L9": {
        "Latency": {
          "LatencyBest": "3750",
          "LatencyAvg": "3750",
          "LatencyWorst": "3750",
          "PipelineII": "3650",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.360"
        },
        "Loops": [{
            "Name": "L8_L9",
            "TripCount": "729",
            "Latency": "3748",
            "PipelineII": "5",
            "PipelineDepth": "109"
          }],
        "Area": {
          "FF": "24415",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "28286",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2_Pipeline_M2": {
        "Latency": {
          "LatencyBest": "737",
          "LatencyAvg": "737",
          "LatencyWorst": "737",
          "PipelineII": "736",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.685"
        },
        "Loops": [{
            "Name": "M2",
            "TripCount": "27",
            "Latency": "735",
            "PipelineII": "27",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "1855",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2760",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2": {
        "Latency": {
          "LatencyBest": "47387272",
          "LatencyAvg": "47387272",
          "LatencyWorst": "47387272",
          "PipelineII": "47387273",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.685"
        },
        "Loops": [
          {
            "Name": "L4",
            "TripCount": "128",
            "Latency": "23647488",
            "PipelineII": "",
            "PipelineDepth": "184746",
            "Loops": [{
                "Name": "C1_1",
                "TripCount": "48",
                "Latency": "182784",
                "PipelineII": "",
                "PipelineDepth": "3808"
              }]
          },
          {
            "Name": "L7",
            "TripCount": "128",
            "Latency": "23647488",
            "PipelineII": "",
            "PipelineDepth": "184746",
            "Loops": [{
                "Name": "C2_1",
                "TripCount": "48",
                "Latency": "182784",
                "PipelineII": "",
                "PipelineDepth": "3808"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "184",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "29",
          "DSP": "97",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "5",
          "FF": "218370",
          "AVAIL_FF": "460800",
          "UTIL_FF": "47",
          "LUT": "213552",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "92",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 17:54:37 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
