Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1010
design__instance__area,18450.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007816301076672971
power__switching__total,0.00013852219854015857
power__leakage__total,8.721220297047694E-7
power__total,0.000921024417039007
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26026972980168417
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26008243517213286
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1305447453753381
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.870091356924611
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.130545
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.146114
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27426525715708067
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.273060720652447
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6635606696376976
timing__setup__ws__corner:nom_slow_1p08V_125C,13.619841640003735
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.663561
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.903304
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2649687211307311
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2641651416827806
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3289889009890866
timing__setup__ws__corner:nom_typ_1p20V_25C,14.410204104516843
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.328989
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.346741
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26026972980168417
clock__skew__worst_setup,0.26008243517213286
timing__hold__ws,0.1305447453753381
timing__setup__ws,13.619841640003735
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.130545
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.903304
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1010
design__instance__area__stdcell,18450.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.637515
design__instance__utilization__stdcell,0.637515
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,10
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,177
design__instance__area__class:sequential_cell,8349.87
design__instance__count__class:multi_input_combinational_cell,457
design__instance__area__class:multi_input_combinational_cell,4880.74
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,300
design__instance__area__class:timing_repair_buffer,4624.91
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22337.4
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,254
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1191
route__net__special,2
route__drc_errors__iter:0,293
route__wirelength__iter:0,22667
route__drc_errors__iter:1,77
route__wirelength__iter:1,22474
route__drc_errors__iter:2,86
route__wirelength__iter:2,22418
route__drc_errors__iter:3,7
route__wirelength__iter:3,22357
route__drc_errors__iter:4,0
route__wirelength__iter:4,22358
route__drc_errors,0
route__wirelength,22358
route__vias,5022
route__vias__singlecut,5022
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,401.985
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,205
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,205
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,205
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,205
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000270397
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000256424
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000102176
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000256424
design_powergrid__voltage__worst,0.0000256424
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000270397
design_powergrid__drop__worst__net:VPWR,0.0000270397
design_powergrid__voltage__worst__net:VGND,0.0000256424
design_powergrid__drop__worst__net:VGND,0.0000256424
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000011199999999999999493178852449926097278876113705337047576904296875
ir__drop__worst,0.0000269999999999999989899572561125040692786569707095623016357421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
