;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, @2
	SUB -207, <-126
	SUB -207, <-126
	SUB -12, @10
	SUB -207, <-128
	SLT 10, 20
	SUB -7, <-70
	SPL 0, <-54
	ADD 210, 60
	SUB <900, @2
	SUB <900, @2
	SUB <900, @2
	SUB -207, <-126
	MOV @-127, 100
	ADD 210, 60
	MOV @-127, 100
	MOV @-127, 100
	SPL @270, @1
	SUB 10, 20
	MOV @-127, 100
	SUB -207, <-126
	CMP #42, @200
	SUB 0, 0
	JMZ -207, @-126
	SUB #72, @700
	CMP -702, -11
	SPL 10, 20
	ADD 210, 30
	SLT 721, 0
	SPL 100, 200
	SPL 100, 200
	SLT 300, 90
	SPL 100, 200
	SPL 0, <-54
	SLT #102, -101
	SPL 100, 200
	SLT #102, -101
	SUB 20, @12
	MOV @-127, 100
	MOV @-127, 100
	MOV 270, 0
	SUB 100, 200
	CMP -207, <-120
	DJN -1, @-20
	SUB 0, 0
	CMP -207, <-120
