# fpga-low-latency-daq
Verilog-based simulation of a low-latency FPGA trigger and timestamped data acquisition architecture.
