# Verilog Adders

Practice code for half adder, full adder, and ripple carry adder.  
Includes structural, dataflow, and behavioral models.  
No testbenches. Not simulated. They should be seperate files in a verilog project ;)
