{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:27:27 2004 " "Info: Processing started: Wed Feb 25 23:27:27 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "cpu32bit EP1S10F780C6 " "Info: Selected device EP1S10F780C6 for design cpu32bit" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " { { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780I6 " "Info: Device EP1S10F780I6 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C6ES " "Info: Device EP1S10F780C6ES is compatible" {  } {  } 2}  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_IN Global clock in Pin P2 " "Info: Automatically promoted signal CLK_IN to use Global clock in Pin P2" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "NRESET_IN Global clock in Pin P4 " "Info: Automatically promoted some destinations of signal NRESET_IN to use Global clock in Pin P4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_wd:I5\|ndwe_c " "Info: Destination cpuc:inst\|cpuc_wd:I5\|ndwe_c may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_oa:I4\|i~83 " "Info: Destination cpuc:inst\|cpuc_oa:I4\|i~83 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_du:I3\|skip_i " "Info: Destination cpuc:inst\|cpuc_du:I3\|skip_i may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|valid_c " "Info: Destination cpuc:inst\|cpuc_cu:I2\|valid_c may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_du:I3\|i~402 " "Info: Destination cpuc:inst\|cpuc_du:I3\|i~402 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~226 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~226 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|i~375 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|i~375 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[1\]~132 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[1\]~132 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~233 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~233 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_oa:I4\|data_ox\[31\]~0 " "Info: Destination cpuc:inst\|cpuc_oa:I4\|data_ox\[31\]~0 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 40 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_NO_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFYGR_FYGR_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3,30 1 60 0 " "Info: There are 61 I/O pins (VREF = unused, VCCIO = 3,30, 1 input, 60 output, 0 bidirectional)" { { "Info" "IFYGR_FYGR_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: Used I/O standards LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O banks and pin(s) statistics before I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 0 48 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 48 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 52 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 54 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 54." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 2 46 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 2, available pins 46." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 48 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 55 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 55." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 52 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused unused 0 4 " "Info: I/O bank 10: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 0 4 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O banks and pin(s) statistics after I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused 3,30 46 2 " "Info: I/O bank 1: VREF = unused, VCCIO = 3,30, used pin 46, available pins 2." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused 3,30 15 33 " "Info: I/O bank 2: VREF = unused, VCCIO = 3,30, used pin 15, available pins 33." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 52 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 54 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 54." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 2 46 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 2, available pins 46." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 48 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 55 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 55." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 52 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused unused 0 4 " "Info: I/O bank 10: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 0 4 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.571 ns memory register " "Info: Estimated most critical path is memory to register delay of 26.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[9\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[9\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.213 ns) 4.927 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~200 3 COMB LAB_X40_Y16 " "Info: 3: + IC(1.225 ns) + CELL(0.213 ns) = 4.927 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~200'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.438 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] cpuc:inst|cpuc_cu:I2|TC_x[2]~200 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 5.499 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LAB_X40_Y16 " "Info: 4: + IC(0.359 ns) + CELL(0.213 ns) = 5.499 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|TC_x[2]~200 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 6.071 ns cpuc:inst\|cpuc_cu:I2\|C_store_x~38 5 COMB LAB_X40_Y16 " "Info: 5: + IC(0.113 ns) + CELL(0.459 ns) = 6.071 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|C_store_x~38'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~38 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 69 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.087 ns) 6.643 ns cpuc:inst\|cpuc_cu:I2\|i~13 6 COMB LAB_X40_Y16 " "Info: 6: + IC(0.485 ns) + CELL(0.087 ns) = 6.643 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|C_store_x~38 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 7.215 ns cpuc:inst\|cpuc_oa:I4\|i~2193 7 COMB LAB_X40_Y16 " "Info: 7: + IC(0.359 ns) + CELL(0.213 ns) = 7.215 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 7.787 ns cpuc:inst\|cpuc_oa:I4\|i~2408 8 COMB LAB_X40_Y16 " "Info: 8: + IC(0.359 ns) + CELL(0.213 ns) = 7.787 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.087 ns) 9.139 ns cpuc:inst\|cpuc_du:I3\|data_x\[20\]~918 9 COMB LAB_X39_Y23 " "Info: 9: + IC(1.265 ns) + CELL(0.087 ns) = 9.139 ns; Loc. = LAB_X39_Y23; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[20\]~918'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.352 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[20]~918 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.459 ns) 9.754 ns cpuc:inst\|cpuc_du:I3\|data_x\[20\]~917 10 COMB LAB_X39_Y23 " "Info: 10: + IC(0.156 ns) + CELL(0.459 ns) = 9.754 ns; Loc. = LAB_X39_Y23; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[20\]~917'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.615 ns" { cpuc:inst|cpuc_du:I3|data_x[20]~918 cpuc:inst|cpuc_du:I3|data_x[20]~917 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(4.309 ns) 16.167 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult4 11 COMB DSPMULT_X42_Y9_N0 " "Info: 11: + IC(2.104 ns) + CELL(4.309 ns) = 16.167 ns; Loc. = DSPMULT_X42_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult4'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.413 ns" { cpuc:inst|cpuc_du:I3|data_x[20]~917 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 59 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.936 ns) 20.103 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[52\] 12 COMB DSPOUT_X43_Y9_N0 " "Info: 12: + IC(0.000 ns) + CELL(3.936 ns) = 20.103 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[52\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.936 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.459 ns) 21.940 ns rtl~5487 13 COMB LAB_X44_Y28 " "Info: 13: + IC(1.378 ns) + CELL(0.459 ns) = 21.940 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~5487'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.837 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] rtl~5487 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 22.512 ns rtl~1205 14 COMB LAB_X44_Y28 " "Info: 14: + IC(0.113 ns) + CELL(0.459 ns) = 22.512 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~1205'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~5487 rtl~1205 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.087 ns) 23.084 ns cpuc:inst\|cpuc_du:I3\|acc\[1\]\[20\]~164 15 COMB LAB_X44_Y28 " "Info: 15: + IC(0.485 ns) + CELL(0.087 ns) = 23.084 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[1\]\[20\]~164'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~1205 cpuc:inst|cpuc_du:I3|acc[1][20]~164 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 23.656 ns rtl~1691 16 COMB LAB_X44_Y28 " "Info: 16: + IC(0.359 ns) + CELL(0.213 ns) = 23.656 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~1691'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|acc[1][20]~164 rtl~1691 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.332 ns) 24.228 ns cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~0 17 COMB LAB_X44_Y28 " "Info: 17: + IC(0.240 ns) + CELL(0.332 ns) = 24.228 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~1691 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 24.800 ns cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~1 18 COMB LAB_X44_Y28 " "Info: 18: + IC(0.359 ns) + CELL(0.213 ns) = 24.800 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.332 ns) 25.372 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~350 19 COMB LAB_X44_Y28 " "Info: 19: + IC(0.240 ns) + CELL(0.332 ns) = 25.372 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~350'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 cpuc:inst|cpuc_du:I3|acc[0][20]~350 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 25.944 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~567 20 COMB LAB_X44_Y28 " "Info: 20: + IC(0.113 ns) + CELL(0.459 ns) = 25.944 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~567'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|acc[0][20]~350 cpuc:inst|cpuc_du:I3|acc[0][20]~567 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.090 ns) 26.571 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[20\] 21 REG LAB_X44_Y28 " "Info: 21: + IC(0.537 ns) + CELL(0.090 ns) = 26.571 ns; Loc. = LAB_X44_Y28; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[20\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.627 ns" { cpuc:inst|cpuc_du:I3|acc[0][20]~567 cpuc:inst|cpuc_du:I3|acc_i[0][20] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.322 ns " "Info: Total cell delay = 16.322 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.249 ns " "Info: Total interconnect delay = 10.249 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "26.571 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] cpuc:inst|cpuc_cu:I2|TC_x[2]~200 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~38 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[20]~918 cpuc:inst|cpuc_du:I3|data_x[20]~917 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] rtl~5487 rtl~1205 cpuc:inst|cpuc_du:I3|acc[1][20]~164 rtl~1691 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 cpuc:inst|cpuc_du:I3|acc[0][20]~350 cpuc:inst|cpuc_du:I3|acc[0][20]~567 cpuc:inst|cpuc_du:I3|acc_i[0][20] } "NODE_NAME" } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:29:54 2004 " "Info: Processing ended: Wed Feb 25 23:29:54 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Info: Elapsed time: 00:02:27" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.fit.rpt " "Info: Writing report file cpu32bit.fit.rpt" {  } {  } 0 }
