module Bitwise: sig
  val arithmetic_shift_right: int32 -> shift:int -> int32
  val logical_and: int32 -> int32 -> int32
  val logical_not: int32 -> int32
  val logical_or: int32 -> int32 -> int32
  val logical_shift_left: int32 -> shift:int -> int32
  val logical_shift_right: int32 -> shift:int -> int32
  val logical_xor: int32 -> int32 -> int32
end
