# PipelineCPU
2020-2021浙江大学wk计算机体系结构  


5-stage pipeline CPU with stall, forward(bypass) and predict-not-taken  
Cotroller in ID Stage  
Bypass Unit, Calculations of Condition and Branch Address in ID Stage  
#### Datapath(图源：实验PPT)  
<img src="https://github.com/cyjjj/PipelineCPU/blob/main/datapath.png" alt="Datapath" />
