0.6
2017.4
Dec 15 2017
21:07:18
F:/FPGA/LED/LED.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/FPGA/LED/LED.srcs/sim_1/new/vtf_led_test.v,1729083816,verilog,,,,vtf_led_test,,,,,,,,
F:/FPGA/LED/LED.srcs/sources_1/new/led.v,1729048526,verilog,,F:/FPGA/LED/LED.srcs/sim_1/new/vtf_led_test.v,,led,,,,,,,,
