R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.295115]
Bryan Black , Bohuslav Rychlik , John Paul Shen, The block-based trace cache, Proceedings of the 26th annual international symposium on Computer architecture, p.196-207, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300996]
Bose, P., Brooks, D., Buyuktosunoglu, A., Cook, P., Das, K., Emma, P., Gschwind, M., Jacobson, H., Karkhanis, T., Kudva, P., Schuster, S., Smith, J., Srinivasan, V., Zyuban, V., Albonesi, D., and Dwarkadas, S. 2002. Early-stage definition of lpx: A low power issue-execute processor. In Proceedings of the Workshop on Power-Aware Computer Systems held in conjunction with HPCA-8. Cambridge, MA.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Co, M. and Skadron, K. 2003. Evaluating the energy efficiency of trace caches. Tech. Rep. CS-2003-19, University of Virginia, Department of Computer Science.
Thomas M. Conte , Kishore N. Menezes , Patrick M. Mills , Burzin A. Patel, Optimization of instruction fetch mechanisms for high issue rates, Proceedings of the 22nd annual international symposium on Computer architecture, p.333-344, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224444]
Simonjit Dutta , Manoj Franklin, Control flow prediction with tree-like subgraphs for superscalar processors, Proceedings of the 28th annual international symposium on Microarchitecture, p.258-263, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Brian Fahs , Satarupa Bose , Matthew Crum , Brian Slechta , Francesco Spadini , Tony Tung , Sanjay J. Patel , Steven S. Lumetta, Performance characterization of a hardware mechanism for dynamic optimization, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Daniel Holmes Friendly , Sanjay Jeram Patel , Yale N. Patt, Alternative fetch and issue policies for the trace cache fetch mechanism, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.24-33, December 01-03, 1997, Research Triangle Park, North Carolina, USA
R. S. Burugula , K. Skadron, Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.195-203, March 06-08, 2003
J. S. Hu , N. Vijaykrishnan , M. J. Irwin , M. Kandemir, Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.127, February 20-21, 2003
J. Hu , N. Vijaykrishnan , M. Kandemir , M. Irwin, Power-Efficient Trace Caches, Proceedings of the conference on Design, automation and test in Europe, p.1091, March 04-08, 2002
ITRS 2001. International Technology Roadmap for Semiconductors. http://www.itrs.net/Links/2001ITRS/Home.htm.
Quinn Jacobson , Eric Rotenberg , James E. Smith, Path-based next trace prediction, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.14-23, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Daniel A. Jiménez, Reconsidering Complex Branch Predictors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.43, February 08-12, 2003
Daniel A. Jiménez , Stephen W. Keckler , Calvin Lin, The impact of delay on the design of branch predictors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.67-76, December 2000, Monterey, California, USA[doi>10.1145/360128.360137]
John D. Johnson, Expansion Caches For Superscalar Processors, Stanford University, Stanford, CA, 1994
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Paramjit S. Oberoi , Gurindar S. Sohi, Parallelism in the front-end, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859645]
Dharmesh Parikh , Kevin Skadron , Yan Zhang , Marco Barcella , Mircea R. Stan, Power Issues Related to Branch Prediction, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.233, February 02-06, 2002
Tse-Yu Yeh , Deborah T. Marr , Yale N. Patt, Increasing the instruction fetch rate via multiple branch prediction and a branch address cache, Proceedings of the 7th international conference on Supercomputing, p.67-76, July 19-23, 1993, Tokyo, Japan[doi>10.1145/165939.165956]
Peleg, A. and Weiser, U. 1995. Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. US. Patent Number 5, 381, 533.
Alex Ramirez , Oliverio J. Santana , Josep L. Larriba-Pey , Mateo Valero, Fetching instruction streams, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Glenn Reinman , Todd Austin , Brad Calder, A scalable front-end architecture for fast instruction delivery, Proceedings of the 26th annual international symposium on Computer architecture, p.234-245, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300999]
Roni Rosner , Micha Moffie , Yiannakis Sazeides , Ronny Ronen, Selecting long atomic traces for high coverage, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782818]
Roni Rosner , Yoav Almog , Micha Moffie , Naftali Schwartz , Avi Mendelson, Power Awareness through Selective Dynamically Optimized Traces, Proceedings of the 31st annual international symposium on Computer architecture, p.162, June 19-23, 2004, München, Germany
Rotenberg, E., Bennett, S., and Smith, J. 1996a. Trace cache: A low latency approach to high bandwidth instruction fetching. Tech. Rep. 1310, Cs Dept. University of Wisconsin, Madison.
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Eric Rotenberg , Steve Bennett , James E. Smith, A Trace Cache Microarchitecture and Evaluation, IEEE Transactions on Computers, v.48 n.2, p.111-120, February 1999[doi>10.1109/12.752652]
Seznec, A. 2004. Revisiting the Perceptron Predictor. Tech. Rep. 1620, IRISA.
André Seznec , Stéphan Jourdan , Pascal Sainrat , Pierre Michaud, Multiple-block ahead branch predictors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.116-127, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237169]
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
Shivakumar, P. and Jouppi, N. P. 2001. Cacti 3.0: An integrated cache timing, power, and area model. Tech. Rep. WRL-TR-2001/2.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Baruch Solomon , Avi Mendelson , Doron Orenstein , Yoav Almog , Ronny Ronen, Micro-operation cache: a power aware frontend for the variable instruction length ISA, Proceedings of the 2001 international symposium on Low power electronics and design, p.4-9, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383085]
Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.68, September 23-26, 2001
Tarjan, D. and Skadron, K. 2004. Revisiting the perceptron predictor again. Tech. Rep. CS-2004-28, University of Virginia, Department of Computer Science.
Tarjan, D., Skadron, K., and Stan, M. 2004. An ahead pipelined alloyed perceptron with single cycle access time. In Proceedings of the 5th Workshop on Complexity-Effective Design.
Tse-Yu Yeh , Yale N. Patt, A comprehensive instruction fetch mechanism for a processor supporting speculative execution, Proceedings of the 25th annual international symposium on Microarchitecture, p.129-139, December 01-04, 1992, Portland, Oregon, USA
Youtao Zhang , Jun Yang, Low cost instruction cache designs for tag comparison elimination, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871572]
Victor Zyuban , Philip Strenski, Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566451]
