# vsim -c alu_tb -do "run -all; quit -f" 
# Start time: 11:00:12 on Nov 24,2025
# Loading sv_std.std
# Loading work.pkg
# Loading work.alu_tb
# Loading work.alu_sv_unit
# Loading work.alu
# run -all
# ** Error: (vsim-7) Failed to open VCD file "target/alu/alu.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : verif/alu/tb_alu.sv(29)
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# === ALU Testbench Start ===
# PASS: ADD: 10 + 5 = 15
# PASS: SUB: 10 - 5 = 5
# PASS: SLT: -1 < 1 = 1
# PASS: SLTU: ffffffff < 00000001 = 0
# PASS: SLL: 1 << 3 = 8
# PASS: SRL: 8 >> 3 = 1
# PASS: SRA: -8 >>> 2 = -2
# PASS: XOR: 0xf0f0f0f0 ^ 0x0f0f0f0f = 0xffffffff
# PASS: OR: 0xf0f00000 | 0x0000f0f0 = 0xf0f0f0f0
# PASS: AND: 0xff00ff00 & 0x0f0f0f0f = 0x0f000f00
# === ALU Testbench Complete ===
# ** Note: $finish    : verif/alu/tb_alu.sv(104)
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# End time: 11:00:15 on Nov 24,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
