// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_handle_arp_reply_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer2_dout,
        dataStreamBuffer2_num_data_valid,
        dataStreamBuffer2_fifo_cap,
        dataStreamBuffer2_empty_n,
        dataStreamBuffer2_read,
        s_axis_arp_lookup_reply_TVALID,
        myMacAddress_dout,
        myMacAddress_num_data_valid,
        myMacAddress_fifo_cap,
        myMacAddress_empty_n,
        myMacAddress_read,
        dataStreamBuffer3_din,
        dataStreamBuffer3_num_data_valid,
        dataStreamBuffer3_fifo_cap,
        dataStreamBuffer3_full_n,
        dataStreamBuffer3_write,
        headerFifo_din,
        headerFifo_num_data_valid,
        headerFifo_fifo_cap,
        headerFifo_full_n,
        headerFifo_write,
        s_axis_arp_lookup_reply_TDATA,
        s_axis_arp_lookup_reply_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] dataStreamBuffer2_dout;
input  [1:0] dataStreamBuffer2_num_data_valid;
input  [1:0] dataStreamBuffer2_fifo_cap;
input   dataStreamBuffer2_empty_n;
output   dataStreamBuffer2_read;
input   s_axis_arp_lookup_reply_TVALID;
input  [47:0] myMacAddress_dout;
input  [3:0] myMacAddress_num_data_valid;
input  [3:0] myMacAddress_fifo_cap;
input   myMacAddress_empty_n;
output   myMacAddress_read;
output  [576:0] dataStreamBuffer3_din;
input  [1:0] dataStreamBuffer3_num_data_valid;
input  [1:0] dataStreamBuffer3_fifo_cap;
input   dataStreamBuffer3_full_n;
output   dataStreamBuffer3_write;
output  [128:0] headerFifo_din;
input  [1:0] headerFifo_num_data_valid;
input  [1:0] headerFifo_fifo_cap;
input   headerFifo_full_n;
output   headerFifo_write;
input  [55:0] s_axis_arp_lookup_reply_TDATA;
output   s_axis_arp_lookup_reply_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer2_read;
reg myMacAddress_read;
reg dataStreamBuffer3_write;
reg headerFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_74_p3;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op16_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_88_p3;
reg    ap_predicate_op27_read_state1;
reg    ap_predicate_op30_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] har_state_load_reg_191;
reg   [0:0] tmp_i_51_reg_195;
reg    ap_predicate_op59_write_state2;
reg   [0:0] tmp_i_reg_208;
reg   [0:0] tmp_75_i_reg_212;
reg   [0:0] reply_hit_reg_221;
reg    ap_predicate_op62_write_state2;
reg    ap_predicate_op63_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] har_state;
reg    s_axis_arp_lookup_reply_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    myMacAddress_blk_n;
reg    dataStreamBuffer2_blk_n;
reg    headerFifo_blk_n;
reg    dataStreamBuffer3_blk_n;
reg   [576:0] reg_130;
reg    ap_block_pp0_stage0_11001;
wire   [47:0] tmp_macAddress_V_fu_151_p1;
reg   [47:0] tmp_macAddress_V_reg_216;
wire   [0:0] reply_hit_fu_155_p3;
wire   [0:0] grp_fu_122_p3;
reg    ap_block_pp0_stage0_01001;
wire   [116:0] zext_ln174_cast_fu_175_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_s_axis_arp_lookup_reply_U_apdone_blk;
wire   [55:0] s_axis_arp_lookup_reply_TDATA_int_regslice;
wire    s_axis_arp_lookup_reply_TVALID_int_regslice;
reg    s_axis_arp_lookup_reply_TREADY_int_regslice;
wire    regslice_both_s_axis_arp_lookup_reply_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 har_state = 2'd0;
end

mac_ip_encode_top_regslice_both #(
    .DataWidth( 56 ))
regslice_both_s_axis_arp_lookup_reply_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_arp_lookup_reply_TDATA),
    .vld_in(s_axis_arp_lookup_reply_TVALID),
    .ack_in(regslice_both_s_axis_arp_lookup_reply_U_ack_in),
    .data_out(s_axis_arp_lookup_reply_TDATA_int_regslice),
    .vld_out(s_axis_arp_lookup_reply_TVALID_int_regslice),
    .ack_out(s_axis_arp_lookup_reply_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_arp_lookup_reply_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (grp_nbreadreq_fu_74_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_122_p3 == 1'd0) & (reply_hit_fu_155_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        har_state <= 2'd1;
    end else if ((~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (grp_nbreadreq_fu_74_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_122_p3 == 1'd0) & (reply_hit_fu_155_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        har_state <= 2'd2;
    end else if ((((grp_nbreadreq_fu_74_p3 == 1'd1) & (har_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_122_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_74_p3 == 1'd1) & (har_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_122_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        har_state <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        har_state_load_reg_191 <= har_state;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op7_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_130 <= dataStreamBuffer2_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (grp_nbreadreq_fu_74_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reply_hit_reg_221 <= s_axis_arp_lookup_reply_TDATA_int_regslice[32'd48];
        tmp_macAddress_V_reg_216 <= tmp_macAddress_V_fu_151_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_75_i_reg_212 <= grp_nbreadreq_fu_74_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((har_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_51_reg_195 <= grp_nbreadreq_fu_74_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(har_state == 2'd2) & ~(har_state == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_208 <= tmp_i_nbreadreq_fu_88_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op16_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        dataStreamBuffer2_blk_n = dataStreamBuffer2_empty_n;
    end else begin
        dataStreamBuffer2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op16_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op7_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dataStreamBuffer2_read = 1'b1;
    end else begin
        dataStreamBuffer2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op59_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op63_write_state2 == 1'b1)))) begin
        dataStreamBuffer3_blk_n = dataStreamBuffer3_full_n;
    end else begin
        dataStreamBuffer3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op59_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op63_write_state2 == 1'b1)))) begin
        dataStreamBuffer3_write = 1'b1;
    end else begin
        dataStreamBuffer3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op62_write_state2 == 1'b1))) begin
        headerFifo_blk_n = headerFifo_full_n;
    end else begin
        headerFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op62_write_state2 == 1'b1))) begin
        headerFifo_write = 1'b1;
    end else begin
        headerFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        myMacAddress_blk_n = myMacAddress_empty_n;
    end else begin
        myMacAddress_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        myMacAddress_read = 1'b1;
    end else begin
        myMacAddress_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op27_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_arp_lookup_reply_TDATA_blk_n = s_axis_arp_lookup_reply_TVALID_int_regslice;
    end else begin
        s_axis_arp_lookup_reply_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op27_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_arp_lookup_reply_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_arp_lookup_reply_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op27_read_state1 == 1'b1) & (s_axis_arp_lookup_reply_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op16_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((myMacAddress_empty_n == 1'b0) | ((ap_predicate_op59_write_state2 == 1'b1) & (dataStreamBuffer3_full_n == 1'b0)) | ((dataStreamBuffer3_full_n == 1'b0) & (ap_predicate_op63_write_state2 == 1'b1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (headerFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op27_read_state1 == 1'b1) & (s_axis_arp_lookup_reply_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op16_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((myMacAddress_empty_n == 1'b0) | ((ap_predicate_op59_write_state2 == 1'b1) & (dataStreamBuffer3_full_n == 1'b0)) | ((dataStreamBuffer3_full_n == 1'b0) & (ap_predicate_op63_write_state2 == 1'b1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (headerFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op27_read_state1 == 1'b1) & (s_axis_arp_lookup_reply_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op16_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((myMacAddress_empty_n == 1'b0) | ((ap_predicate_op59_write_state2 == 1'b1) & (dataStreamBuffer3_full_n == 1'b0)) | ((dataStreamBuffer3_full_n == 1'b0) & (ap_predicate_op63_write_state2 == 1'b1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (headerFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op30_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op27_read_state1 == 1'b1) & (s_axis_arp_lookup_reply_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op16_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (dataStreamBuffer2_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((myMacAddress_empty_n == 1'b0) | ((ap_predicate_op59_write_state2 == 1'b1) & (dataStreamBuffer3_full_n == 1'b0)) | ((dataStreamBuffer3_full_n == 1'b0) & (ap_predicate_op63_write_state2 == 1'b1)) | ((ap_predicate_op62_write_state2 == 1'b1) & (headerFifo_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op16_read_state1 = ((grp_nbreadreq_fu_74_p3 == 1'd1) & (har_state == 2'd2));
end

always @ (*) begin
    ap_predicate_op27_read_state1 = (~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (grp_nbreadreq_fu_74_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op30_read_state1 = (~(har_state == 2'd2) & ~(har_state == 2'd1) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (grp_nbreadreq_fu_74_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op59_write_state2 = ((tmp_i_51_reg_195 == 1'd1) & (har_state_load_reg_191 == 2'd1));
end

always @ (*) begin
    ap_predicate_op62_write_state2 = (~(har_state_load_reg_191 == 2'd1) & ~(har_state_load_reg_191 == 2'd2) & (reply_hit_reg_221 == 1'd1) & (tmp_75_i_reg_212 == 1'd1) & (tmp_i_reg_208 == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_write_state2 = (~(har_state_load_reg_191 == 2'd1) & ~(har_state_load_reg_191 == 2'd2) & (reply_hit_reg_221 == 1'd1) & (tmp_75_i_reg_212 == 1'd1) & (tmp_i_reg_208 == 1'd1));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_74_p3 == 1'd1) & (har_state == 2'd1));
end

assign dataStreamBuffer3_din = reg_130;

assign grp_fu_122_p3 = dataStreamBuffer2_dout[32'd576];

assign grp_nbreadreq_fu_74_p3 = dataStreamBuffer2_empty_n;

assign headerFifo_din = zext_ln174_cast_fu_175_p5;

assign reply_hit_fu_155_p3 = s_axis_arp_lookup_reply_TDATA_int_regslice[32'd48];

assign s_axis_arp_lookup_reply_TREADY = regslice_both_s_axis_arp_lookup_reply_U_ack_in;

assign tmp_i_nbreadreq_fu_88_p3 = s_axis_arp_lookup_reply_TVALID_int_regslice;

assign tmp_macAddress_V_fu_151_p1 = s_axis_arp_lookup_reply_TDATA_int_regslice[47:0];

assign zext_ln174_cast_fu_175_p5 = {{{{{{4'd8}, {myMacAddress_dout}}}, {tmp_macAddress_V_reg_216}}}, {17'd0}};

endmodule //mac_ip_encode_top_handle_arp_reply_512_s
