
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000029e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000312  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800060  00800060  00000312  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000312  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000344  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  00000380  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000008a6  00000000  00000000  000003f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000067a  00000000  00000000  00000c96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000605  00000000  00000000  00001310  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000d4  00000000  00000000  00001918  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003ff  00000000  00000000  000019ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001d5  00000000  00000000  00001deb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00001fc0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	1c c0       	rjmp	.+56     	; 0x3e <__bad_interrupt>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	16 c0       	rjmp	.+44     	; 0x3e <__bad_interrupt>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	11 c1       	rjmp	.+546    	; 0x238 <__vector_10>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	12 c0       	rjmp	.+36     	; 0x3e <__bad_interrupt>
  1a:	11 c0       	rjmp	.+34     	; 0x3e <__bad_interrupt>
  1c:	5f c0       	rjmp	.+190    	; 0xdc <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	20 e0       	ldi	r18, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a8 36       	cpi	r26, 0x68	; 104
  36:	b2 07       	cpc	r27, r18
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	15 d1       	rcall	.+554    	; 0x266 <main>
  3c:	2e c1       	rjmp	.+604    	; 0x29a <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <attiny_i2c_init>:
*/
void attiny_i2c_init()
{

	//initialize usi STATE
	usi_state = usi_idle;
  40:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <usi_state>
Para liberar:  DDRB = 0 (entrada) y PORTB = 0 (la línea se va a alto)
Para conducir: DDRB = 1 (salida)  y PORTB = 0 (la línea se va a bajo)
*/

  //Free SDA and SCL lines
  DDRB &= ~(0x01<<SDA);
  44:	87 b3       	in	r24, 0x17	; 23
  46:	8e 7f       	andi	r24, 0xFE	; 254
  48:	87 bb       	out	0x17, r24	; 23
  DDRB &= ~(0x01<<SCL);
  4a:	87 b3       	in	r24, 0x17	; 23
  4c:	8b 7f       	andi	r24, 0xFB	; 251
  4e:	87 bb       	out	0x17, r24	; 23
  //Write a 0 to release the lines (lines HIGH)
  //SDA High
  PORTB &= ~(0x01<<SDA);
  50:	88 b3       	in	r24, 0x18	; 24
  52:	8e 7f       	andi	r24, 0xFE	; 254
  54:	88 bb       	out	0x18, r24	; 24
  //SCL High
  PORTB &= ~(0x01<<SCL);
  56:	88 b3       	in	r24, 0x18	; 24
  58:	8b 7f       	andi	r24, 0xFB	; 251
  5a:	88 bb       	out	0x18, r24	; 24
  b5-4: Wire Mode (10 = Two Wire)
  b3-2: Clock Source Select (01 = Timer 0 (config del timer) | 00 = Software clock strobe (USICLK))
  b1: Clock Strobe (1 = Software clock strobe (USICLK))
  b0: 0
  */
  USICR = 0x68; 
  5c:	88 e6       	ldi	r24, 0x68	; 104
  5e:	8d b9       	out	0x0d, r24	; 13
  60:	08 95       	ret

00000062 <attiny_i2c_tx>:
	//uint8_t i2c_data = 0x78; //0xC4; //(0x62<<1) | 0x00;


	
	//Free SDA and SCL lines
	DDRB &= ~(0x01<<SDA);
  62:	87 b3       	in	r24, 0x17	; 23
  64:	8e 7f       	andi	r24, 0xFE	; 254
  66:	87 bb       	out	0x17, r24	; 23
	DDRB &= ~(0x01<<SCL);
  68:	87 b3       	in	r24, 0x17	; 23
  6a:	8b 7f       	andi	r24, 0xFB	; 251
  6c:	87 bb       	out	0x17, r24	; 23
	//Write a 0 to release the lines (lines HIGH)
	//SDA High
	PORTB &= ~(0x01<<SDA);
  6e:	88 b3       	in	r24, 0x18	; 24
  70:	8e 7f       	andi	r24, 0xFE	; 254
  72:	88 bb       	out	0x18, r24	; 24
	//SCL High
	PORTB &= ~(0x01<<SCL);
  74:	88 b3       	in	r24, 0x18	; 24
  76:	8b 7f       	andi	r24, 0xFB	; 251
  78:	88 bb       	out	0x18, r24	; 24

	
	//generate start condition: SDA low, SCL High
	DDRB |= (1<<SDA); //SDA as Output
  7a:	87 b3       	in	r24, 0x17	; 23
  7c:	81 60       	ori	r24, 0x01	; 1
  7e:	87 bb       	out	0x17, r24	; 23
	PORTB &= ~(0x01<<SDA);   //SDA Low
  80:	88 b3       	in	r24, 0x18	; 24
  82:	8e 7f       	andi	r24, 0xFE	; 254
  84:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  86:	00 c0       	rjmp	.+0      	; 0x88 <attiny_i2c_tx+0x26>
  88:	00 c0       	rjmp	.+0      	; 0x8a <attiny_i2c_tx+0x28>
  8a:	00 00       	nop
	TWI_DELAY();
	DDRB |= (0x01 << SCL); //set SCL as output so it can toogle
  8c:	87 b3       	in	r24, 0x17	; 23
  8e:	84 60       	ori	r24, 0x04	; 4
  90:	87 bb       	out	0x17, r24	; 23
  92:	00 c0       	rjmp	.+0      	; 0x94 <attiny_i2c_tx+0x32>
  94:	00 c0       	rjmp	.+0      	; 0x96 <attiny_i2c_tx+0x34>
  96:	00 00       	nop
	TWI_DELAY();

	// Free SDA so the USI takes control of the line
	//DDRB &= ~(1<<SDA);
	PORTB |= (0x01<<SDA);
  98:	88 b3       	in	r24, 0x18	; 24
  9a:	81 60       	ori	r24, 0x01	; 1
  9c:	88 bb       	out	0x18, r24	; 24

	//set the address to be tx
	USIDR = i2c_buff[i2c_indx];//i2c_data;
  9e:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <i2c_indx>
  a2:	f0 e0       	ldi	r31, 0x00	; 0
  a4:	eb 59       	subi	r30, 0x9B	; 155
  a6:	ff 4f       	sbci	r31, 0xFF	; 255
  a8:	80 81       	ld	r24, Z
  aa:	8f b9       	out	0x0f, r24	; 15
	//advance i2c index
	i2c_indx+=1;
  ac:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <i2c_indx>
  b0:	8f 5f       	subi	r24, 0xFF	; 255
  b2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <i2c_indx>
	//clean flag counter OV and restart counter to start transmission
	USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
  b6:	80 ec       	ldi	r24, 0xC0	; 192
  b8:	8e b9       	out	0x0e, r24	; 14

	usi_state = usi_byte_sent;
  ba:	81 e0       	ldi	r24, 0x01	; 1
  bc:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <usi_state>
  c0:	08 95       	ret

000000c2 <attiny_i2c_send_byte>:
	@returns: none
*/
void attiny_i2c_send_byte(char addr, char reg, char data)
{
	//TODO: change blocking wait
	while(usi_state!=usi_idle);
  c2:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <usi_state>
  c6:	91 11       	cpse	r25, r1
  c8:	fc cf       	rjmp	.-8      	; 0xc2 <attiny_i2c_send_byte>
	//reset i2c index
	i2c_indx = 0;
  ca:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <i2c_indx>
	//load i2c data buffer
	i2c_buff[0]=addr;
  ce:	e5 e6       	ldi	r30, 0x65	; 101
  d0:	f0 e0       	ldi	r31, 0x00	; 0
  d2:	80 83       	st	Z, r24
	i2c_buff[1]=reg;
  d4:	61 83       	std	Z+1, r22	; 0x01
	i2c_buff[2]=data;
  d6:	42 83       	std	Z+2, r20	; 0x02
	//start Tx
	attiny_i2c_tx();
  d8:	c4 df       	rcall	.-120    	; 0x62 <attiny_i2c_tx>
  da:	08 95       	ret

000000dc <__vector_14>:
}



ISR(USI_OVF_vect)
{
  dc:	1f 92       	push	r1
  de:	0f 92       	push	r0
  e0:	0f b6       	in	r0, 0x3f	; 63
  e2:	0f 92       	push	r0
  e4:	11 24       	eor	r1, r1
  e6:	8f 93       	push	r24
  e8:	ef 93       	push	r30
  ea:	ff 93       	push	r31

	usi_status = USISR;
  ec:	8e b1       	in	r24, 0x0e	; 14
  ee:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <usi_status>

	//USI counter OVF
	if(((usi_status&0x40)>>6)==1)
  f2:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <usi_status>
  f6:	86 ff       	sbrs	r24, 6
  f8:	02 c0       	rjmp	.+4      	; 0xfe <__vector_14+0x22>
	{
		//clean USI counter OVF flag
		USISR = (1 << USIOIF);
  fa:	80 e4       	ldi	r24, 0x40	; 64
  fc:	8e b9       	out	0x0e, r24	; 14

	}
	
	
	//USI counter SIF
	if(((usi_status&0x80)>>7)==1)
  fe:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <usi_status>
 102:	88 23       	and	r24, r24
 104:	14 f4       	brge	.+4      	; 0x10a <__vector_14+0x2e>
	{
		//clean USI counter OVF flag
		USISR = (1 << USISIF);
 106:	80 e8       	ldi	r24, 0x80	; 128
 108:	8e b9       	out	0x0e, r24	; 14
	}

	//I2C FSM
	switch (usi_state)
 10a:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <usi_state>
 10e:	81 30       	cpi	r24, 0x01	; 1
 110:	51 f0       	breq	.+20     	; 0x126 <__vector_14+0x4a>
 112:	30 f0       	brcs	.+12     	; 0x120 <__vector_14+0x44>
 114:	83 30       	cpi	r24, 0x03	; 3
 116:	09 f4       	brne	.+2      	; 0x11a <__vector_14+0x3e>
 118:	4e c0       	rjmp	.+156    	; 0x1b6 <__vector_14+0xda>
 11a:	84 30       	cpi	r24, 0x04	; 4
 11c:	91 f0       	breq	.+36     	; 0x142 <__vector_14+0x66>
 11e:	66 c0       	rjmp	.+204    	; 0x1ec <__vector_14+0x110>
	{
		
		//idle state: nothing to do, keep there
		case usi_idle:
		usi_state = usi_idle;
 120:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <usi_state>
		break;
 124:	65 c0       	rjmp	.+202    	; 0x1f0 <__vector_14+0x114>
		//Tx started and address+w/r sent
		case usi_byte_sent:
		
		
		//we sent the start and address, now we prepare to read de ACK
		USISR = (USISR&0xF0)|(0x0E); //set the counter at 14, to read 1 bit of ack
 126:	8e b1       	in	r24, 0x0e	; 14
 128:	80 7f       	andi	r24, 0xF0	; 240
 12a:	8e 60       	ori	r24, 0x0E	; 14
 12c:	8e b9       	out	0x0e, r24	; 14
		DDRB&=~(0x01<<SDA); //set SDA as input...
 12e:	87 b3       	in	r24, 0x17	; 23
 130:	8e 7f       	andi	r24, 0xFE	; 254
 132:	87 bb       	out	0x17, r24	; 23
		PORTB&=~(0x01<<SDA); //an release the line
 134:	88 b3       	in	r24, 0x18	; 24
 136:	8e 7f       	andi	r24, 0xFE	; 254
 138:	88 bb       	out	0x18, r24	; 24
		
		
		usi_state = usi_read_ack;
 13a:	84 e0       	ldi	r24, 0x04	; 4
 13c:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <usi_state>
		

		break;
 140:	57 c0       	rjmp	.+174    	; 0x1f0 <__vector_14+0x114>

		case usi_read_ack:
		//check of ACK of the device
		if(!(USIDR&0x01))
 142:	78 99       	sbic	0x0f, 0	; 15
 144:	34 c0       	rjmp	.+104    	; 0x1ae <__vector_14+0xd2>
		{
			//check if there is available data in the buffer. Else, exit
			if (i2c_indx<I2C_BUFF_LEN)
 146:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <i2c_indx>
 14a:	83 30       	cpi	r24, 0x03	; 3
 14c:	c0 f4       	brcc	.+48     	; 0x17e <__vector_14+0xa2>
			{
				

				//pop next data from buffer
				USIDR = i2c_buff[i2c_indx];
 14e:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <i2c_indx>
 152:	f0 e0       	ldi	r31, 0x00	; 0
 154:	eb 59       	subi	r30, 0x9B	; 155
 156:	ff 4f       	sbci	r31, 0xFF	; 255
 158:	80 81       	ld	r24, Z
 15a:	8f b9       	out	0x0f, r24	; 15
				//advance i2c index
				i2c_indx+=1;
 15c:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <i2c_indx>
 160:	8f 5f       	subi	r24, 0xFF	; 255
 162:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <i2c_indx>
				//ACK
				//prepare to send next byte
				PORTB |= (0x01<<SDA);
 166:	88 b3       	in	r24, 0x18	; 24
 168:	81 60       	ori	r24, 0x01	; 1
 16a:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 16c:	87 b3       	in	r24, 0x17	; 23
 16e:	81 60       	ori	r24, 0x01	; 1
 170:	87 bb       	out	0x17, r24	; 23
				// Free SDA so the USI takes control of the line
				//DDRB &= ~(1<<SDA);
				
				//set counter to original value
				USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
 172:	80 ec       	ldi	r24, 0xC0	; 192
 174:	8e b9       	out	0x0e, r24	; 14
				
				usi_state = usi_byte_sent;
 176:	81 e0       	ldi	r24, 0x01	; 1
 178:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <usi_state>
 17c:	39 c0       	rjmp	.+114    	; 0x1f0 <__vector_14+0x114>
			else
			{
				//if we reicived ACK and there is not another byte to Tx, then STOP sequence
				
				//SCL HIGH and SDA TRANSITIONS TO HIGH
				PORTB &= ~(0x01<<SDA);
 17e:	88 b3       	in	r24, 0x18	; 24
 180:	8e 7f       	andi	r24, 0xFE	; 254
 182:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 184:	87 b3       	in	r24, 0x17	; 23
 186:	81 60       	ori	r24, 0x01	; 1
 188:	87 bb       	out	0x17, r24	; 23
				
				//Free SCL line (goes to high)
				DDRB &= ~(0x01<<SCL);
 18a:	87 b3       	in	r24, 0x17	; 23
 18c:	8b 7f       	andi	r24, 0xFB	; 251
 18e:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SCL);
 190:	88 b3       	in	r24, 0x18	; 24
 192:	8b 7f       	andi	r24, 0xFB	; 251
 194:	88 bb       	out	0x18, r24	; 24
 196:	00 c0       	rjmp	.+0      	; 0x198 <__vector_14+0xbc>
 198:	00 c0       	rjmp	.+0      	; 0x19a <__vector_14+0xbe>
 19a:	00 00       	nop
				TWI_DELAY()
				//Free SDA line (goes to high)
				DDRB &= ~(0x01<<SDA);
 19c:	87 b3       	in	r24, 0x17	; 23
 19e:	8e 7f       	andi	r24, 0xFE	; 254
 1a0:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SDA);
 1a2:	88 b3       	in	r24, 0x18	; 24
 1a4:	8e 7f       	andi	r24, 0xFE	; 254
 1a6:	88 bb       	out	0x18, r24	; 24
				usi_state = usi_idle;
 1a8:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <usi_state>
 1ac:	21 c0       	rjmp	.+66     	; 0x1f0 <__vector_14+0x114>

		}
		else
		{
			//NACK
			usi_state = usi_nack;
 1ae:	83 e0       	ldi	r24, 0x03	; 3
 1b0:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <usi_state>
 1b4:	1d c0       	rjmp	.+58     	; 0x1f0 <__vector_14+0x114>
		}

		break;
		
		case usi_nack:
		f_nack = 1; //to be handled outside the ISR
 1b6:	81 e0       	ldi	r24, 0x01	; 1
 1b8:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
		
		//STOP TX
		//SCL HIGH and SDA TRANSITIONS TO HIGH
		PORTB &= ~(0x01<<SDA);
 1bc:	88 b3       	in	r24, 0x18	; 24
 1be:	8e 7f       	andi	r24, 0xFE	; 254
 1c0:	88 bb       	out	0x18, r24	; 24
		DDRB |= (1<<SDA); //SDA as Output
 1c2:	87 b3       	in	r24, 0x17	; 23
 1c4:	81 60       	ori	r24, 0x01	; 1
 1c6:	87 bb       	out	0x17, r24	; 23
		
		//Free SCL line (goes to high)
		DDRB &= ~(0x01<<SCL);
 1c8:	87 b3       	in	r24, 0x17	; 23
 1ca:	8b 7f       	andi	r24, 0xFB	; 251
 1cc:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SCL);
 1ce:	88 b3       	in	r24, 0x18	; 24
 1d0:	8b 7f       	andi	r24, 0xFB	; 251
 1d2:	88 bb       	out	0x18, r24	; 24
 1d4:	00 c0       	rjmp	.+0      	; 0x1d6 <__vector_14+0xfa>
 1d6:	00 c0       	rjmp	.+0      	; 0x1d8 <__vector_14+0xfc>
 1d8:	00 00       	nop
		TWI_DELAY()
		//Free SDA line (goes to high)
		DDRB &= ~(0x01<<SDA);
 1da:	87 b3       	in	r24, 0x17	; 23
 1dc:	8e 7f       	andi	r24, 0xFE	; 254
 1de:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SDA);
 1e0:	88 b3       	in	r24, 0x18	; 24
 1e2:	8e 7f       	andi	r24, 0xFE	; 254
 1e4:	88 bb       	out	0x18, r24	; 24
		
		usi_state = usi_idle;
 1e6:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <usi_state>
		break;
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <__vector_14+0x114>
		default:
		usi_state = usi_idle;
 1ec:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <usi_state>
		break;
	}

 1f0:	ff 91       	pop	r31
 1f2:	ef 91       	pop	r30
 1f4:	8f 91       	pop	r24
 1f6:	0f 90       	pop	r0
 1f8:	0f be       	out	0x3f, r0	; 63
 1fa:	0f 90       	pop	r0
 1fc:	1f 90       	pop	r1
 1fe:	18 95       	reti

00000200 <attiny_timer_init>:
	//note that frec_scl = fclk/2 => frec_scl = 100KHz , fclk = 200KHz


	//Select the "compare match" mode
	
	TCCR0A &= ~(0x01 << 0); //write 0 to WGM00
 200:	8a b5       	in	r24, 0x2a	; 42
 202:	8e 7f       	andi	r24, 0xFE	; 254
 204:	8a bd       	out	0x2a, r24	; 42
	TCCR0A |= (0x01 << 1);  //write 1 to WGM01
 206:	8a b5       	in	r24, 0x2a	; 42
 208:	82 60       	ori	r24, 0x02	; 2
 20a:	8a bd       	out	0x2a, r24	; 42
	TCCR0B &= ~(0x01 << 3); //write 0 to WGM02
 20c:	83 b7       	in	r24, 0x33	; 51
 20e:	87 7f       	andi	r24, 0xF7	; 247
 210:	83 bf       	out	0x33, r24	; 51

	//set the TOP value for the counter
	OCR0A = 0x27;
 212:	87 e2       	ldi	r24, 0x27	; 39
 214:	89 bd       	out	0x29, r24	; 41
	//OCR0A = 0x05;

	//set the prescaler to 1
	TCCR0B = 0x01;
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	83 bf       	out	0x33, r24	; 51

	//set the count to 0
	TCNT0 = 0x00;
 21a:	12 be       	out	0x32, r1	; 50

	//habilita TIMER0 COMPA interrupt
	TIMSK |= (1 << OCIE0A);
 21c:	89 b7       	in	r24, 0x39	; 57
 21e:	80 61       	ori	r24, 0x10	; 16
 220:	89 bf       	out	0x39, r24	; 57
 222:	08 95       	ret

00000224 <attiny_init>:
	Attiny Init
*/
void attiny_init()
{
	  //init Timer 0
	  attiny_timer_init();
 224:	ed df       	rcall	.-38     	; 0x200 <attiny_timer_init>
	  //init USI 
	  attiny_i2c_init();
 226:	0c df       	rcall	.-488    	; 0x40 <attiny_i2c_init>

	  // enable interrupts 
	  sei();
 228:	78 94       	sei


	  //Test LED
	  DDRB |= (0x01<<LED); //LED as Out
 22a:	87 b3       	in	r24, 0x17	; 23
 22c:	80 61       	ori	r24, 0x10	; 16
 22e:	87 bb       	out	0x17, r24	; 23
	  PORTB&=~(0x01<<LED); //LED off
 230:	88 b3       	in	r24, 0x18	; 24
 232:	8f 7e       	andi	r24, 0xEF	; 239
 234:	88 bb       	out	0x18, r24	; 24
 236:	08 95       	ret

00000238 <__vector_10>:



//ISRs
ISR(TIMER0_COMPA_vect)
{
 238:	1f 92       	push	r1
 23a:	0f 92       	push	r0
 23c:	0f b6       	in	r0, 0x3f	; 63
 23e:	0f 92       	push	r0
 240:	11 24       	eor	r1, r1
 242:	8f 93       	push	r24
	//  USICR |= (1<<USITC);
	
	//clean the interrupt flag ()
	TIFR |= (1<<OCF0A);
 244:	88 b7       	in	r24, 0x38	; 56
 246:	80 61       	ori	r24, 0x10	; 16
 248:	88 bf       	out	0x38, r24	; 56
	
	if(usi_state!=usi_idle)
 24a:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <usi_state>
 24e:	88 23       	and	r24, r24
 250:	19 f0       	breq	.+6      	; 0x258 <__vector_10+0x20>
	{
		
		USICR |= (1<<USITC);   // un tick del USI
 252:	8d b1       	in	r24, 0x0d	; 13
 254:	81 60       	ori	r24, 0x01	; 1
 256:	8d b9       	out	0x0d, r24	; 13
	}

	//set the count to 0
	TCNT0 = 0x00;
 258:	12 be       	out	0x32, r1	; 50
}
 25a:	8f 91       	pop	r24
 25c:	0f 90       	pop	r0
 25e:	0f be       	out	0x3f, r0	; 63
 260:	0f 90       	pop	r0
 262:	1f 90       	pop	r1
 264:	18 95       	reti

00000266 <main>:


int main(void)
{
	//Init ATtiny
	attiny_init();
 266:	de df       	rcall	.-68     	; 0x224 <attiny_init>
	
    /* Replace with your application code */
    while (1) 
    {
		if (a==0)
 268:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <a>
 26c:	81 11       	cpse	r24, r1
 26e:	0b c0       	rjmp	.+22     	; 0x286 <main+0x20>
		{
			//attiny_i2c_tx();
			//turn on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xAF);
 270:	4f ea       	ldi	r20, 0xAF	; 175
 272:	60 e0       	ldi	r22, 0x00	; 0
 274:	88 e7       	ldi	r24, 0x78	; 120
 276:	25 df       	rcall	.-438    	; 0xc2 <attiny_i2c_send_byte>
			//full-on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA5);
 278:	45 ea       	ldi	r20, 0xA5	; 165
 27a:	60 e0       	ldi	r22, 0x00	; 0
 27c:	88 e7       	ldi	r24, 0x78	; 120
 27e:	21 df       	rcall	.-446    	; 0xc2 <attiny_i2c_send_byte>
			//display sleep mode
			//attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
			
			a=1;
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <a>
		}
		
		if(f_nack)
 286:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 28a:	88 23       	and	r24, r24
 28c:	69 f3       	breq	.-38     	; 0x268 <main+0x2>
		{
			f_nack = 0;
 28e:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
			LED_ON;
 292:	88 b3       	in	r24, 0x18	; 24
 294:	80 61       	ori	r24, 0x10	; 16
 296:	88 bb       	out	0x18, r24	; 24
 298:	e7 cf       	rjmp	.-50     	; 0x268 <main+0x2>

0000029a <_exit>:
 29a:	f8 94       	cli

0000029c <__stop_program>:
 29c:	ff cf       	rjmp	.-2      	; 0x29c <__stop_program>
