[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Jul 31 06:42:11 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/tests/functions.vcd"
[dumpfile_mtime] "Sat Jul 30 17:00:52 2022"
[dumpfile_size] 1928718
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_core_verilator.gtkw"
[timestart] 461
[size] 2560 1440
[pos] -1 -26
*-5.342152 541 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.control.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.
[sst_width] 335
[signals_width] 247
[sst_expanded] 1
[sst_vpaned_height] 387
@c00200
-Testbench
@22
friscv_testbench.friscv_testbench.TIMEOUT[31:0]
friscv_testbench.friscv_testbench.timer[31:0]
@1401200
-Testbench
@200
-
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wready
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bvalid
@200
-
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.ADDR_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.DATA_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.PASS_THRU[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.aclk
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_fifo[39:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_in[39:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_out[39:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.empty
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.empty_flag
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.flush
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.full
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.pass_thru
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.pull
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.push
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.rdptr[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.srst
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.wr_en
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.wrptr[3:0]
@200
-
@1401200
-AXI4-lite RAM
@200
-
@c00200
-iCache
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rresp[1:0]
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rvalid
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rready
@200
-
@28
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_full_if
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_empty_if
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_empty_mf
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_full_mf
@200
-
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_loading
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_miss
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_hit
@200
-
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.seq[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.pull_addr_if
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.pull_addr_mf
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_raddr[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rlast
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rvalid
@1401200
-iCache
@200
-
@800200
-Control
@c00200
-AXI4-lite
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.control.arvalid
@1401200
-AXI4-lite
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.aclk
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.cfsm[3:0]
@200
-
@c00200
-axi4-lite
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.flush_reqs
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.control.arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.rready
friscv_testbench.friscv_testbench.genblk1.dut.control.rvalid
@1401200
-axi4-lite
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.fifo_empty
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.pull_inst
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.traps[4:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_reg[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.instruction[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.pc[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_auipc[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_auipc_saved[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_branching[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jal[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jal_saved[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jalr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_plus4[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.jump_branch
friscv_testbench.friscv_testbench.genblk1.dut.control.jal
friscv_testbench.friscv_testbench.genblk1.dut.control.jalr
friscv_testbench.friscv_testbench.genblk1.dut.control.lui
friscv_testbench.friscv_testbench.genblk1.dut.control.fence[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.sys[5:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_jump
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_lui_auipc
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_process
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_sys
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.csr_ready
friscv_testbench.friscv_testbench.genblk1.dut.control.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.control.proc_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.mtvec[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mcause[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mstatus[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mtval[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mepc[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.dec_error
@1000200
-Control
@200
-
@800200
-processing
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.alu_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.m_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.proc_busy
@1000200
-processing
@200
-
@800200
-Memfy
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_valid
@200
-
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arprot[2:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awprot[2:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awvalid
@200
-
@23
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wdata[31:0]
@29
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wready
@23
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wstrb[3:0]
@29
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bvalid
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_pending_read
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rd_or_cnt[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.waiting_rd_cpl
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.waiting_wr_cpl
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wr_or_cnt[2:0]
@200
-
-
@1000200
-Memfy
@200
-
@800200
-ISA regs
@22
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x31_t6[31:0]
@1000200
-ISA regs
[pattern_trace] 1
[pattern_trace] 0
