<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1.1 (Version 11.7.1.14)</text>
<text>Date: Thu Jun 01 11:16:41 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S060</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>sha256_system</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>E:\LiberoProjects\sha256_project\synthesis\sha256_system.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>760</cell>
 <cell>56520</cell>
 <cell>1.34</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>390</cell>
 <cell>56520</cell>
 <cell>0.69</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>801</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>3</cell>
 <cell>267</cell>
 <cell>1.12</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>3</cell>
 <cell>267</cell>
 <cell>1.12</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>133</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>69</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>16</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>760</cell>
 <cell>390</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>760</cell>
 <cell>390</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 3</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 3</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>391</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>39</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0/MSS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIFQTF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/SYSRESET_POR_RNI03O8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0/SYSRESET_POR</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/SYSRESET_POR</cell>
</row>
<row>
 <cell>263</cell>
 <cell>INT_NET</cell>
 <cell>Net   : waddr_in_net_0[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_waddr[3]</cell>
</row>
<row>
 <cell>258</cell>
 <cell>INT_NET</cell>
 <cell>Net   : waddr_in_net_0[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_waddr[0]</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/raddr_pos[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/raddr_pos[0]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/line3_or[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/line3_or[0]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_19_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_19_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_20_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_20_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_4_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_4_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_7_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un30_wen_0_x2_RNIL99T</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un5_wen</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un5_wen_0_a2</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0/SYSRESET_POR</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/SYSRESET_POR</cell>
</row>
<row>
 <cell>263</cell>
 <cell>INT_NET</cell>
 <cell>Net   : waddr_in_net_0[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_waddr[3]</cell>
</row>
<row>
 <cell>258</cell>
 <cell>INT_NET</cell>
 <cell>Net   : waddr_in_net_0[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_waddr[0]</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/raddr_pos[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/raddr_pos[0]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/line3_or[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/line3_or[0]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_19_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_19_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_20_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_20_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_4_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un1_wen_4_or_0</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un1_wen_7_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un30_wen_0_x2_RNIL99T</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reg_2x32_0/un5_wen</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reg_2x32_0/un5_wen_0_a2</cell>
</row>
</table>
</doc>
