DECL|CLKDIV|member|__IOM uint32_t CLKDIV; /**< Clock Division Register */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|I2C_CLKDIV_DIV_DEFAULT|macro|I2C_CLKDIV_DIV_DEFAULT
DECL|I2C_CMD_ABORT_DEFAULT|macro|I2C_CMD_ABORT_DEFAULT
DECL|I2C_CMD_ABORT|macro|I2C_CMD_ABORT
DECL|I2C_CMD_ACK_DEFAULT|macro|I2C_CMD_ACK_DEFAULT
DECL|I2C_CMD_ACK|macro|I2C_CMD_ACK
DECL|I2C_CMD_CLEARPC_DEFAULT|macro|I2C_CMD_CLEARPC_DEFAULT
DECL|I2C_CMD_CLEARPC|macro|I2C_CMD_CLEARPC
DECL|I2C_CMD_CLEARTX_DEFAULT|macro|I2C_CMD_CLEARTX_DEFAULT
DECL|I2C_CMD_CLEARTX|macro|I2C_CMD_CLEARTX
DECL|I2C_CMD_CONT_DEFAULT|macro|I2C_CMD_CONT_DEFAULT
DECL|I2C_CMD_CONT|macro|I2C_CMD_CONT
DECL|I2C_CMD_NACK_DEFAULT|macro|I2C_CMD_NACK_DEFAULT
DECL|I2C_CMD_NACK|macro|I2C_CMD_NACK
DECL|I2C_CMD_START_DEFAULT|macro|I2C_CMD_START_DEFAULT
DECL|I2C_CMD_START|macro|I2C_CMD_START
DECL|I2C_CMD_STOP_DEFAULT|macro|I2C_CMD_STOP_DEFAULT
DECL|I2C_CMD_STOP|macro|I2C_CMD_STOP
DECL|I2C_CTRL_ARBDIS_DEFAULT|macro|I2C_CTRL_ARBDIS_DEFAULT
DECL|I2C_CTRL_ARBDIS|macro|I2C_CTRL_ARBDIS
DECL|I2C_CTRL_AUTOACK_DEFAULT|macro|I2C_CTRL_AUTOACK_DEFAULT
DECL|I2C_CTRL_AUTOACK|macro|I2C_CTRL_AUTOACK
DECL|I2C_CTRL_AUTOSE_DEFAULT|macro|I2C_CTRL_AUTOSE_DEFAULT
DECL|I2C_CTRL_AUTOSE|macro|I2C_CTRL_AUTOSE
DECL|I2C_CTRL_AUTOSN_DEFAULT|macro|I2C_CTRL_AUTOSN_DEFAULT
DECL|I2C_CTRL_AUTOSN|macro|I2C_CTRL_AUTOSN
DECL|I2C_CTRL_BITO_160PCC|macro|I2C_CTRL_BITO_160PCC
DECL|I2C_CTRL_BITO_40PCC|macro|I2C_CTRL_BITO_40PCC
DECL|I2C_CTRL_BITO_80PCC|macro|I2C_CTRL_BITO_80PCC
DECL|I2C_CTRL_BITO_DEFAULT|macro|I2C_CTRL_BITO_DEFAULT
DECL|I2C_CTRL_BITO_OFF|macro|I2C_CTRL_BITO_OFF
DECL|I2C_CTRL_CLHR_ASYMMETRIC|macro|I2C_CTRL_CLHR_ASYMMETRIC
DECL|I2C_CTRL_CLHR_DEFAULT|macro|I2C_CTRL_CLHR_DEFAULT
DECL|I2C_CTRL_CLHR_FAST|macro|I2C_CTRL_CLHR_FAST
DECL|I2C_CTRL_CLHR_STANDARD|macro|I2C_CTRL_CLHR_STANDARD
DECL|I2C_CTRL_CLTO_1024PPC|macro|I2C_CTRL_CLTO_1024PPC
DECL|I2C_CTRL_CLTO_160PCC|macro|I2C_CTRL_CLTO_160PCC
DECL|I2C_CTRL_CLTO_320PPC|macro|I2C_CTRL_CLTO_320PPC
DECL|I2C_CTRL_CLTO_40PCC|macro|I2C_CTRL_CLTO_40PCC
DECL|I2C_CTRL_CLTO_80PCC|macro|I2C_CTRL_CLTO_80PCC
DECL|I2C_CTRL_CLTO_DEFAULT|macro|I2C_CTRL_CLTO_DEFAULT
DECL|I2C_CTRL_CLTO_OFF|macro|I2C_CTRL_CLTO_OFF
DECL|I2C_CTRL_EN_DEFAULT|macro|I2C_CTRL_EN_DEFAULT
DECL|I2C_CTRL_EN|macro|I2C_CTRL_EN
DECL|I2C_CTRL_GCAMEN_DEFAULT|macro|I2C_CTRL_GCAMEN_DEFAULT
DECL|I2C_CTRL_GCAMEN|macro|I2C_CTRL_GCAMEN
DECL|I2C_CTRL_GIBITO_DEFAULT|macro|I2C_CTRL_GIBITO_DEFAULT
DECL|I2C_CTRL_GIBITO|macro|I2C_CTRL_GIBITO
DECL|I2C_CTRL_SLAVE_DEFAULT|macro|I2C_CTRL_SLAVE_DEFAULT
DECL|I2C_CTRL_SLAVE|macro|I2C_CTRL_SLAVE
DECL|I2C_IEN_ACK_DEFAULT|macro|I2C_IEN_ACK_DEFAULT
DECL|I2C_IEN_ACK|macro|I2C_IEN_ACK
DECL|I2C_IEN_ADDR_DEFAULT|macro|I2C_IEN_ADDR_DEFAULT
DECL|I2C_IEN_ADDR|macro|I2C_IEN_ADDR
DECL|I2C_IEN_ARBLOST_DEFAULT|macro|I2C_IEN_ARBLOST_DEFAULT
DECL|I2C_IEN_ARBLOST|macro|I2C_IEN_ARBLOST
DECL|I2C_IEN_BITO_DEFAULT|macro|I2C_IEN_BITO_DEFAULT
DECL|I2C_IEN_BITO|macro|I2C_IEN_BITO
DECL|I2C_IEN_BUSERR_DEFAULT|macro|I2C_IEN_BUSERR_DEFAULT
DECL|I2C_IEN_BUSERR|macro|I2C_IEN_BUSERR
DECL|I2C_IEN_BUSHOLD_DEFAULT|macro|I2C_IEN_BUSHOLD_DEFAULT
DECL|I2C_IEN_BUSHOLD|macro|I2C_IEN_BUSHOLD
DECL|I2C_IEN_CLTO_DEFAULT|macro|I2C_IEN_CLTO_DEFAULT
DECL|I2C_IEN_CLTO|macro|I2C_IEN_CLTO
DECL|I2C_IEN_MSTOP_DEFAULT|macro|I2C_IEN_MSTOP_DEFAULT
DECL|I2C_IEN_MSTOP|macro|I2C_IEN_MSTOP
DECL|I2C_IEN_NACK_DEFAULT|macro|I2C_IEN_NACK_DEFAULT
DECL|I2C_IEN_NACK|macro|I2C_IEN_NACK
DECL|I2C_IEN_RSTART_DEFAULT|macro|I2C_IEN_RSTART_DEFAULT
DECL|I2C_IEN_RSTART|macro|I2C_IEN_RSTART
DECL|I2C_IEN_RXDATAV_DEFAULT|macro|I2C_IEN_RXDATAV_DEFAULT
DECL|I2C_IEN_RXDATAV|macro|I2C_IEN_RXDATAV
DECL|I2C_IEN_RXUF_DEFAULT|macro|I2C_IEN_RXUF_DEFAULT
DECL|I2C_IEN_RXUF|macro|I2C_IEN_RXUF
DECL|I2C_IEN_SSTOP_DEFAULT|macro|I2C_IEN_SSTOP_DEFAULT
DECL|I2C_IEN_SSTOP|macro|I2C_IEN_SSTOP
DECL|I2C_IEN_START_DEFAULT|macro|I2C_IEN_START_DEFAULT
DECL|I2C_IEN_START|macro|I2C_IEN_START
DECL|I2C_IEN_TXBL_DEFAULT|macro|I2C_IEN_TXBL_DEFAULT
DECL|I2C_IEN_TXBL|macro|I2C_IEN_TXBL
DECL|I2C_IEN_TXC_DEFAULT|macro|I2C_IEN_TXC_DEFAULT
DECL|I2C_IEN_TXC|macro|I2C_IEN_TXC
DECL|I2C_IEN_TXOF_DEFAULT|macro|I2C_IEN_TXOF_DEFAULT
DECL|I2C_IEN_TXOF|macro|I2C_IEN_TXOF
DECL|I2C_IFC_ACK_DEFAULT|macro|I2C_IFC_ACK_DEFAULT
DECL|I2C_IFC_ACK|macro|I2C_IFC_ACK
DECL|I2C_IFC_ADDR_DEFAULT|macro|I2C_IFC_ADDR_DEFAULT
DECL|I2C_IFC_ADDR|macro|I2C_IFC_ADDR
DECL|I2C_IFC_ARBLOST_DEFAULT|macro|I2C_IFC_ARBLOST_DEFAULT
DECL|I2C_IFC_ARBLOST|macro|I2C_IFC_ARBLOST
DECL|I2C_IFC_BITO_DEFAULT|macro|I2C_IFC_BITO_DEFAULT
DECL|I2C_IFC_BITO|macro|I2C_IFC_BITO
DECL|I2C_IFC_BUSERR_DEFAULT|macro|I2C_IFC_BUSERR_DEFAULT
DECL|I2C_IFC_BUSERR|macro|I2C_IFC_BUSERR
DECL|I2C_IFC_BUSHOLD_DEFAULT|macro|I2C_IFC_BUSHOLD_DEFAULT
DECL|I2C_IFC_BUSHOLD|macro|I2C_IFC_BUSHOLD
DECL|I2C_IFC_CLTO_DEFAULT|macro|I2C_IFC_CLTO_DEFAULT
DECL|I2C_IFC_CLTO|macro|I2C_IFC_CLTO
DECL|I2C_IFC_MSTOP_DEFAULT|macro|I2C_IFC_MSTOP_DEFAULT
DECL|I2C_IFC_MSTOP|macro|I2C_IFC_MSTOP
DECL|I2C_IFC_NACK_DEFAULT|macro|I2C_IFC_NACK_DEFAULT
DECL|I2C_IFC_NACK|macro|I2C_IFC_NACK
DECL|I2C_IFC_RSTART_DEFAULT|macro|I2C_IFC_RSTART_DEFAULT
DECL|I2C_IFC_RSTART|macro|I2C_IFC_RSTART
DECL|I2C_IFC_RXUF_DEFAULT|macro|I2C_IFC_RXUF_DEFAULT
DECL|I2C_IFC_RXUF|macro|I2C_IFC_RXUF
DECL|I2C_IFC_SSTOP_DEFAULT|macro|I2C_IFC_SSTOP_DEFAULT
DECL|I2C_IFC_SSTOP|macro|I2C_IFC_SSTOP
DECL|I2C_IFC_START_DEFAULT|macro|I2C_IFC_START_DEFAULT
DECL|I2C_IFC_START|macro|I2C_IFC_START
DECL|I2C_IFC_TXC_DEFAULT|macro|I2C_IFC_TXC_DEFAULT
DECL|I2C_IFC_TXC|macro|I2C_IFC_TXC
DECL|I2C_IFC_TXOF_DEFAULT|macro|I2C_IFC_TXOF_DEFAULT
DECL|I2C_IFC_TXOF|macro|I2C_IFC_TXOF
DECL|I2C_IFS_ACK_DEFAULT|macro|I2C_IFS_ACK_DEFAULT
DECL|I2C_IFS_ACK|macro|I2C_IFS_ACK
DECL|I2C_IFS_ADDR_DEFAULT|macro|I2C_IFS_ADDR_DEFAULT
DECL|I2C_IFS_ADDR|macro|I2C_IFS_ADDR
DECL|I2C_IFS_ARBLOST_DEFAULT|macro|I2C_IFS_ARBLOST_DEFAULT
DECL|I2C_IFS_ARBLOST|macro|I2C_IFS_ARBLOST
DECL|I2C_IFS_BITO_DEFAULT|macro|I2C_IFS_BITO_DEFAULT
DECL|I2C_IFS_BITO|macro|I2C_IFS_BITO
DECL|I2C_IFS_BUSERR_DEFAULT|macro|I2C_IFS_BUSERR_DEFAULT
DECL|I2C_IFS_BUSERR|macro|I2C_IFS_BUSERR
DECL|I2C_IFS_BUSHOLD_DEFAULT|macro|I2C_IFS_BUSHOLD_DEFAULT
DECL|I2C_IFS_BUSHOLD|macro|I2C_IFS_BUSHOLD
DECL|I2C_IFS_CLTO_DEFAULT|macro|I2C_IFS_CLTO_DEFAULT
DECL|I2C_IFS_CLTO|macro|I2C_IFS_CLTO
DECL|I2C_IFS_MSTOP_DEFAULT|macro|I2C_IFS_MSTOP_DEFAULT
DECL|I2C_IFS_MSTOP|macro|I2C_IFS_MSTOP
DECL|I2C_IFS_NACK_DEFAULT|macro|I2C_IFS_NACK_DEFAULT
DECL|I2C_IFS_NACK|macro|I2C_IFS_NACK
DECL|I2C_IFS_RSTART_DEFAULT|macro|I2C_IFS_RSTART_DEFAULT
DECL|I2C_IFS_RSTART|macro|I2C_IFS_RSTART
DECL|I2C_IFS_RXUF_DEFAULT|macro|I2C_IFS_RXUF_DEFAULT
DECL|I2C_IFS_RXUF|macro|I2C_IFS_RXUF
DECL|I2C_IFS_SSTOP_DEFAULT|macro|I2C_IFS_SSTOP_DEFAULT
DECL|I2C_IFS_SSTOP|macro|I2C_IFS_SSTOP
DECL|I2C_IFS_START_DEFAULT|macro|I2C_IFS_START_DEFAULT
DECL|I2C_IFS_START|macro|I2C_IFS_START
DECL|I2C_IFS_TXC_DEFAULT|macro|I2C_IFS_TXC_DEFAULT
DECL|I2C_IFS_TXC|macro|I2C_IFS_TXC
DECL|I2C_IFS_TXOF_DEFAULT|macro|I2C_IFS_TXOF_DEFAULT
DECL|I2C_IFS_TXOF|macro|I2C_IFS_TXOF
DECL|I2C_IF_ACK_DEFAULT|macro|I2C_IF_ACK_DEFAULT
DECL|I2C_IF_ACK|macro|I2C_IF_ACK
DECL|I2C_IF_ADDR_DEFAULT|macro|I2C_IF_ADDR_DEFAULT
DECL|I2C_IF_ADDR|macro|I2C_IF_ADDR
DECL|I2C_IF_ARBLOST_DEFAULT|macro|I2C_IF_ARBLOST_DEFAULT
DECL|I2C_IF_ARBLOST|macro|I2C_IF_ARBLOST
DECL|I2C_IF_BITO_DEFAULT|macro|I2C_IF_BITO_DEFAULT
DECL|I2C_IF_BITO|macro|I2C_IF_BITO
DECL|I2C_IF_BUSERR_DEFAULT|macro|I2C_IF_BUSERR_DEFAULT
DECL|I2C_IF_BUSERR|macro|I2C_IF_BUSERR
DECL|I2C_IF_BUSHOLD_DEFAULT|macro|I2C_IF_BUSHOLD_DEFAULT
DECL|I2C_IF_BUSHOLD|macro|I2C_IF_BUSHOLD
DECL|I2C_IF_CLTO_DEFAULT|macro|I2C_IF_CLTO_DEFAULT
DECL|I2C_IF_CLTO|macro|I2C_IF_CLTO
DECL|I2C_IF_MSTOP_DEFAULT|macro|I2C_IF_MSTOP_DEFAULT
DECL|I2C_IF_MSTOP|macro|I2C_IF_MSTOP
DECL|I2C_IF_NACK_DEFAULT|macro|I2C_IF_NACK_DEFAULT
DECL|I2C_IF_NACK|macro|I2C_IF_NACK
DECL|I2C_IF_RSTART_DEFAULT|macro|I2C_IF_RSTART_DEFAULT
DECL|I2C_IF_RSTART|macro|I2C_IF_RSTART
DECL|I2C_IF_RXDATAV_DEFAULT|macro|I2C_IF_RXDATAV_DEFAULT
DECL|I2C_IF_RXDATAV|macro|I2C_IF_RXDATAV
DECL|I2C_IF_RXUF_DEFAULT|macro|I2C_IF_RXUF_DEFAULT
DECL|I2C_IF_RXUF|macro|I2C_IF_RXUF
DECL|I2C_IF_SSTOP_DEFAULT|macro|I2C_IF_SSTOP_DEFAULT
DECL|I2C_IF_SSTOP|macro|I2C_IF_SSTOP
DECL|I2C_IF_START_DEFAULT|macro|I2C_IF_START_DEFAULT
DECL|I2C_IF_START|macro|I2C_IF_START
DECL|I2C_IF_TXBL_DEFAULT|macro|I2C_IF_TXBL_DEFAULT
DECL|I2C_IF_TXBL|macro|I2C_IF_TXBL
DECL|I2C_IF_TXC_DEFAULT|macro|I2C_IF_TXC_DEFAULT
DECL|I2C_IF_TXC|macro|I2C_IF_TXC
DECL|I2C_IF_TXOF_DEFAULT|macro|I2C_IF_TXOF_DEFAULT
DECL|I2C_IF_TXOF|macro|I2C_IF_TXOF
DECL|I2C_ROUTE_LOCATION_DEFAULT|macro|I2C_ROUTE_LOCATION_DEFAULT
DECL|I2C_ROUTE_LOCATION_LOC0|macro|I2C_ROUTE_LOCATION_LOC0
DECL|I2C_ROUTE_LOCATION_LOC1|macro|I2C_ROUTE_LOCATION_LOC1
DECL|I2C_ROUTE_LOCATION_LOC2|macro|I2C_ROUTE_LOCATION_LOC2
DECL|I2C_ROUTE_LOCATION_LOC3|macro|I2C_ROUTE_LOCATION_LOC3
DECL|I2C_ROUTE_LOCATION_LOC4|macro|I2C_ROUTE_LOCATION_LOC4
DECL|I2C_ROUTE_LOCATION_LOC5|macro|I2C_ROUTE_LOCATION_LOC5
DECL|I2C_ROUTE_LOCATION_LOC6|macro|I2C_ROUTE_LOCATION_LOC6
DECL|I2C_ROUTE_SCLPEN_DEFAULT|macro|I2C_ROUTE_SCLPEN_DEFAULT
DECL|I2C_ROUTE_SCLPEN|macro|I2C_ROUTE_SCLPEN
DECL|I2C_ROUTE_SDAPEN_DEFAULT|macro|I2C_ROUTE_SDAPEN_DEFAULT
DECL|I2C_ROUTE_SDAPEN|macro|I2C_ROUTE_SDAPEN
DECL|I2C_RXDATAP_RXDATAP_DEFAULT|macro|I2C_RXDATAP_RXDATAP_DEFAULT
DECL|I2C_RXDATA_RXDATA_DEFAULT|macro|I2C_RXDATA_RXDATA_DEFAULT
DECL|I2C_SADDRMASK_MASK_DEFAULT|macro|I2C_SADDRMASK_MASK_DEFAULT
DECL|I2C_SADDR_ADDR_DEFAULT|macro|I2C_SADDR_ADDR_DEFAULT
DECL|I2C_STATE_BUSHOLD_DEFAULT|macro|I2C_STATE_BUSHOLD_DEFAULT
DECL|I2C_STATE_BUSHOLD|macro|I2C_STATE_BUSHOLD
DECL|I2C_STATE_BUSY_DEFAULT|macro|I2C_STATE_BUSY_DEFAULT
DECL|I2C_STATE_BUSY|macro|I2C_STATE_BUSY
DECL|I2C_STATE_MASTER_DEFAULT|macro|I2C_STATE_MASTER_DEFAULT
DECL|I2C_STATE_MASTER|macro|I2C_STATE_MASTER
DECL|I2C_STATE_NACKED_DEFAULT|macro|I2C_STATE_NACKED_DEFAULT
DECL|I2C_STATE_NACKED|macro|I2C_STATE_NACKED
DECL|I2C_STATE_STATE_ADDRACK|macro|I2C_STATE_STATE_ADDRACK
DECL|I2C_STATE_STATE_ADDR|macro|I2C_STATE_STATE_ADDR
DECL|I2C_STATE_STATE_DATAACK|macro|I2C_STATE_STATE_DATAACK
DECL|I2C_STATE_STATE_DATA|macro|I2C_STATE_STATE_DATA
DECL|I2C_STATE_STATE_DEFAULT|macro|I2C_STATE_STATE_DEFAULT
DECL|I2C_STATE_STATE_IDLE|macro|I2C_STATE_STATE_IDLE
DECL|I2C_STATE_STATE_START|macro|I2C_STATE_STATE_START
DECL|I2C_STATE_STATE_WAIT|macro|I2C_STATE_STATE_WAIT
DECL|I2C_STATE_TRANSMITTER_DEFAULT|macro|I2C_STATE_TRANSMITTER_DEFAULT
DECL|I2C_STATE_TRANSMITTER|macro|I2C_STATE_TRANSMITTER
DECL|I2C_STATUS_PABORT_DEFAULT|macro|I2C_STATUS_PABORT_DEFAULT
DECL|I2C_STATUS_PABORT|macro|I2C_STATUS_PABORT
DECL|I2C_STATUS_PACK_DEFAULT|macro|I2C_STATUS_PACK_DEFAULT
DECL|I2C_STATUS_PACK|macro|I2C_STATUS_PACK
DECL|I2C_STATUS_PCONT_DEFAULT|macro|I2C_STATUS_PCONT_DEFAULT
DECL|I2C_STATUS_PCONT|macro|I2C_STATUS_PCONT
DECL|I2C_STATUS_PNACK_DEFAULT|macro|I2C_STATUS_PNACK_DEFAULT
DECL|I2C_STATUS_PNACK|macro|I2C_STATUS_PNACK
DECL|I2C_STATUS_PSTART_DEFAULT|macro|I2C_STATUS_PSTART_DEFAULT
DECL|I2C_STATUS_PSTART|macro|I2C_STATUS_PSTART
DECL|I2C_STATUS_PSTOP_DEFAULT|macro|I2C_STATUS_PSTOP_DEFAULT
DECL|I2C_STATUS_PSTOP|macro|I2C_STATUS_PSTOP
DECL|I2C_STATUS_RXDATAV_DEFAULT|macro|I2C_STATUS_RXDATAV_DEFAULT
DECL|I2C_STATUS_RXDATAV|macro|I2C_STATUS_RXDATAV
DECL|I2C_STATUS_TXBL_DEFAULT|macro|I2C_STATUS_TXBL_DEFAULT
DECL|I2C_STATUS_TXBL|macro|I2C_STATUS_TXBL
DECL|I2C_STATUS_TXC_DEFAULT|macro|I2C_STATUS_TXC_DEFAULT
DECL|I2C_STATUS_TXC|macro|I2C_STATUS_TXC
DECL|I2C_TXDATA_TXDATA_DEFAULT|macro|I2C_TXDATA_TXDATA_DEFAULT
DECL|I2C_TypeDef|typedef|} I2C_TypeDef; /** @} */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|RXDATAP|member|__IM uint32_t RXDATAP; /**< Receive Buffer Data Peek Register */
DECL|RXDATA|member|__IM uint32_t RXDATA; /**< Receive Buffer Data Register */
DECL|SADDRMASK|member|__IOM uint32_t SADDRMASK; /**< Slave Address Mask Register */
DECL|SADDR|member|__IOM uint32_t SADDR; /**< Slave Address Register */
DECL|STATE|member|__IM uint32_t STATE; /**< State Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|TXDATA|member|__IOM uint32_t TXDATA; /**< Transmit Buffer Data Register */
DECL|_I2C_CLKDIV_DIV_DEFAULT|macro|_I2C_CLKDIV_DIV_DEFAULT
DECL|_I2C_CLKDIV_DIV_MASK|macro|_I2C_CLKDIV_DIV_MASK
DECL|_I2C_CLKDIV_DIV_SHIFT|macro|_I2C_CLKDIV_DIV_SHIFT
DECL|_I2C_CLKDIV_MASK|macro|_I2C_CLKDIV_MASK
DECL|_I2C_CLKDIV_RESETVALUE|macro|_I2C_CLKDIV_RESETVALUE
DECL|_I2C_CMD_ABORT_DEFAULT|macro|_I2C_CMD_ABORT_DEFAULT
DECL|_I2C_CMD_ABORT_MASK|macro|_I2C_CMD_ABORT_MASK
DECL|_I2C_CMD_ABORT_SHIFT|macro|_I2C_CMD_ABORT_SHIFT
DECL|_I2C_CMD_ACK_DEFAULT|macro|_I2C_CMD_ACK_DEFAULT
DECL|_I2C_CMD_ACK_MASK|macro|_I2C_CMD_ACK_MASK
DECL|_I2C_CMD_ACK_SHIFT|macro|_I2C_CMD_ACK_SHIFT
DECL|_I2C_CMD_CLEARPC_DEFAULT|macro|_I2C_CMD_CLEARPC_DEFAULT
DECL|_I2C_CMD_CLEARPC_MASK|macro|_I2C_CMD_CLEARPC_MASK
DECL|_I2C_CMD_CLEARPC_SHIFT|macro|_I2C_CMD_CLEARPC_SHIFT
DECL|_I2C_CMD_CLEARTX_DEFAULT|macro|_I2C_CMD_CLEARTX_DEFAULT
DECL|_I2C_CMD_CLEARTX_MASK|macro|_I2C_CMD_CLEARTX_MASK
DECL|_I2C_CMD_CLEARTX_SHIFT|macro|_I2C_CMD_CLEARTX_SHIFT
DECL|_I2C_CMD_CONT_DEFAULT|macro|_I2C_CMD_CONT_DEFAULT
DECL|_I2C_CMD_CONT_MASK|macro|_I2C_CMD_CONT_MASK
DECL|_I2C_CMD_CONT_SHIFT|macro|_I2C_CMD_CONT_SHIFT
DECL|_I2C_CMD_MASK|macro|_I2C_CMD_MASK
DECL|_I2C_CMD_NACK_DEFAULT|macro|_I2C_CMD_NACK_DEFAULT
DECL|_I2C_CMD_NACK_MASK|macro|_I2C_CMD_NACK_MASK
DECL|_I2C_CMD_NACK_SHIFT|macro|_I2C_CMD_NACK_SHIFT
DECL|_I2C_CMD_RESETVALUE|macro|_I2C_CMD_RESETVALUE
DECL|_I2C_CMD_START_DEFAULT|macro|_I2C_CMD_START_DEFAULT
DECL|_I2C_CMD_START_MASK|macro|_I2C_CMD_START_MASK
DECL|_I2C_CMD_START_SHIFT|macro|_I2C_CMD_START_SHIFT
DECL|_I2C_CMD_STOP_DEFAULT|macro|_I2C_CMD_STOP_DEFAULT
DECL|_I2C_CMD_STOP_MASK|macro|_I2C_CMD_STOP_MASK
DECL|_I2C_CMD_STOP_SHIFT|macro|_I2C_CMD_STOP_SHIFT
DECL|_I2C_CTRL_ARBDIS_DEFAULT|macro|_I2C_CTRL_ARBDIS_DEFAULT
DECL|_I2C_CTRL_ARBDIS_MASK|macro|_I2C_CTRL_ARBDIS_MASK
DECL|_I2C_CTRL_ARBDIS_SHIFT|macro|_I2C_CTRL_ARBDIS_SHIFT
DECL|_I2C_CTRL_AUTOACK_DEFAULT|macro|_I2C_CTRL_AUTOACK_DEFAULT
DECL|_I2C_CTRL_AUTOACK_MASK|macro|_I2C_CTRL_AUTOACK_MASK
DECL|_I2C_CTRL_AUTOACK_SHIFT|macro|_I2C_CTRL_AUTOACK_SHIFT
DECL|_I2C_CTRL_AUTOSE_DEFAULT|macro|_I2C_CTRL_AUTOSE_DEFAULT
DECL|_I2C_CTRL_AUTOSE_MASK|macro|_I2C_CTRL_AUTOSE_MASK
DECL|_I2C_CTRL_AUTOSE_SHIFT|macro|_I2C_CTRL_AUTOSE_SHIFT
DECL|_I2C_CTRL_AUTOSN_DEFAULT|macro|_I2C_CTRL_AUTOSN_DEFAULT
DECL|_I2C_CTRL_AUTOSN_MASK|macro|_I2C_CTRL_AUTOSN_MASK
DECL|_I2C_CTRL_AUTOSN_SHIFT|macro|_I2C_CTRL_AUTOSN_SHIFT
DECL|_I2C_CTRL_BITO_160PCC|macro|_I2C_CTRL_BITO_160PCC
DECL|_I2C_CTRL_BITO_40PCC|macro|_I2C_CTRL_BITO_40PCC
DECL|_I2C_CTRL_BITO_80PCC|macro|_I2C_CTRL_BITO_80PCC
DECL|_I2C_CTRL_BITO_DEFAULT|macro|_I2C_CTRL_BITO_DEFAULT
DECL|_I2C_CTRL_BITO_MASK|macro|_I2C_CTRL_BITO_MASK
DECL|_I2C_CTRL_BITO_OFF|macro|_I2C_CTRL_BITO_OFF
DECL|_I2C_CTRL_BITO_SHIFT|macro|_I2C_CTRL_BITO_SHIFT
DECL|_I2C_CTRL_CLHR_ASYMMETRIC|macro|_I2C_CTRL_CLHR_ASYMMETRIC
DECL|_I2C_CTRL_CLHR_DEFAULT|macro|_I2C_CTRL_CLHR_DEFAULT
DECL|_I2C_CTRL_CLHR_FAST|macro|_I2C_CTRL_CLHR_FAST
DECL|_I2C_CTRL_CLHR_MASK|macro|_I2C_CTRL_CLHR_MASK
DECL|_I2C_CTRL_CLHR_SHIFT|macro|_I2C_CTRL_CLHR_SHIFT
DECL|_I2C_CTRL_CLHR_STANDARD|macro|_I2C_CTRL_CLHR_STANDARD
DECL|_I2C_CTRL_CLTO_1024PPC|macro|_I2C_CTRL_CLTO_1024PPC
DECL|_I2C_CTRL_CLTO_160PCC|macro|_I2C_CTRL_CLTO_160PCC
DECL|_I2C_CTRL_CLTO_320PPC|macro|_I2C_CTRL_CLTO_320PPC
DECL|_I2C_CTRL_CLTO_40PCC|macro|_I2C_CTRL_CLTO_40PCC
DECL|_I2C_CTRL_CLTO_80PCC|macro|_I2C_CTRL_CLTO_80PCC
DECL|_I2C_CTRL_CLTO_DEFAULT|macro|_I2C_CTRL_CLTO_DEFAULT
DECL|_I2C_CTRL_CLTO_MASK|macro|_I2C_CTRL_CLTO_MASK
DECL|_I2C_CTRL_CLTO_OFF|macro|_I2C_CTRL_CLTO_OFF
DECL|_I2C_CTRL_CLTO_SHIFT|macro|_I2C_CTRL_CLTO_SHIFT
DECL|_I2C_CTRL_EN_DEFAULT|macro|_I2C_CTRL_EN_DEFAULT
DECL|_I2C_CTRL_EN_MASK|macro|_I2C_CTRL_EN_MASK
DECL|_I2C_CTRL_EN_SHIFT|macro|_I2C_CTRL_EN_SHIFT
DECL|_I2C_CTRL_GCAMEN_DEFAULT|macro|_I2C_CTRL_GCAMEN_DEFAULT
DECL|_I2C_CTRL_GCAMEN_MASK|macro|_I2C_CTRL_GCAMEN_MASK
DECL|_I2C_CTRL_GCAMEN_SHIFT|macro|_I2C_CTRL_GCAMEN_SHIFT
DECL|_I2C_CTRL_GIBITO_DEFAULT|macro|_I2C_CTRL_GIBITO_DEFAULT
DECL|_I2C_CTRL_GIBITO_MASK|macro|_I2C_CTRL_GIBITO_MASK
DECL|_I2C_CTRL_GIBITO_SHIFT|macro|_I2C_CTRL_GIBITO_SHIFT
DECL|_I2C_CTRL_MASK|macro|_I2C_CTRL_MASK
DECL|_I2C_CTRL_RESETVALUE|macro|_I2C_CTRL_RESETVALUE
DECL|_I2C_CTRL_SLAVE_DEFAULT|macro|_I2C_CTRL_SLAVE_DEFAULT
DECL|_I2C_CTRL_SLAVE_MASK|macro|_I2C_CTRL_SLAVE_MASK
DECL|_I2C_CTRL_SLAVE_SHIFT|macro|_I2C_CTRL_SLAVE_SHIFT
DECL|_I2C_IEN_ACK_DEFAULT|macro|_I2C_IEN_ACK_DEFAULT
DECL|_I2C_IEN_ACK_MASK|macro|_I2C_IEN_ACK_MASK
DECL|_I2C_IEN_ACK_SHIFT|macro|_I2C_IEN_ACK_SHIFT
DECL|_I2C_IEN_ADDR_DEFAULT|macro|_I2C_IEN_ADDR_DEFAULT
DECL|_I2C_IEN_ADDR_MASK|macro|_I2C_IEN_ADDR_MASK
DECL|_I2C_IEN_ADDR_SHIFT|macro|_I2C_IEN_ADDR_SHIFT
DECL|_I2C_IEN_ARBLOST_DEFAULT|macro|_I2C_IEN_ARBLOST_DEFAULT
DECL|_I2C_IEN_ARBLOST_MASK|macro|_I2C_IEN_ARBLOST_MASK
DECL|_I2C_IEN_ARBLOST_SHIFT|macro|_I2C_IEN_ARBLOST_SHIFT
DECL|_I2C_IEN_BITO_DEFAULT|macro|_I2C_IEN_BITO_DEFAULT
DECL|_I2C_IEN_BITO_MASK|macro|_I2C_IEN_BITO_MASK
DECL|_I2C_IEN_BITO_SHIFT|macro|_I2C_IEN_BITO_SHIFT
DECL|_I2C_IEN_BUSERR_DEFAULT|macro|_I2C_IEN_BUSERR_DEFAULT
DECL|_I2C_IEN_BUSERR_MASK|macro|_I2C_IEN_BUSERR_MASK
DECL|_I2C_IEN_BUSERR_SHIFT|macro|_I2C_IEN_BUSERR_SHIFT
DECL|_I2C_IEN_BUSHOLD_DEFAULT|macro|_I2C_IEN_BUSHOLD_DEFAULT
DECL|_I2C_IEN_BUSHOLD_MASK|macro|_I2C_IEN_BUSHOLD_MASK
DECL|_I2C_IEN_BUSHOLD_SHIFT|macro|_I2C_IEN_BUSHOLD_SHIFT
DECL|_I2C_IEN_CLTO_DEFAULT|macro|_I2C_IEN_CLTO_DEFAULT
DECL|_I2C_IEN_CLTO_MASK|macro|_I2C_IEN_CLTO_MASK
DECL|_I2C_IEN_CLTO_SHIFT|macro|_I2C_IEN_CLTO_SHIFT
DECL|_I2C_IEN_MASK|macro|_I2C_IEN_MASK
DECL|_I2C_IEN_MSTOP_DEFAULT|macro|_I2C_IEN_MSTOP_DEFAULT
DECL|_I2C_IEN_MSTOP_MASK|macro|_I2C_IEN_MSTOP_MASK
DECL|_I2C_IEN_MSTOP_SHIFT|macro|_I2C_IEN_MSTOP_SHIFT
DECL|_I2C_IEN_NACK_DEFAULT|macro|_I2C_IEN_NACK_DEFAULT
DECL|_I2C_IEN_NACK_MASK|macro|_I2C_IEN_NACK_MASK
DECL|_I2C_IEN_NACK_SHIFT|macro|_I2C_IEN_NACK_SHIFT
DECL|_I2C_IEN_RESETVALUE|macro|_I2C_IEN_RESETVALUE
DECL|_I2C_IEN_RSTART_DEFAULT|macro|_I2C_IEN_RSTART_DEFAULT
DECL|_I2C_IEN_RSTART_MASK|macro|_I2C_IEN_RSTART_MASK
DECL|_I2C_IEN_RSTART_SHIFT|macro|_I2C_IEN_RSTART_SHIFT
DECL|_I2C_IEN_RXDATAV_DEFAULT|macro|_I2C_IEN_RXDATAV_DEFAULT
DECL|_I2C_IEN_RXDATAV_MASK|macro|_I2C_IEN_RXDATAV_MASK
DECL|_I2C_IEN_RXDATAV_SHIFT|macro|_I2C_IEN_RXDATAV_SHIFT
DECL|_I2C_IEN_RXUF_DEFAULT|macro|_I2C_IEN_RXUF_DEFAULT
DECL|_I2C_IEN_RXUF_MASK|macro|_I2C_IEN_RXUF_MASK
DECL|_I2C_IEN_RXUF_SHIFT|macro|_I2C_IEN_RXUF_SHIFT
DECL|_I2C_IEN_SSTOP_DEFAULT|macro|_I2C_IEN_SSTOP_DEFAULT
DECL|_I2C_IEN_SSTOP_MASK|macro|_I2C_IEN_SSTOP_MASK
DECL|_I2C_IEN_SSTOP_SHIFT|macro|_I2C_IEN_SSTOP_SHIFT
DECL|_I2C_IEN_START_DEFAULT|macro|_I2C_IEN_START_DEFAULT
DECL|_I2C_IEN_START_MASK|macro|_I2C_IEN_START_MASK
DECL|_I2C_IEN_START_SHIFT|macro|_I2C_IEN_START_SHIFT
DECL|_I2C_IEN_TXBL_DEFAULT|macro|_I2C_IEN_TXBL_DEFAULT
DECL|_I2C_IEN_TXBL_MASK|macro|_I2C_IEN_TXBL_MASK
DECL|_I2C_IEN_TXBL_SHIFT|macro|_I2C_IEN_TXBL_SHIFT
DECL|_I2C_IEN_TXC_DEFAULT|macro|_I2C_IEN_TXC_DEFAULT
DECL|_I2C_IEN_TXC_MASK|macro|_I2C_IEN_TXC_MASK
DECL|_I2C_IEN_TXC_SHIFT|macro|_I2C_IEN_TXC_SHIFT
DECL|_I2C_IEN_TXOF_DEFAULT|macro|_I2C_IEN_TXOF_DEFAULT
DECL|_I2C_IEN_TXOF_MASK|macro|_I2C_IEN_TXOF_MASK
DECL|_I2C_IEN_TXOF_SHIFT|macro|_I2C_IEN_TXOF_SHIFT
DECL|_I2C_IFC_ACK_DEFAULT|macro|_I2C_IFC_ACK_DEFAULT
DECL|_I2C_IFC_ACK_MASK|macro|_I2C_IFC_ACK_MASK
DECL|_I2C_IFC_ACK_SHIFT|macro|_I2C_IFC_ACK_SHIFT
DECL|_I2C_IFC_ADDR_DEFAULT|macro|_I2C_IFC_ADDR_DEFAULT
DECL|_I2C_IFC_ADDR_MASK|macro|_I2C_IFC_ADDR_MASK
DECL|_I2C_IFC_ADDR_SHIFT|macro|_I2C_IFC_ADDR_SHIFT
DECL|_I2C_IFC_ARBLOST_DEFAULT|macro|_I2C_IFC_ARBLOST_DEFAULT
DECL|_I2C_IFC_ARBLOST_MASK|macro|_I2C_IFC_ARBLOST_MASK
DECL|_I2C_IFC_ARBLOST_SHIFT|macro|_I2C_IFC_ARBLOST_SHIFT
DECL|_I2C_IFC_BITO_DEFAULT|macro|_I2C_IFC_BITO_DEFAULT
DECL|_I2C_IFC_BITO_MASK|macro|_I2C_IFC_BITO_MASK
DECL|_I2C_IFC_BITO_SHIFT|macro|_I2C_IFC_BITO_SHIFT
DECL|_I2C_IFC_BUSERR_DEFAULT|macro|_I2C_IFC_BUSERR_DEFAULT
DECL|_I2C_IFC_BUSERR_MASK|macro|_I2C_IFC_BUSERR_MASK
DECL|_I2C_IFC_BUSERR_SHIFT|macro|_I2C_IFC_BUSERR_SHIFT
DECL|_I2C_IFC_BUSHOLD_DEFAULT|macro|_I2C_IFC_BUSHOLD_DEFAULT
DECL|_I2C_IFC_BUSHOLD_MASK|macro|_I2C_IFC_BUSHOLD_MASK
DECL|_I2C_IFC_BUSHOLD_SHIFT|macro|_I2C_IFC_BUSHOLD_SHIFT
DECL|_I2C_IFC_CLTO_DEFAULT|macro|_I2C_IFC_CLTO_DEFAULT
DECL|_I2C_IFC_CLTO_MASK|macro|_I2C_IFC_CLTO_MASK
DECL|_I2C_IFC_CLTO_SHIFT|macro|_I2C_IFC_CLTO_SHIFT
DECL|_I2C_IFC_MASK|macro|_I2C_IFC_MASK
DECL|_I2C_IFC_MSTOP_DEFAULT|macro|_I2C_IFC_MSTOP_DEFAULT
DECL|_I2C_IFC_MSTOP_MASK|macro|_I2C_IFC_MSTOP_MASK
DECL|_I2C_IFC_MSTOP_SHIFT|macro|_I2C_IFC_MSTOP_SHIFT
DECL|_I2C_IFC_NACK_DEFAULT|macro|_I2C_IFC_NACK_DEFAULT
DECL|_I2C_IFC_NACK_MASK|macro|_I2C_IFC_NACK_MASK
DECL|_I2C_IFC_NACK_SHIFT|macro|_I2C_IFC_NACK_SHIFT
DECL|_I2C_IFC_RESETVALUE|macro|_I2C_IFC_RESETVALUE
DECL|_I2C_IFC_RSTART_DEFAULT|macro|_I2C_IFC_RSTART_DEFAULT
DECL|_I2C_IFC_RSTART_MASK|macro|_I2C_IFC_RSTART_MASK
DECL|_I2C_IFC_RSTART_SHIFT|macro|_I2C_IFC_RSTART_SHIFT
DECL|_I2C_IFC_RXUF_DEFAULT|macro|_I2C_IFC_RXUF_DEFAULT
DECL|_I2C_IFC_RXUF_MASK|macro|_I2C_IFC_RXUF_MASK
DECL|_I2C_IFC_RXUF_SHIFT|macro|_I2C_IFC_RXUF_SHIFT
DECL|_I2C_IFC_SSTOP_DEFAULT|macro|_I2C_IFC_SSTOP_DEFAULT
DECL|_I2C_IFC_SSTOP_MASK|macro|_I2C_IFC_SSTOP_MASK
DECL|_I2C_IFC_SSTOP_SHIFT|macro|_I2C_IFC_SSTOP_SHIFT
DECL|_I2C_IFC_START_DEFAULT|macro|_I2C_IFC_START_DEFAULT
DECL|_I2C_IFC_START_MASK|macro|_I2C_IFC_START_MASK
DECL|_I2C_IFC_START_SHIFT|macro|_I2C_IFC_START_SHIFT
DECL|_I2C_IFC_TXC_DEFAULT|macro|_I2C_IFC_TXC_DEFAULT
DECL|_I2C_IFC_TXC_MASK|macro|_I2C_IFC_TXC_MASK
DECL|_I2C_IFC_TXC_SHIFT|macro|_I2C_IFC_TXC_SHIFT
DECL|_I2C_IFC_TXOF_DEFAULT|macro|_I2C_IFC_TXOF_DEFAULT
DECL|_I2C_IFC_TXOF_MASK|macro|_I2C_IFC_TXOF_MASK
DECL|_I2C_IFC_TXOF_SHIFT|macro|_I2C_IFC_TXOF_SHIFT
DECL|_I2C_IFS_ACK_DEFAULT|macro|_I2C_IFS_ACK_DEFAULT
DECL|_I2C_IFS_ACK_MASK|macro|_I2C_IFS_ACK_MASK
DECL|_I2C_IFS_ACK_SHIFT|macro|_I2C_IFS_ACK_SHIFT
DECL|_I2C_IFS_ADDR_DEFAULT|macro|_I2C_IFS_ADDR_DEFAULT
DECL|_I2C_IFS_ADDR_MASK|macro|_I2C_IFS_ADDR_MASK
DECL|_I2C_IFS_ADDR_SHIFT|macro|_I2C_IFS_ADDR_SHIFT
DECL|_I2C_IFS_ARBLOST_DEFAULT|macro|_I2C_IFS_ARBLOST_DEFAULT
DECL|_I2C_IFS_ARBLOST_MASK|macro|_I2C_IFS_ARBLOST_MASK
DECL|_I2C_IFS_ARBLOST_SHIFT|macro|_I2C_IFS_ARBLOST_SHIFT
DECL|_I2C_IFS_BITO_DEFAULT|macro|_I2C_IFS_BITO_DEFAULT
DECL|_I2C_IFS_BITO_MASK|macro|_I2C_IFS_BITO_MASK
DECL|_I2C_IFS_BITO_SHIFT|macro|_I2C_IFS_BITO_SHIFT
DECL|_I2C_IFS_BUSERR_DEFAULT|macro|_I2C_IFS_BUSERR_DEFAULT
DECL|_I2C_IFS_BUSERR_MASK|macro|_I2C_IFS_BUSERR_MASK
DECL|_I2C_IFS_BUSERR_SHIFT|macro|_I2C_IFS_BUSERR_SHIFT
DECL|_I2C_IFS_BUSHOLD_DEFAULT|macro|_I2C_IFS_BUSHOLD_DEFAULT
DECL|_I2C_IFS_BUSHOLD_MASK|macro|_I2C_IFS_BUSHOLD_MASK
DECL|_I2C_IFS_BUSHOLD_SHIFT|macro|_I2C_IFS_BUSHOLD_SHIFT
DECL|_I2C_IFS_CLTO_DEFAULT|macro|_I2C_IFS_CLTO_DEFAULT
DECL|_I2C_IFS_CLTO_MASK|macro|_I2C_IFS_CLTO_MASK
DECL|_I2C_IFS_CLTO_SHIFT|macro|_I2C_IFS_CLTO_SHIFT
DECL|_I2C_IFS_MASK|macro|_I2C_IFS_MASK
DECL|_I2C_IFS_MSTOP_DEFAULT|macro|_I2C_IFS_MSTOP_DEFAULT
DECL|_I2C_IFS_MSTOP_MASK|macro|_I2C_IFS_MSTOP_MASK
DECL|_I2C_IFS_MSTOP_SHIFT|macro|_I2C_IFS_MSTOP_SHIFT
DECL|_I2C_IFS_NACK_DEFAULT|macro|_I2C_IFS_NACK_DEFAULT
DECL|_I2C_IFS_NACK_MASK|macro|_I2C_IFS_NACK_MASK
DECL|_I2C_IFS_NACK_SHIFT|macro|_I2C_IFS_NACK_SHIFT
DECL|_I2C_IFS_RESETVALUE|macro|_I2C_IFS_RESETVALUE
DECL|_I2C_IFS_RSTART_DEFAULT|macro|_I2C_IFS_RSTART_DEFAULT
DECL|_I2C_IFS_RSTART_MASK|macro|_I2C_IFS_RSTART_MASK
DECL|_I2C_IFS_RSTART_SHIFT|macro|_I2C_IFS_RSTART_SHIFT
DECL|_I2C_IFS_RXUF_DEFAULT|macro|_I2C_IFS_RXUF_DEFAULT
DECL|_I2C_IFS_RXUF_MASK|macro|_I2C_IFS_RXUF_MASK
DECL|_I2C_IFS_RXUF_SHIFT|macro|_I2C_IFS_RXUF_SHIFT
DECL|_I2C_IFS_SSTOP_DEFAULT|macro|_I2C_IFS_SSTOP_DEFAULT
DECL|_I2C_IFS_SSTOP_MASK|macro|_I2C_IFS_SSTOP_MASK
DECL|_I2C_IFS_SSTOP_SHIFT|macro|_I2C_IFS_SSTOP_SHIFT
DECL|_I2C_IFS_START_DEFAULT|macro|_I2C_IFS_START_DEFAULT
DECL|_I2C_IFS_START_MASK|macro|_I2C_IFS_START_MASK
DECL|_I2C_IFS_START_SHIFT|macro|_I2C_IFS_START_SHIFT
DECL|_I2C_IFS_TXC_DEFAULT|macro|_I2C_IFS_TXC_DEFAULT
DECL|_I2C_IFS_TXC_MASK|macro|_I2C_IFS_TXC_MASK
DECL|_I2C_IFS_TXC_SHIFT|macro|_I2C_IFS_TXC_SHIFT
DECL|_I2C_IFS_TXOF_DEFAULT|macro|_I2C_IFS_TXOF_DEFAULT
DECL|_I2C_IFS_TXOF_MASK|macro|_I2C_IFS_TXOF_MASK
DECL|_I2C_IFS_TXOF_SHIFT|macro|_I2C_IFS_TXOF_SHIFT
DECL|_I2C_IF_ACK_DEFAULT|macro|_I2C_IF_ACK_DEFAULT
DECL|_I2C_IF_ACK_MASK|macro|_I2C_IF_ACK_MASK
DECL|_I2C_IF_ACK_SHIFT|macro|_I2C_IF_ACK_SHIFT
DECL|_I2C_IF_ADDR_DEFAULT|macro|_I2C_IF_ADDR_DEFAULT
DECL|_I2C_IF_ADDR_MASK|macro|_I2C_IF_ADDR_MASK
DECL|_I2C_IF_ADDR_SHIFT|macro|_I2C_IF_ADDR_SHIFT
DECL|_I2C_IF_ARBLOST_DEFAULT|macro|_I2C_IF_ARBLOST_DEFAULT
DECL|_I2C_IF_ARBLOST_MASK|macro|_I2C_IF_ARBLOST_MASK
DECL|_I2C_IF_ARBLOST_SHIFT|macro|_I2C_IF_ARBLOST_SHIFT
DECL|_I2C_IF_BITO_DEFAULT|macro|_I2C_IF_BITO_DEFAULT
DECL|_I2C_IF_BITO_MASK|macro|_I2C_IF_BITO_MASK
DECL|_I2C_IF_BITO_SHIFT|macro|_I2C_IF_BITO_SHIFT
DECL|_I2C_IF_BUSERR_DEFAULT|macro|_I2C_IF_BUSERR_DEFAULT
DECL|_I2C_IF_BUSERR_MASK|macro|_I2C_IF_BUSERR_MASK
DECL|_I2C_IF_BUSERR_SHIFT|macro|_I2C_IF_BUSERR_SHIFT
DECL|_I2C_IF_BUSHOLD_DEFAULT|macro|_I2C_IF_BUSHOLD_DEFAULT
DECL|_I2C_IF_BUSHOLD_MASK|macro|_I2C_IF_BUSHOLD_MASK
DECL|_I2C_IF_BUSHOLD_SHIFT|macro|_I2C_IF_BUSHOLD_SHIFT
DECL|_I2C_IF_CLTO_DEFAULT|macro|_I2C_IF_CLTO_DEFAULT
DECL|_I2C_IF_CLTO_MASK|macro|_I2C_IF_CLTO_MASK
DECL|_I2C_IF_CLTO_SHIFT|macro|_I2C_IF_CLTO_SHIFT
DECL|_I2C_IF_MASK|macro|_I2C_IF_MASK
DECL|_I2C_IF_MSTOP_DEFAULT|macro|_I2C_IF_MSTOP_DEFAULT
DECL|_I2C_IF_MSTOP_MASK|macro|_I2C_IF_MSTOP_MASK
DECL|_I2C_IF_MSTOP_SHIFT|macro|_I2C_IF_MSTOP_SHIFT
DECL|_I2C_IF_NACK_DEFAULT|macro|_I2C_IF_NACK_DEFAULT
DECL|_I2C_IF_NACK_MASK|macro|_I2C_IF_NACK_MASK
DECL|_I2C_IF_NACK_SHIFT|macro|_I2C_IF_NACK_SHIFT
DECL|_I2C_IF_RESETVALUE|macro|_I2C_IF_RESETVALUE
DECL|_I2C_IF_RSTART_DEFAULT|macro|_I2C_IF_RSTART_DEFAULT
DECL|_I2C_IF_RSTART_MASK|macro|_I2C_IF_RSTART_MASK
DECL|_I2C_IF_RSTART_SHIFT|macro|_I2C_IF_RSTART_SHIFT
DECL|_I2C_IF_RXDATAV_DEFAULT|macro|_I2C_IF_RXDATAV_DEFAULT
DECL|_I2C_IF_RXDATAV_MASK|macro|_I2C_IF_RXDATAV_MASK
DECL|_I2C_IF_RXDATAV_SHIFT|macro|_I2C_IF_RXDATAV_SHIFT
DECL|_I2C_IF_RXUF_DEFAULT|macro|_I2C_IF_RXUF_DEFAULT
DECL|_I2C_IF_RXUF_MASK|macro|_I2C_IF_RXUF_MASK
DECL|_I2C_IF_RXUF_SHIFT|macro|_I2C_IF_RXUF_SHIFT
DECL|_I2C_IF_SSTOP_DEFAULT|macro|_I2C_IF_SSTOP_DEFAULT
DECL|_I2C_IF_SSTOP_MASK|macro|_I2C_IF_SSTOP_MASK
DECL|_I2C_IF_SSTOP_SHIFT|macro|_I2C_IF_SSTOP_SHIFT
DECL|_I2C_IF_START_DEFAULT|macro|_I2C_IF_START_DEFAULT
DECL|_I2C_IF_START_MASK|macro|_I2C_IF_START_MASK
DECL|_I2C_IF_START_SHIFT|macro|_I2C_IF_START_SHIFT
DECL|_I2C_IF_TXBL_DEFAULT|macro|_I2C_IF_TXBL_DEFAULT
DECL|_I2C_IF_TXBL_MASK|macro|_I2C_IF_TXBL_MASK
DECL|_I2C_IF_TXBL_SHIFT|macro|_I2C_IF_TXBL_SHIFT
DECL|_I2C_IF_TXC_DEFAULT|macro|_I2C_IF_TXC_DEFAULT
DECL|_I2C_IF_TXC_MASK|macro|_I2C_IF_TXC_MASK
DECL|_I2C_IF_TXC_SHIFT|macro|_I2C_IF_TXC_SHIFT
DECL|_I2C_IF_TXOF_DEFAULT|macro|_I2C_IF_TXOF_DEFAULT
DECL|_I2C_IF_TXOF_MASK|macro|_I2C_IF_TXOF_MASK
DECL|_I2C_IF_TXOF_SHIFT|macro|_I2C_IF_TXOF_SHIFT
DECL|_I2C_ROUTE_LOCATION_DEFAULT|macro|_I2C_ROUTE_LOCATION_DEFAULT
DECL|_I2C_ROUTE_LOCATION_LOC0|macro|_I2C_ROUTE_LOCATION_LOC0
DECL|_I2C_ROUTE_LOCATION_LOC1|macro|_I2C_ROUTE_LOCATION_LOC1
DECL|_I2C_ROUTE_LOCATION_LOC2|macro|_I2C_ROUTE_LOCATION_LOC2
DECL|_I2C_ROUTE_LOCATION_LOC3|macro|_I2C_ROUTE_LOCATION_LOC3
DECL|_I2C_ROUTE_LOCATION_LOC4|macro|_I2C_ROUTE_LOCATION_LOC4
DECL|_I2C_ROUTE_LOCATION_LOC5|macro|_I2C_ROUTE_LOCATION_LOC5
DECL|_I2C_ROUTE_LOCATION_LOC6|macro|_I2C_ROUTE_LOCATION_LOC6
DECL|_I2C_ROUTE_LOCATION_MASK|macro|_I2C_ROUTE_LOCATION_MASK
DECL|_I2C_ROUTE_LOCATION_SHIFT|macro|_I2C_ROUTE_LOCATION_SHIFT
DECL|_I2C_ROUTE_MASK|macro|_I2C_ROUTE_MASK
DECL|_I2C_ROUTE_RESETVALUE|macro|_I2C_ROUTE_RESETVALUE
DECL|_I2C_ROUTE_SCLPEN_DEFAULT|macro|_I2C_ROUTE_SCLPEN_DEFAULT
DECL|_I2C_ROUTE_SCLPEN_MASK|macro|_I2C_ROUTE_SCLPEN_MASK
DECL|_I2C_ROUTE_SCLPEN_SHIFT|macro|_I2C_ROUTE_SCLPEN_SHIFT
DECL|_I2C_ROUTE_SDAPEN_DEFAULT|macro|_I2C_ROUTE_SDAPEN_DEFAULT
DECL|_I2C_ROUTE_SDAPEN_MASK|macro|_I2C_ROUTE_SDAPEN_MASK
DECL|_I2C_ROUTE_SDAPEN_SHIFT|macro|_I2C_ROUTE_SDAPEN_SHIFT
DECL|_I2C_RXDATAP_MASK|macro|_I2C_RXDATAP_MASK
DECL|_I2C_RXDATAP_RESETVALUE|macro|_I2C_RXDATAP_RESETVALUE
DECL|_I2C_RXDATAP_RXDATAP_DEFAULT|macro|_I2C_RXDATAP_RXDATAP_DEFAULT
DECL|_I2C_RXDATAP_RXDATAP_MASK|macro|_I2C_RXDATAP_RXDATAP_MASK
DECL|_I2C_RXDATAP_RXDATAP_SHIFT|macro|_I2C_RXDATAP_RXDATAP_SHIFT
DECL|_I2C_RXDATA_MASK|macro|_I2C_RXDATA_MASK
DECL|_I2C_RXDATA_RESETVALUE|macro|_I2C_RXDATA_RESETVALUE
DECL|_I2C_RXDATA_RXDATA_DEFAULT|macro|_I2C_RXDATA_RXDATA_DEFAULT
DECL|_I2C_RXDATA_RXDATA_MASK|macro|_I2C_RXDATA_RXDATA_MASK
DECL|_I2C_RXDATA_RXDATA_SHIFT|macro|_I2C_RXDATA_RXDATA_SHIFT
DECL|_I2C_SADDRMASK_MASK_DEFAULT|macro|_I2C_SADDRMASK_MASK_DEFAULT
DECL|_I2C_SADDRMASK_MASK_MASK|macro|_I2C_SADDRMASK_MASK_MASK
DECL|_I2C_SADDRMASK_MASK_SHIFT|macro|_I2C_SADDRMASK_MASK_SHIFT
DECL|_I2C_SADDRMASK_MASK|macro|_I2C_SADDRMASK_MASK
DECL|_I2C_SADDRMASK_RESETVALUE|macro|_I2C_SADDRMASK_RESETVALUE
DECL|_I2C_SADDR_ADDR_DEFAULT|macro|_I2C_SADDR_ADDR_DEFAULT
DECL|_I2C_SADDR_ADDR_MASK|macro|_I2C_SADDR_ADDR_MASK
DECL|_I2C_SADDR_ADDR_SHIFT|macro|_I2C_SADDR_ADDR_SHIFT
DECL|_I2C_SADDR_MASK|macro|_I2C_SADDR_MASK
DECL|_I2C_SADDR_RESETVALUE|macro|_I2C_SADDR_RESETVALUE
DECL|_I2C_STATE_BUSHOLD_DEFAULT|macro|_I2C_STATE_BUSHOLD_DEFAULT
DECL|_I2C_STATE_BUSHOLD_MASK|macro|_I2C_STATE_BUSHOLD_MASK
DECL|_I2C_STATE_BUSHOLD_SHIFT|macro|_I2C_STATE_BUSHOLD_SHIFT
DECL|_I2C_STATE_BUSY_DEFAULT|macro|_I2C_STATE_BUSY_DEFAULT
DECL|_I2C_STATE_BUSY_MASK|macro|_I2C_STATE_BUSY_MASK
DECL|_I2C_STATE_BUSY_SHIFT|macro|_I2C_STATE_BUSY_SHIFT
DECL|_I2C_STATE_MASK|macro|_I2C_STATE_MASK
DECL|_I2C_STATE_MASTER_DEFAULT|macro|_I2C_STATE_MASTER_DEFAULT
DECL|_I2C_STATE_MASTER_MASK|macro|_I2C_STATE_MASTER_MASK
DECL|_I2C_STATE_MASTER_SHIFT|macro|_I2C_STATE_MASTER_SHIFT
DECL|_I2C_STATE_NACKED_DEFAULT|macro|_I2C_STATE_NACKED_DEFAULT
DECL|_I2C_STATE_NACKED_MASK|macro|_I2C_STATE_NACKED_MASK
DECL|_I2C_STATE_NACKED_SHIFT|macro|_I2C_STATE_NACKED_SHIFT
DECL|_I2C_STATE_RESETVALUE|macro|_I2C_STATE_RESETVALUE
DECL|_I2C_STATE_STATE_ADDRACK|macro|_I2C_STATE_STATE_ADDRACK
DECL|_I2C_STATE_STATE_ADDR|macro|_I2C_STATE_STATE_ADDR
DECL|_I2C_STATE_STATE_DATAACK|macro|_I2C_STATE_STATE_DATAACK
DECL|_I2C_STATE_STATE_DATA|macro|_I2C_STATE_STATE_DATA
DECL|_I2C_STATE_STATE_DEFAULT|macro|_I2C_STATE_STATE_DEFAULT
DECL|_I2C_STATE_STATE_IDLE|macro|_I2C_STATE_STATE_IDLE
DECL|_I2C_STATE_STATE_MASK|macro|_I2C_STATE_STATE_MASK
DECL|_I2C_STATE_STATE_SHIFT|macro|_I2C_STATE_STATE_SHIFT
DECL|_I2C_STATE_STATE_START|macro|_I2C_STATE_STATE_START
DECL|_I2C_STATE_STATE_WAIT|macro|_I2C_STATE_STATE_WAIT
DECL|_I2C_STATE_TRANSMITTER_DEFAULT|macro|_I2C_STATE_TRANSMITTER_DEFAULT
DECL|_I2C_STATE_TRANSMITTER_MASK|macro|_I2C_STATE_TRANSMITTER_MASK
DECL|_I2C_STATE_TRANSMITTER_SHIFT|macro|_I2C_STATE_TRANSMITTER_SHIFT
DECL|_I2C_STATUS_MASK|macro|_I2C_STATUS_MASK
DECL|_I2C_STATUS_PABORT_DEFAULT|macro|_I2C_STATUS_PABORT_DEFAULT
DECL|_I2C_STATUS_PABORT_MASK|macro|_I2C_STATUS_PABORT_MASK
DECL|_I2C_STATUS_PABORT_SHIFT|macro|_I2C_STATUS_PABORT_SHIFT
DECL|_I2C_STATUS_PACK_DEFAULT|macro|_I2C_STATUS_PACK_DEFAULT
DECL|_I2C_STATUS_PACK_MASK|macro|_I2C_STATUS_PACK_MASK
DECL|_I2C_STATUS_PACK_SHIFT|macro|_I2C_STATUS_PACK_SHIFT
DECL|_I2C_STATUS_PCONT_DEFAULT|macro|_I2C_STATUS_PCONT_DEFAULT
DECL|_I2C_STATUS_PCONT_MASK|macro|_I2C_STATUS_PCONT_MASK
DECL|_I2C_STATUS_PCONT_SHIFT|macro|_I2C_STATUS_PCONT_SHIFT
DECL|_I2C_STATUS_PNACK_DEFAULT|macro|_I2C_STATUS_PNACK_DEFAULT
DECL|_I2C_STATUS_PNACK_MASK|macro|_I2C_STATUS_PNACK_MASK
DECL|_I2C_STATUS_PNACK_SHIFT|macro|_I2C_STATUS_PNACK_SHIFT
DECL|_I2C_STATUS_PSTART_DEFAULT|macro|_I2C_STATUS_PSTART_DEFAULT
DECL|_I2C_STATUS_PSTART_MASK|macro|_I2C_STATUS_PSTART_MASK
DECL|_I2C_STATUS_PSTART_SHIFT|macro|_I2C_STATUS_PSTART_SHIFT
DECL|_I2C_STATUS_PSTOP_DEFAULT|macro|_I2C_STATUS_PSTOP_DEFAULT
DECL|_I2C_STATUS_PSTOP_MASK|macro|_I2C_STATUS_PSTOP_MASK
DECL|_I2C_STATUS_PSTOP_SHIFT|macro|_I2C_STATUS_PSTOP_SHIFT
DECL|_I2C_STATUS_RESETVALUE|macro|_I2C_STATUS_RESETVALUE
DECL|_I2C_STATUS_RXDATAV_DEFAULT|macro|_I2C_STATUS_RXDATAV_DEFAULT
DECL|_I2C_STATUS_RXDATAV_MASK|macro|_I2C_STATUS_RXDATAV_MASK
DECL|_I2C_STATUS_RXDATAV_SHIFT|macro|_I2C_STATUS_RXDATAV_SHIFT
DECL|_I2C_STATUS_TXBL_DEFAULT|macro|_I2C_STATUS_TXBL_DEFAULT
DECL|_I2C_STATUS_TXBL_MASK|macro|_I2C_STATUS_TXBL_MASK
DECL|_I2C_STATUS_TXBL_SHIFT|macro|_I2C_STATUS_TXBL_SHIFT
DECL|_I2C_STATUS_TXC_DEFAULT|macro|_I2C_STATUS_TXC_DEFAULT
DECL|_I2C_STATUS_TXC_MASK|macro|_I2C_STATUS_TXC_MASK
DECL|_I2C_STATUS_TXC_SHIFT|macro|_I2C_STATUS_TXC_SHIFT
DECL|_I2C_TXDATA_MASK|macro|_I2C_TXDATA_MASK
DECL|_I2C_TXDATA_RESETVALUE|macro|_I2C_TXDATA_RESETVALUE
DECL|_I2C_TXDATA_TXDATA_DEFAULT|macro|_I2C_TXDATA_TXDATA_DEFAULT
DECL|_I2C_TXDATA_TXDATA_MASK|macro|_I2C_TXDATA_TXDATA_MASK
DECL|_I2C_TXDATA_TXDATA_SHIFT|macro|_I2C_TXDATA_TXDATA_SHIFT
