--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            no_mem_exit
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: gpr }
  - { id: 1, class: rgpr }
  - { id: 2, class: rgpr }
  - { id: 3, class: rgpr }
  - { id: 4, class: gpr }
  - { id: 5, class: rgpr }
liveins:         
  - { reg: '%r0', virtual-reg: '%0' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        true
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 8):
    liveins: %r0
    liveouts: %sp, %r0, %r1
  
    %0 = COPY %r0
    ADJCALLSTACKDOWN 0, 14, _, implicit-def dead %sp, implicit %sp
    %1 = t2MOVi32imm @errortext
    %2 = t2MOVi32imm @.str.20
    %3 = t2MOVi 300, 14, _, _
    %r0 = COPY %1
    %r1 = COPY %3
    %r2 = COPY %2
    %r3 = COPY %0
    tBL 14, _, @snprintf, csr_aapcs, implicit-def dead %lr, implicit %sp, implicit %r0, implicit %r1, implicit %r2, implicit %r3, implicit-def %sp, implicit-def %r0
    ADJCALLSTACKUP 0, 0, 14, _, implicit-def dead %sp, implicit %sp
    %5 = t2MOVi 100, 14, _, _
    %r0 = COPY %1
    %r1 = COPY %5
    TCRETURNdi @error, implicit %sp, implicit %r0, implicit %r1

...
---
unison-test-mir-version: null
unison-test-target: ARM
unison-test-goal:
- size
unison-test-expected-cost:
- 21
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: true
...
