#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 22 12:18:51 2017
# Process ID: 16222
# Current directory: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/Main_bldc_starter_0_0_synth_1
# Command line: vivado -log Main_bldc_starter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_bldc_starter_0_0.tcl
# Log file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/Main_bldc_starter_0_0_synth_1/Main_bldc_starter_0_0.vds
# Journal file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/Main_bldc_starter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Main_bldc_starter_0_0.tcl -notrace
Command: synth_design -top Main_bldc_starter_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16262 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.641 ; gain = 57.992 ; free physical = 1950 ; free virtual = 4422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_bldc_starter_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_bldc_starter_0_0/synth/Main_bldc_starter_0_0.vhd:77]
	Parameter t_sequence bound to: 20000000 - type: integer 
INFO: [Synth 8-3491] module 'bldc_starter' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:36' bound to instance 'U0' of component 'bldc_starter' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_bldc_starter_0_0/synth/Main_bldc_starter_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'bldc_starter' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:59]
	Parameter t_sequence bound to: 20000000 - type: integer 
WARNING: [Synth 8-614] signal 'flag' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'A_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'Ah_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'B_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'Bh_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'C_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-614] signal 'Ch_bypass' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element timer_reg_reg was removed.  [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'bldc_starter' (1#1) [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Main_bldc_starter_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_bldc_starter_0_0/synth/Main_bldc_starter_0_0.vhd:77]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[2]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[1]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 1959 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 1960 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.145 ; gain = 106.496 ; free physical = 1960 ; free virtual = 4432
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
WARNING: [Synth 8-6014] Unused sequential element timer_trig_reg was removed.  [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:83]
INFO: [Synth 8-5544] ROM "inh_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.152 ; gain = 114.504 ; free physical = 1950 ; free virtual = 4422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
	                 4x32  Multipliers := 2     
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bldc_starter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
	                 4x32  Multipliers := 2     
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element timer_trig_reg was removed.  [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/new/bldc_starter.vhd:83]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[2]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[1]
WARNING: [Synth 8-3331] design bldc_starter has unconnected port hall_in[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/flag_reg)
WARNING: [Synth 8-3332] Sequential element (flag_reg) is unused and will be removed from module bldc_starter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1364.754 ; gain = 267.105 ; free physical = 1841 ; free virtual = 4313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1364.754 ; gain = 267.105 ; free physical = 1840 ; free virtual = 4313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1835 ; free virtual = 4307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   289|
|2     |LUT1   |   113|
|3     |LUT2   |   153|
|4     |LUT3   |   238|
|5     |LUT4   |   503|
|6     |LUT5   |   165|
|7     |LUT6   |   625|
|8     |FDCE   |     6|
|9     |FDPE   |     6|
|10    |FDRE   |    65|
|11    |LDC    |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  2169|
|2     |  U0     |bldc_starter |  2169|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1834 ; free virtual = 4307
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.762 ; gain = 275.113 ; free physical = 1837 ; free virtual = 4310
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.770 ; gain = 275.113 ; free physical = 1837 ; free virtual = 4310
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main_bldc_starter_0_0' is not ideal for floorplanning, since the cellview 'bldc_starter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 6 instances

15 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1457.773 ; gain = 372.707 ; free physical = 1799 ; free virtual = 4271
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/Main_bldc_starter_0_0_synth_1/Main_bldc_starter_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1919.293 ; gain = 461.520 ; free physical = 1405 ; free virtual = 3878
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/Main_bldc_starter_0_0_synth_1/Main_bldc_starter_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1921.293 ; gain = 0.000 ; free physical = 1400 ; free virtual = 3875
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 12:19:32 2017...
