# 0 "arch/arm/dts/.imx6q-gw5904.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.imx6q-gw5904.dtb.pre.tmp"
# 48 "arch/arm/dts/.imx6q-gw5904.dtb.pre.tmp"
/dts-v1/;
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6q.dtsi" 1




# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/interrupt-controller/irq.h" 1
# 6 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6q.dtsi" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6q-pinfunc.h" 1
# 7 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6q.dtsi" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl.dtsi" 1





# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/clock/imx6qdl-clock.h" 1
# 7 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl.dtsi" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/input/input.h" 1
# 12 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/input/input.h"
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/input/input.h" 2
# 8 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl.dtsi" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;





 chosen {};

 aliases {
  ethernet0 = &fec;
  can0 = &can1;
  can1 = &can2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  ipu0 = &ipu1;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usb0 = &usbotg;
  usb1 = &usbh1;
  usb2 = &usbh2;
  usb3 = &usbh3;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 clocks {
  ckil {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  osc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 ldb: ldb {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
  gpr = <&gpr>;
  status = "disabled";

  lvds-channel@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
   status = "disabled";

   port@0 {
    reg = <0>;

    lvds0_mux_0: endpoint {
     remote-endpoint = <&ipu1_di0_lvds0>;
    };
   };

   port@1 {
    reg = <1>;

    lvds0_mux_1: endpoint {
     remote-endpoint = <&ipu1_di1_lvds0>;
    };
   };
  };

  lvds-channel@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   status = "disabled";

   port@0 {
    reg = <0>;

    lvds1_mux_0: endpoint {
     remote-endpoint = <&ipu1_di0_lvds1>;
    };
   };

   port@1 {
    reg = <1>;

    lvds1_mux_1: endpoint {
     remote-endpoint = <&ipu1_di1_lvds1>;
    };
   };
  };
 };

 pmu: pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupt-parent = <&gpc>;
  interrupts = <0 94 4>;
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };

 usbphynop2: usbphynop2 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  dma_apbh: dma-apbh@110000 {
   compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x00110000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 106>;
  };

  gpmi: nand-controller@112000 {
   compatible = "fsl,imx6q-gpmi-nand";
   reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 152>,
     <&clks 153>,
     <&clks 151>,
     <&clks 150>,
     <&clks 149>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  hdmi: hdmi@120000 {
   reg = <0x00120000 0x9000>;
   interrupts = <0 115 0x04>;
   gpr = <&gpr>;
   clocks = <&clks 123>,
     <&clks 124>;
   clock-names = "iahb", "isfr";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     hdmi_mux_0: endpoint {
      remote-endpoint = <&ipu1_di0_hdmi>;
     };
    };

    port@1 {
     reg = <1>;

     hdmi_mux_1: endpoint {
      remote-endpoint = <&ipu1_di1_hdmi>;
     };
    };
   };
  };

  gpu_3d: gpu@130000 {
   compatible = "vivante,gc";
   reg = <0x00130000 0x4000>;
   interrupts = <0 9 4>;
   clocks = <&clks 27>,
     <&clks 122>,
     <&clks 74>;
   clock-names = "bus", "core", "shader";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
  };

  gpu_2d: gpu@134000 {
   compatible = "vivante,gc";
   reg = <0x00134000 0x4000>;
   interrupts = <0 10 4>;
   clocks = <&clks 26>,
     <&clks 121>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
  };

  timer@a00600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x00a00600 0x20>;
   interrupts = <1 13 0xf01>;
   interrupt-parent = <&intc>;
   clocks = <&clks 15>;
  };

  intc: interrupt-controller@a01000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x00a01000 0x1000>,
         <0x00a00100 0x100>;
   interrupt-parent = <&intc>;
  };

  L2: cache-controller@a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
   arm,shared-override;
  };

  pcie: pcie@1ffc000 {
   compatible = "fsl,imx6q-pcie";
   reg = <0x01ffc000 0x04000>,
         <0x01f00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0 0x01f80000 0 0x00010000>,
     <0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
   num-lanes = <1>;
   interrupts = <0 120 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gpc 0 123 4>,
     <0 0 0 2 &gpc 0 122 4>,
     <0 0 0 3 &gpc 0 121 4>,
     <0 0 0 4 &gpc 0 120 4>;
   clocks = <&clks 144>,
     <&clks 206>,
     <&clks 189>;
   clock-names = "pcie", "pcie_bus", "pcie_phy";
   status = "disabled";
  };

  aips1: bus@2000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@2000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@2004000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 244>, <&clks 3>,
       <&clks 197>, <&clks 107>,
       <&clks 0>, <&clks 118>,
       <&clks 62>, <&clks 0>,
       <&clks 0>, <&clks 156>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     status = "disabled";
    };

    ecspi1: spi@2008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 112>,
       <&clks 112>;
     clock-names = "ipg", "per";
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 113>,
       <&clks 113>;
     clock-names = "ipg", "per";
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@2010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 114>,
       <&clks 114>;
     clock-names = "ipg", "per";
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi4: spi@2014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 115>,
       <&clks 115>;
     clock-names = "ipg", "per";
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@2020000 {
     compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 160>,
       <&clks 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@2024000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx35-esai";
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 4>;
     clocks = <&clks 208>,
       <&clks 209>,
       <&clks 118>,
       <&clks 208>,
       <&clks 156>;
     clock-names = "core", "mem", "extal", "fsys", "spba";
     dmas = <&sdma 23 21 0>, <&sdma 24 21 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi1: ssi@2028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 178>,
       <&clks 157>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 179>,
       <&clks 158>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@2030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 180>,
       <&clks 159>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    asrc: asrc@2034000 {
     compatible = "fsl,imx53-asrc";
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 4>;
     clocks = <&clks 210>,
      <&clks 211>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 107>, <&clks 0>, <&clks 0>,
      <&clks 156>;
     clock-names = "mem", "ipg", "asrck_0",
      "asrck_1", "asrck_2", "asrck_3", "asrck_4",
      "asrck_5", "asrck_6", "asrck_7", "asrck_8",
      "asrck_9", "asrck_a", "asrck_b", "asrck_c",
      "asrck_d", "asrck_e", "asrck_f", "spba";
     dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>,
      <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>;
     dma-names = "rxa", "rxb", "rxc",
       "txa", "txb", "txc";
     fsl,asrc-rate = <48000>;
     fsl,asrc-width = <16>;
     status = "okay";
    };

    spba-bus@203c000 {
     reg = <0x0203c000 0x4000>;
    };
   };

   vpu: vpu@2040000 {
    compatible = "cnm,coda960";
    reg = <0x02040000 0x3c000>;
    interrupts = <0 12 4>,
          <0 3 4>;
    interrupt-names = "bit", "jpeg";
    clocks = <&clks 168>,
      <&clks 140>;
    clock-names = "per", "ahb";
    power-domains = <&pd_pu>;
    resets = <&src 1>;
    iram = <&ocram>;
   };

   aipstz@207c000 {
    reg = <0x0207c000 0x4000>;
   };

   pwm1: pwm@2080000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 62>,
      <&clks 145>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm2: pwm@2084000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 62>,
      <&clks 146>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm3: pwm@2088000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 62>,
      <&clks 147>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm4: pwm@208c000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 62>,
      <&clks 148>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   can1: can@2090000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 108>,
      <&clks 109>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x34 28>;
    status = "disabled";
   };

   can2: can@2094000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 110>,
      <&clks 111>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x34 29>;
    status = "disabled";
   };

   gpt: timer@2098000 {
    compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 119>,
      <&clks 120>,
      <&clks 237>;
    clock-names = "ipg", "per", "osc_per";
   };

   gpio1: gpio@209c000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@20a0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@20a4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@20a8000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@20ac000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@20b0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio7: gpio@20b4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 4>,
          <0 79 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: keypad@20b8000 {
    compatible = "fsl,imx6q-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 62>;
    status = "disabled";
   };

   wdog1: watchdog@20bc000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 62>;
   };

   wdog2: watchdog@20c0000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 62>;
    status = "disabled";
   };

   clks: clock-controller@20c4000 {
    compatible = "fsl,imx6q-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
   };

   anatop: anatop@20c8000 {
    compatible = "fsl,imx6q-anatop", "syscon", "simple-mfd";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    reg_vdd1p1: regulator-1p1 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd3p0: regulator-3p0 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd2p5: regulator-2p5 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2250000>;
     regulator-max-microvolt = <2750000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2875000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pu: regulator-vddpu {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-enable-ramp-delay = <380>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    tempmon: tempmon {
     compatible = "fsl,imx6q-tempmon";
     interrupt-parent = <&gpc>;
     interrupts = <0 49 4>;
     fsl,tempmon = <&anatop>;
     nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
     nvmem-cell-names = "calib", "temp_grade";
     clocks = <&clks 172>;
     #thermal-sensor-cells = <0>;
    };
   };

   usbphy1: usbphy@20c9000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 182>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@20ca000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 183>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@20cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     value = <0x60>;
     mask = <0x60>;
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx6q-snvs-lpgpr";
    };
   };

   epit1: epit@20d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@20d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: reset-controller@20d8000 {
    compatible = "fsl,imx6q-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@20dc000 {
    compatible = "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    clocks = <&clks 62>;
    clock-names = "ipg";

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     power-domain@0 {
      reg = <0>;
      #power-domain-cells = <0>;
     };
     pd_pu: power-domain@1 {
      reg = <1>;
      #power-domain-cells = <0>;
      power-supply = <&reg_pu>;
      clocks = <&clks 122>,
               <&clks 74>,
               <&clks 121>,
               <&clks 26>,
               <&clks 143>,
               <&clks 168>;
     };
    };
   };

   gpr: iomuxc-gpr@20e0000 {
    compatible = "fsl,imx6q-iomuxc-gpr", "syscon", "simple-mfd";
    reg = <0x20e0000 0x38>;

    mux: mux-controller {
     compatible = "mmio-mux";
     #mux-control-cells = <1>;
    };
   };

   iomuxc: pinctrl@20e0000 {
    compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
    reg = <0x20e0000 0x4000>;
   };

   dcic1: dcic@20e4000 {
    reg = <0x020e4000 0x4000>;
    interrupts = <0 124 4>;
   };

   dcic2: dcic@20e8000 {
    reg = <0x020e8000 0x4000>;
    interrupts = <0 125 4>;
   };

   sdma: sdma@20ec000 {
    compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 62>,
      <&clks 155>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  aips2: bus@2100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   crypto: crypto@2100000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x2100000 0x10000>;
    ranges = <0 0x2100000 0x10000>;
    clocks = <&clks 241>,
      <&clks 242>,
      <&clks 243>,
      <&clks 196>;
    clock-names = "mem", "aclk", "ipg", "emi_slow";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };
   };

   aipstz@217c000 {
    reg = <0x0217c000 0x4000>;
   };

   usbotg: usb@2184000 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh1: usb@2184200 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh2: usb@2184400 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 41 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphynop1>;
    phy_type = "hsic";
    fsl,usbmisc = <&usbmisc 2>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh3: usb@2184600 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184600 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphynop2>;
    phy_type = "hsic";
    fsl,usbmisc = <&usbmisc 3>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@2184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 162>;
   };

   fec: ethernet@2188000 {
    compatible = "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupt-names = "int0", "pps";
    interrupts = <0 118 4>,
          <0 119 4>;
    clocks = <&clks 117>,
      <&clks 117>,
      <&clks 190>,
      <&clks 190>;
    clock-names = "ipg", "ahb", "ptp", "enet_out";
    fsl,stop-mode = <&gpr 0x34 27>;
    status = "disabled";
   };

   mlb@218c000 {
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 4>,
          <0 117 4>,
          <0 126 4>;
   };

   usdhc1: mmc@2190000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 163>,
      <&clks 163>,
      <&clks 163>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@2194000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 164>,
      <&clks 164>,
      <&clks 164>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@2198000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 165>,
      <&clks 165>,
      <&clks 165>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: mmc@219c000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 166>,
      <&clks 166>,
      <&clks 166>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@21a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 125>;
    status = "disabled";
   };

   i2c2: i2c@21a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 126>;
    status = "disabled";
   };

   i2c3: i2c@21a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 127>;
    status = "disabled";
   };

   romcp@21ac000 {
    reg = <0x021ac000 0x4000>;
   };

   mmdc0: memory-controller@21b0000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
    clocks = <&clks 263>;
   };

   mmdc1: memory-controller@21b4000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b4000 0x4000>;
    status = "disabled";
   };

   weim: weim@21b8000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 196>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "disabled";
   };

   ocotp: efuse@21bc000 {
    compatible = "fsl,imx6q-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 128>;
    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tempmon_calib: calib@38 {
     reg = <0x38 4>;
    };

    tempmon_temp_grade: temp-grade@20 {
     reg = <0x20 4>;
    };
   };

   tzasc@21d0000 {
    reg = <0x021d0000 0x4000>;
    interrupts = <0 108 4>;
   };

   tzasc@21d4000 {
    reg = <0x021d4000 0x4000>;
    interrupts = <0 109 4>;
   };

   audmux: audmux@21d8000 {
    compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   mipi_csi: mipi@21dc000 {
    compatible = "fsl,imx6-mipi-csi2";
    reg = <0x021dc000 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 100 0x04>, <0 101 0x04>;
    clocks = <&clks 138>,
      <&clks 238>,
      <&clks 97>;
    clock-names = "dphy", "ref", "pix";
    status = "disabled";
   };

   mipi_dsi: mipi@21e0000 {
    reg = <0x021e0000 0x4000>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mipi_mux_0: endpoint {
       remote-endpoint = <&ipu1_di0_mipi>;
      };
     };

     port@1 {
      reg = <1>;

      mipi_mux_1: endpoint {
       remote-endpoint = <&ipu1_di1_mipi>;
      };
     };
    };
   };

   vdoa@21e4000 {
    compatible = "fsl,imx6q-vdoa";
    reg = <0x021e4000 0x4000>;
    interrupts = <0 18 4>;
    clocks = <&clks 202>;
   };

   uart2: serial@21e8000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@21ec000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@21f0000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@21f4000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };
  };

  ipu1: ipu@2400000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02400000 0x400000>;
   interrupts = <0 6 4>,
         <0 5 4>;
   clocks = <&clks 130>,
     <&clks 131>,
     <&clks 132>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 2>;

   ipu1_csi0: port@0 {
    reg = <0>;

    ipu1_csi0_from_ipu1_csi0_mux: endpoint {
     remote-endpoint = <&ipu1_csi0_mux_to_ipu1_csi0>;
    };
   };

   ipu1_csi1: port@1 {
    reg = <1>;
   };

   ipu1_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu1_di0_disp0: endpoint@0 {
     reg = <0>;
    };

    ipu1_di0_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_0>;
    };

    ipu1_di0_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_0>;
    };

    ipu1_di0_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_0>;
    };

    ipu1_di0_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_0>;
    };
   };

   ipu1_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu1_di1_disp1: endpoint@0 {
     reg = <0>;
    };

    ipu1_di1_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_1>;
    };

    ipu1_di1_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_1>;
    };

    ipu1_di1_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_1>;
    };

    ipu1_di1_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_1>;
    };
   };
  };
 };
};
# 8 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6q.dtsi" 2

/ {
 aliases {
  ipu1 = &ipu2;
  spi4 = &ecspi5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <2>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <3>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };
 };

 soc: soc {
  ocram: sram@900000 {
   compatible = "mmio-sram";
   reg = <0x00900000 0x40000>;
   clocks = <&clks 142>;
  };

  aips1: bus@2000000 {
   spba-bus@2000000 {
    ecspi5: spi@2018000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02018000 0x4000>;
     interrupts = <0 35 4>;
     clocks = <&clks 116>,
       <&clks 116>;
     clock-names = "ipg", "per";
     dmas = <&sdma 11 7 1>, <&sdma 12 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };
  };

  sata: sata@2200000 {
   compatible = "fsl,imx6q-ahci";
   reg = <0x02200000 0x4000>;
   interrupts = <0 39 4>;
   clocks = <&clks 154>,
     <&clks 187>,
     <&clks 105>;
   clock-names = "sata", "sata_ref", "ahb";
   status = "disabled";
  };

  gpu_vg: gpu@2204000 {
   compatible = "vivante,gc";
   reg = <0x02204000 0x4000>;
   interrupts = <0 11 4>;
   clocks = <&clks 143>,
     <&clks 121>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
  };

  ipu2: ipu@2800000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02800000 0x400000>;
   interrupts = <0 8 4>,
         <0 7 4>;
   clocks = <&clks 133>,
     <&clks 134>,
     <&clks 137>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 4>;

   ipu2_csi0: port@0 {
    reg = <0>;

    ipu2_csi0_from_mipi_vc2: endpoint {
     remote-endpoint = <&mipi_vc2_to_ipu2_csi0>;
    };
   };

   ipu2_csi1: port@1 {
    reg = <1>;

    ipu2_csi1_from_ipu2_csi1_mux: endpoint {
     remote-endpoint = <&ipu2_csi1_mux_to_ipu2_csi1>;
    };
   };

   ipu2_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu2_di0_disp0: endpoint@0 {
     reg = <0>;
    };

    ipu2_di0_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_2>;
    };

    ipu2_di0_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_2>;
    };

    ipu2_di0_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_2>;
    };

    ipu2_di0_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_2>;
    };
   };

   ipu2_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu2_di1_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_3>;
    };

    ipu2_di1_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_3>;
    };

    ipu2_di1_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_3>;
    };

    ipu2_di1_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_3>;
    };
   };
  };
 };

 capture-subsystem {
  compatible = "fsl,imx-capture-subsystem";
  ports = <&ipu1_csi0>, <&ipu1_csi1>, <&ipu2_csi0>, <&ipu2_csi1>;
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&ipu1_di0>, <&ipu1_di1>, <&ipu2_di0>, <&ipu2_di1>;
 };
};

&gpio1 {
 gpio-ranges = <&iomuxc 0 136 2>, <&iomuxc 2 141 1>, <&iomuxc 3 139 1>,
        <&iomuxc 4 142 2>, <&iomuxc 6 140 1>, <&iomuxc 7 144 2>,
        <&iomuxc 9 138 1>, <&iomuxc 10 213 3>, <&iomuxc 13 20 1>,
        <&iomuxc 14 19 1>, <&iomuxc 15 21 1>, <&iomuxc 16 208 1>,
        <&iomuxc 17 207 1>, <&iomuxc 18 210 3>, <&iomuxc 21 209 1>,
        <&iomuxc 22 116 10>;
};

&gpio2 {
 gpio-ranges = <&iomuxc 0 191 16>, <&iomuxc 16 55 14>, <&iomuxc 30 35 1>,
        <&iomuxc 31 44 1>;
};

&gpio3 {
 gpio-ranges = <&iomuxc 0 69 16>, <&iomuxc 16 36 8>, <&iomuxc 24 45 8>;
};

&gpio4 {
 gpio-ranges = <&iomuxc 5 149 1>, <&iomuxc 6 126 10>, <&iomuxc 16 87 16>;
};

&gpio5 {
 gpio-ranges = <&iomuxc 0 85 1>, <&iomuxc 2 34 1>, <&iomuxc 4 53 1>,
        <&iomuxc 5 103 13>, <&iomuxc 18 150 14>;
};

&gpio6 {
 gpio-ranges = <&iomuxc 0 164 6>, <&iomuxc 6 54 1>, <&iomuxc 7 181 5>,
        <&iomuxc 14 186 3>, <&iomuxc 17 170 2>, <&iomuxc 19 22 12>,
        <&iomuxc 31 86 1>;
};

&gpio7 {
 gpio-ranges = <&iomuxc 0 172 9>, <&iomuxc 9 189 2>, <&iomuxc 11 146 3>;
};

&gpr {
 ipu1_csi0_mux {
  compatible = "video-mux";
  mux-controls = <&mux 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   ipu1_csi0_mux_from_mipi_vc0: endpoint {
    remote-endpoint = <&mipi_vc0_to_ipu1_csi0_mux>;
   };
  };

  port@1 {
   reg = <1>;

   ipu1_csi0_mux_from_parallel_sensor: endpoint {
   };
  };

  port@2 {
   reg = <2>;

   ipu1_csi0_mux_to_ipu1_csi0: endpoint {
    remote-endpoint = <&ipu1_csi0_from_ipu1_csi0_mux>;
   };
  };
 };

 ipu2_csi1_mux {
  compatible = "video-mux";
  mux-controls = <&mux 1>;
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   ipu2_csi1_mux_from_mipi_vc3: endpoint {
    remote-endpoint = <&mipi_vc3_to_ipu2_csi1_mux>;
   };
  };

  port@1 {
   reg = <1>;

   ipu2_csi1_mux_from_parallel_sensor: endpoint {
   };
  };

  port@2 {
   reg = <2>;

   ipu2_csi1_mux_to_ipu2_csi1: endpoint {
    remote-endpoint = <&ipu2_csi1_from_ipu2_csi1_mux>;
   };
  };
 };
};

&hdmi {
 compatible = "fsl,imx6q-hdmi";

 ports {
  port@2 {
   reg = <2>;

   hdmi_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_hdmi>;
   };
  };

  port@3 {
   reg = <3>;

   hdmi_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_hdmi>;
   };
  };
 };
};

&iomuxc {
 compatible = "fsl,imx6q-iomuxc";
};

&ipu1_csi1 {
 ipu1_csi1_from_mipi_vc1: endpoint {
  remote-endpoint = <&mipi_vc1_to_ipu1_csi1>;
 };
};

&ldb {
 clocks = <&clks 33>, <&clks 34>,
   <&clks 39>, <&clks 40>,
   <&clks 41>, <&clks 42>,
   <&clks 135>, <&clks 136>;
 clock-names = "di0_pll", "di1_pll",
        "di0_sel", "di1_sel", "di2_sel", "di3_sel",
        "di0", "di1";

 lvds-channel@0 {
  port@2 {
   reg = <2>;

   lvds0_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds0>;
   };
  };

  port@3 {
   reg = <3>;

   lvds0_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds0>;
   };
  };
 };

 lvds-channel@1 {
  port@2 {
   reg = <2>;

   lvds1_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds1>;
   };
  };

  port@3 {
   reg = <3>;

   lvds1_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds1>;
   };
  };
 };
};

&mipi_csi {
 port@1 {
  reg = <1>;

  mipi_vc0_to_ipu1_csi0_mux: endpoint {
   remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc0>;
  };
 };

 port@2 {
  reg = <2>;

  mipi_vc1_to_ipu1_csi1: endpoint {
   remote-endpoint = <&ipu1_csi1_from_mipi_vc1>;
  };
 };

 port@3 {
  reg = <3>;

  mipi_vc2_to_ipu2_csi0: endpoint {
   remote-endpoint = <&ipu2_csi0_from_mipi_vc2>;
  };
 };

 port@4 {
  reg = <4>;

  mipi_vc3_to_ipu2_csi1_mux: endpoint {
   remote-endpoint = <&ipu2_csi1_mux_from_mipi_vc3>;
  };
 };
};

&mipi_dsi {
 ports {
  port@2 {
   reg = <2>;

   mipi_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_mipi>;
   };
  };

  port@3 {
   reg = <3>;

   mipi_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_mipi>;
   };
  };
 };
};

&mux {
 mux-reg-masks = <0x04 0x00080000>,
   <0x04 0x00100000>,
   <0x0c 0x0000000c>,
   <0x0c 0x000000c0>,
   <0x0c 0x00000300>,
   <0x28 0x00000003>,
   <0x28 0x0000000c>;
};

&vpu {
 compatible = "fsl,imx6q-vpu", "cnm,coda960";
};
# 50 "arch/arm/dts/.imx6q-gw5904.dtb.pre.tmp" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl-gw5904.dtsi" 1
# 48 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl-gw5904.dtsi"
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/gpio/gpio.h" 1
# 49 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl-gw5904.dtsi" 2
# 1 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/include/dt-bindings/input/linux-event-codes.h" 1
# 50 "/home/lemageoire/fsl-community-bsp/build-openrex/tmp/work/imx6qdlsabresd-poky-linux-gnueabi/u-boot-fslc/2022.10+gitAUTOINC+cbd7eb17ac-r0/git/arch/arm/dts/imx6qdl-gw5904.dtsi" 2


/ {

 aliases {
  led0 = &led0;
  led1 = &led1;
  led2 = &led2;
  usb0 = &usbh1;
  usb1 = &usbotg;
 };

 chosen {
  stdout-path = &uart2;
 };

 backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm4 0 5000000>;
  brightness-levels = <0 4 8 16 32 64 128 255>;
  default-brightness-level = <7>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  user-pb {
   label = "user_pb";
   gpios = <&gsc_gpio 0 1>;
   linux,code = <0x100>;
  };

  user-pb1x {
   label = "user_pb1x";
   linux,code = <0x101>;
   interrupt-parent = <&gsc>;
   interrupts = <0>;
  };

  key-erased {
   label = "key-erased";
   linux,code = <0x102>;
   interrupt-parent = <&gsc>;
   interrupts = <1>;
  };

  eeprom-wp {
   label = "eeprom_wp";
   linux,code = <0x103>;
   interrupt-parent = <&gsc>;
   interrupts = <2>;
  };

  tamper {
   label = "tamper";
   linux,code = <0x104>;
   interrupt-parent = <&gsc>;
   interrupts = <5>;
  };

  switch-hold {
   label = "switch_hold";
   linux,code = <0x105>;
   interrupt-parent = <&gsc>;
   interrupts = <7>;
  };
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_leds>;

  led0: user1 {
   label = "user1";
   gpios = <&gpio4 6 0>;
   default-state = "on";
   linux,default-trigger = "heartbeat";
  };

  led1: user2 {
   label = "user2";
   gpios = <&gpio4 7 0>;
   default-state = "off";
  };

  led2: user3 {
   label = "user3";
   gpios = <&gpio4 15 1>;
   default-state = "off";
  };
 };

 memory@10000000 {
  device_type = "memory";
  reg = <0x10000000 0x40000000>;
 };

 pps {
  compatible = "pps-gpio";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pps>;
  gpios = <&gpio1 26 0>;
 };

 reg_1p0v: regulator-1p0v {
  compatible = "regulator-fixed";
  regulator-name = "1P0V";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "3P3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 reg_usb_h1_vbus: regulator-usb-h1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb_h1_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
 };

 reg_usb_otg_vbus: regulator-usb-otg-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb_otg_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio3 22 0>;
  enable-active-high;
 };
};

&clks {
 assigned-clocks = <&clks 33>,
     <&clks 34>;
 assigned-clock-parents = <&clks 172>,
     <&clks 172>;
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_enet>;
 phy-mode = "rgmii-id";
 status = "okay";

 fixed-link {
  speed = <1000>;
  full-duplex;
 };

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  switch@0 {
   compatible = "marvell,mv88e6085";
   reg = <0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     label = "lan4";
    };

    port@1 {
     reg = <1>;
     label = "lan3";
    };

    port@2 {
     reg = <2>;
     label = "lan2";
    };

    port@3 {
     reg = <3>;
     label = "lan1";
    };

    port@5 {
     reg = <5>;
     label = "cpu";
     ethernet = <&fec>;
    };
   };
  };
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 gsc: gsc@20 {
  compatible = "gw,gsc";
  reg = <0x20>;
  interrupt-parent = <&gpio1>;
  interrupts = <4 8>;
  interrupt-controller;
  #interrupt-cells = <1>;
  #size-cells = <0>;

  adc {
   compatible = "gw,gsc-adc";
   #address-cells = <1>;
   #size-cells = <0>;

   channel@0 {
    gw,mode = <0>;
    reg = <0x00>;
    label = "temp";
   };

   channel@2 {
    gw,mode = <1>;
    reg = <0x02>;
    label = "vdd_vin";
   };

   channel@5 {
    gw,mode = <1>;
    reg = <0x05>;
    label = "vdd_3p3";
   };

   channel@8 {
    gw,mode = <1>;
    reg = <0x08>;
    label = "vdd_bat";
   };

   channel@b {
    gw,mode = <1>;
    reg = <0x0b>;
    label = "vdd_5p0";
   };

   channel@e {
    gw,mode = <1>;
    reg = <0xe>;
    label = "vdd_arm";
   };

   channel@11 {
    gw,mode = <1>;
    reg = <0x11>;
    label = "vdd_soc";
   };

   channel@14 {
    gw,mode = <1>;
    reg = <0x14>;
    label = "vdd_3p0";
   };

   channel@17 {
    gw,mode = <1>;
    reg = <0x17>;
    label = "vdd_1p5";
   };

   channel@1d {
    gw,mode = <1>;
    reg = <0x1d>;
    label = "vdd_1p8";
   };

   channel@20 {
    gw,mode = <1>;
    reg = <0x20>;
    label = "vdd_an1";
   };

   channel@23 {
    gw,mode = <1>;
    reg = <0x23>;
    label = "vdd_2p5";
   };
  };
 };

 gsc_gpio: gpio@23 {
  compatible = "nxp,pca9555";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gsc>;
  interrupts = <4>;
 };

 eeprom1: eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
 };

 eeprom2: eeprom@51 {
  compatible = "atmel,24c02";
  reg = <0x51>;
  pagesize = <16>;
 };

 eeprom3: eeprom@52 {
  compatible = "atmel,24c02";
  reg = <0x52>;
  pagesize = <16>;
 };

 eeprom4: eeprom@53 {
  compatible = "atmel,24c02";
  reg = <0x53>;
  pagesize = <16>;
 };

 dts1672: rtc@68 {
  compatible = "dallas,ds1672";
  reg = <0x68>;
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 magn@1c {
  compatible = "st,lsm9ds1-magn";
  reg = <0x1c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_mag>;
  interrupt-parent = <&gpio5>;
  interrupts = <17 1>;
 };

 ltc3676: pmic@3c {
  compatible = "lltc,ltc3676";
  reg = <0x3c>;
  interrupt-parent = <&gpio1>;
  interrupts = <8 2>;

  regulators {

   reg_vdd_soc: sw1 {
    regulator-name = "vddsoc";
    regulator-min-microvolt = <674400>;
    regulator-max-microvolt = <1308000>;
    lltc,fb-voltage-divider = <127000 200000>;
    regulator-ramp-delay = <7000>;
    regulator-boot-on;
    regulator-always-on;
   };


   reg_1p8v: sw2 {
    regulator-name = "vdd1p8";
    regulator-min-microvolt = <1033310>;
    regulator-max-microvolt = <2004000>;
    lltc,fb-voltage-divider = <301000 200000>;
    regulator-ramp-delay = <7000>;
    regulator-boot-on;
    regulator-always-on;
   };


   reg_vdd_arm: sw3 {
    regulator-name = "vddarm";
    regulator-min-microvolt = <674400>;
    regulator-max-microvolt = <1308000>;
    lltc,fb-voltage-divider = <127000 200000>;
    regulator-ramp-delay = <7000>;
    regulator-boot-on;
    regulator-always-on;
   };


   reg_vdd_ddr: sw4 {
    regulator-name = "vddddr";
    regulator-min-microvolt = <868310>;
    regulator-max-microvolt = <1684000>;
    lltc,fb-voltage-divider = <221000 200000>;
    regulator-ramp-delay = <7000>;
    regulator-boot-on;
    regulator-always-on;
   };


   reg_2p5v: ldo2 {
    regulator-name = "vdd2p5";
    regulator-min-microvolt = <2490375>;
    regulator-max-microvolt = <2490375>;
    lltc,fb-voltage-divider = <487000 200000>;
    regulator-boot-on;
    regulator-always-on;
   };


   reg_3p0v: ldo4 {
    regulator-name = "vdd3p0";
    regulator-min-microvolt = <3023250>;
    regulator-max-microvolt = <3023250>;
    lltc,fb-voltage-divider = <634000 200000>;
    regulator-boot-on;
    regulator-always-on;
   };
  };
 };

 crypto@60 {
  compatible = "atmel,atecc508a";
  reg = <0x60>;
 };

 imu@6a {
  compatible = "st,lsm9ds1-imu";
  reg = <0x6a>;
  st,drdy-int-pin = <1>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_imu>;
  interrupt-parent = <&gpio4>;
  interrupts = <18 4>;
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
 status = "okay";

 egalax_ts: touchscreen@4 {
  compatible = "eeti,egalax_ts";
  reg = <0x04>;
  interrupt-parent = <&gpio1>;
  interrupts = <11 2>;
  wakeup-gpios = <&gpio1 11 1>;
 };
};

&ldb {
 status = "okay";

 lvds-channel@0 {
  fsl,data-mapping = "spwg";
  fsl,data-width = <18>;
  status = "okay";

  display-timings {
   native-mode = <&timing0>;
   timing0: hsd100pxn1 {
    clock-frequency = <65000000>;
    hactive = <1024>;
    vactive = <768>;
    hback-porch = <220>;
    hfront-porch = <40>;
    vback-porch = <21>;
    vfront-porch = <7>;
    hsync-len = <60>;
    vsync-len = <10>;
   };
  };
 };
};

&pcie {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie>;
 reset-gpio = <&gpio1 0 1>;
 status = "okay";
};

&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm2>;
 status = "disabled";
};

&pwm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm3>;
 status = "disabled";
};

&pwm4 {
 #pwm-cells = <2>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm4>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 uart-has-rtscts;
 status = "okay";
};

&uart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart4>;
 uart-has-rtscts;
 status = "okay";
};

&uart5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart5>;
 status = "okay";
};

&usbotg {
 vbus-supply = <&reg_usb_otg_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg>;
 disable-over-current;
 status = "okay";
};

&usbh1 {
 vbus-supply = <&reg_usb_h1_vbus>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 non-removable;
 vmmc-supply = <&reg_3p3v>;
 keep-power-in-suspend;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
};

&iomuxc {
 pinctrl_enet: enetgrp {
  fsl,pins = <
   0x084 0x398 0x844 0x1 0x0 0x1b030
   0x070 0x384 0x848 0x1 0x0 0x1b030
   0x078 0x38c 0x84c 0x1 0x0 0x1b030
   0x07c 0x390 0x850 0x1 0x0 0x1b030
   0x080 0x394 0x854 0x1 0x0 0x1b030
   0x06c 0x380 0x858 0x1 0x0 0x1b030
   0x058 0x36c 0x000 0x1 0x0 0x1b030
   0x05c 0x370 0x000 0x1 0x0 0x1b030
   0x060 0x374 0x000 0x1 0x0 0x1b030
   0x064 0x378 0x000 0x1 0x0 0x1b030
   0x068 0x37c 0x000 0x1 0x0 0x1b030
   0x074 0x388 0x000 0x1 0x0 0x1b030
   0x1d4 0x4e8 0x000 0x1 0x0 0x1b0b0
   0x1d0 0x4e4 0x840 0x1 0x0 0x1b0b0
   0x1f4 0x508 0x000 0x1 0x0 0x1b0b0
   0x248 0x618 0x83c 0x2 0x1 0x4001b0a8
   0x1f0 0x504 0x000 0x5 0x0 0x4001b0b0
  >;
 };

 pinctrl_gpio_leds: gpioledsgrp {
  fsl,pins = <
   0x1f8 0x5c8 0x000 0x5 0x0 0x1b0b0
   0x1fc 0x5cc 0x000 0x5 0x0 0x1b0b0
   0x21c 0x5ec 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x0a4 0x3b8 0x898 0x6 0x0 0x4001b8b1
   0x0c4 0x3d8 0x89c 0x1 0x0 0x4001b8b1
   0x238 0x608 0x000 0x5 0x0 0x0001b0b0
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x210 0x5e0 0x8a0 0x4 0x1 0x4001b8b1
   0x214 0x5e4 0x8a4 0x4 0x1 0x4001b8b1
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x22c 0x5fc 0x8a8 0x2 0x1 0x4001b8b1
   0x230 0x600 0x8ac 0x2 0x1 0x4001b8b1
  >;
 };

 pinctrl_imu: imugrp {
  fsl,pins = <
   0x164 0x478 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_mag: maggrp {
  fsl,pins = <
   0x1cc 0x4e0 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_pcie: pciegrp {
  fsl,pins = <
   0x220 0x5f0 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_pmic: pmicgrp {
  fsl,pins = <
   0x244 0x614 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_pps: ppsgrp {
  fsl,pins = <
   0x1e0 0x4f4 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_pwm2: pwm2grp {
  fsl,pins = <
   0x34c 0x734 0x000 0x3 0x0 0x1b0b1
  >;
 };

 pinctrl_pwm3: pwm3grp {
  fsl,pins = <
   0x33c 0x724 0x000 0x2 0x0 0x1b0b1
  >;
 };

 pinctrl_pwm4: pwm4grp {
  fsl,pins = <
   0x348 0x730 0x000 0x2 0x0 0x1b0b1
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x280 0x650 0x000 0x3 0x0 0x1b0b1
   0x284 0x654 0x920 0x3 0x1 0x1b0b1
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x338 0x720 0x000 0x2 0x0 0x1b0b1
   0x32c 0x714 0x928 0x2 0x6 0x1b0b1
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x0ac 0x3c0 0x000 0x2 0x0 0x1b0b1
   0x0b4 0x3c8 0x000 0x2 0x0 0x1b0b1
   0x0b8 0x3cc 0x930 0x2 0x1 0x1b0b1
   0x0d0 0x3e4 0x92c 0x4 0x3 0x1b0b1
  >;
 };

 pinctrl_uart4: uart4grp {
  fsl,pins = <
   0x288 0x658 0x000 0x3 0x0 0x1b0b1
   0x28c 0x65c 0x938 0x3 0x3 0x1b0b1
   0x298 0x668 0x934 0x3 0x0 0x1b0b1
   0x29c 0x66c 0x000 0x3 0x0 0x1b0b1
  >;
 };

 pinctrl_uart5: uart5grp {
  fsl,pins = <
   0x200 0x5d0 0x000 0x4 0x0 0x1b0b1
   0x204 0x5d4 0x940 0x4 0x1 0x1b0b1
  >;
 };

 pinctrl_usbotg: usbotggrp {
  fsl,pins = <
   0x224 0x5f4 0x004 0x3 0xff0d0101 0x17059
   0x0a8 0x3bc 0x000 0x5 0x0 0x1b0b0
   0x218 0x5e8 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x2b8 0x6a0 0x000 0x0 0x0 0x17059
   0x2bc 0x6a4 0x000 0x0 0x0 0x10059
   0x2d0 0x6b8 0x000 0x0 0x0 0x10059
   0x2c0 0x6a8 0x000 0x0 0x0 0x17059
   0x2c4 0x6ac 0x000 0x0 0x0 0x17059
   0x2c8 0x6b0 0x000 0x0 0x0 0x17059
   0x2cc 0x6b4 0x000 0x0 0x0 0x17059
   0x2b4 0x69c 0x000 0x0 0x0 0x17059
   0x2b0 0x698 0x000 0x0 0x0 0x17059
   0x2ac 0x694 0x000 0x0 0x0 0x17059
   0x2a8 0x690 0x000 0x0 0x0 0x17059
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
  fsl,pins = <
   0x2b8 0x6a0 0x000 0x0 0x0 0x170b9
   0x2bc 0x6a4 0x000 0x0 0x0 0x100b9
   0x2d0 0x6b8 0x000 0x0 0x0 0x100b9
   0x2c0 0x6a8 0x000 0x0 0x0 0x170b9
   0x2c4 0x6ac 0x000 0x0 0x0 0x170b9
   0x2c8 0x6b0 0x000 0x0 0x0 0x170b9
   0x2cc 0x6b4 0x000 0x0 0x0 0x170b9
   0x2b4 0x69c 0x000 0x0 0x0 0x170b9
   0x2b0 0x698 0x000 0x0 0x0 0x170b9
   0x2ac 0x694 0x000 0x0 0x0 0x170b9
   0x2a8 0x690 0x000 0x0 0x0 0x170b9
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
  fsl,pins = <
   0x2b8 0x6a0 0x000 0x0 0x0 0x170f9
   0x2bc 0x6a4 0x000 0x0 0x0 0x100f9
   0x2d0 0x6b8 0x000 0x0 0x0 0x100f9
   0x2c0 0x6a8 0x000 0x0 0x0 0x170f9
   0x2c4 0x6ac 0x000 0x0 0x0 0x170f9
   0x2c8 0x6b0 0x000 0x0 0x0 0x170f9
   0x2cc 0x6b4 0x000 0x0 0x0 0x170f9
   0x2b4 0x69c 0x000 0x0 0x0 0x170f9
   0x2b0 0x698 0x000 0x0 0x0 0x170f9
   0x2ac 0x694 0x000 0x0 0x0 0x170f9
   0x2a8 0x690 0x000 0x0 0x0 0x170f9
  >;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <
   0x190 0x4a4 0x000 0x3 0x0 0x1b0b0
  >;
 };
};
# 51 "arch/arm/dts/.imx6q-gw5904.dtb.pre.tmp" 2

/ {
 model = "Gateworks Ventana i.MX6 Dual/Quad GW5904";
 compatible = "gw,imx6q-gw5904", "gw,ventana", "fsl,imx6q";
};

&sata {
 status = "okay";
};
