============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/SoftWare/FPGA/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Maxwiny
   Run Date =   Fri May 19 04:17:37 2023

   Run on =     MAXWINY-FA506QR
============================================================
RUN-1002 : start command "open_project SD_SDRAM_VGA.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_clk.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_clk.v(85)
HDL-1007 : analyze verilog file ../../rtl/hdmi_colorbar.v
HDL-1007 : undeclared symbol 'clk_50m', assumed default net type 'wire' in ../../rtl/hdmi_colorbar.v(56)
HDL-1007 : undeclared symbol 'clk_50m_shift', assumed default net type 'wire' in ../../rtl/hdmi_colorbar.v(57)
HDL-1007 : analyze verilog file ../../rtl/vga_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/vga_pic.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_write.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_SDRAM_VGA_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_colorbar
SYN-5055 WARNING: The kept net sd_ctrl_inst/sd_init_inst/init_end will be merged to another kept net sd_init_end
SYN-5055 WARNING: The kept net sd_ctrl_inst/sd_init_inst/cs_n will be merged to another kept net sd_ctrl_inst/init_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/sd_init_inst/mosi will be merged to another kept net sd_ctrl_inst/init_mosi
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net sd_ctrl_inst/rd_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/rd_cs_n will be merged to another kept net sd_ctrl_inst/rd_mosi
SYN-5055 WARNING: The kept net sd_ctrl_inst/rd_mosi will be merged to another kept net sd_ctrl_inst/wr_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/wr_cs_n will be merged to another kept net sd_ctrl_inst/wr_mosi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net hdmi_out_clk_dup_1 driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4027 : Net sd_ctrl_inst/sd_read_inst/sys_clk is clkc1 of pll U_pll_clk/pll_inst.
SYN-4027 : Net sd_clk_dup_1 is clkc2 of pll U_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U_pll_clk/pll_inst.
SYN-4025 : Tag rtl::Net hdmi_out_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sd_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sd_ctrl_inst/sd_read_inst/sys_clk as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 431 instances
RUN-0007 : 168 luts, 99 seqs, 103 mslices, 20 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 326 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     91      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 4
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 168 luts, 99 seqs, 123 slices, 27 macros(123 instances: 103 mslices 20 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115311
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 70099.4, overlap = 0
PHY-3002 : Step(2): len = 50794.5, overlap = 0
PHY-3002 : Step(3): len = 34835.4, overlap = 0
PHY-3002 : Step(4): len = 27148.5, overlap = 0
PHY-3002 : Step(5): len = 21175.6, overlap = 0
PHY-3002 : Step(6): len = 18367.9, overlap = 0
PHY-3002 : Step(7): len = 17102.2, overlap = 0.5
PHY-3002 : Step(8): len = 14361.8, overlap = 0.75
PHY-3002 : Step(9): len = 13466.8, overlap = 2.125
PHY-3002 : Step(10): len = 13622.3, overlap = 5.5
PHY-3002 : Step(11): len = 13121.1, overlap = 4.875
PHY-3002 : Step(12): len = 11917.6, overlap = 5.28125
PHY-3002 : Step(13): len = 10867.1, overlap = 7.125
PHY-3002 : Step(14): len = 10340.8, overlap = 8.75
PHY-3002 : Step(15): len = 9569.1, overlap = 13.25
PHY-3002 : Step(16): len = 9489.9, overlap = 16.8438
PHY-3002 : Step(17): len = 9551.4, overlap = 23.125
PHY-3002 : Step(18): len = 9074.7, overlap = 25.3125
PHY-3002 : Step(19): len = 8976.7, overlap = 27.5
PHY-3002 : Step(20): len = 8976.7, overlap = 27.5
PHY-3002 : Step(21): len = 8434.9, overlap = 28.4688
PHY-3002 : Step(22): len = 8473.8, overlap = 28.4688
PHY-3002 : Step(23): len = 8505.9, overlap = 28.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.62802e-05
PHY-3002 : Step(24): len = 8269.9, overlap = 37.375
PHY-3002 : Step(25): len = 8269.9, overlap = 37.375
PHY-3002 : Step(26): len = 8625, overlap = 33.4688
PHY-3002 : Step(27): len = 8625, overlap = 33.4688
PHY-3002 : Step(28): len = 8531.3, overlap = 28.4688
PHY-3002 : Step(29): len = 8531.3, overlap = 28.4688
PHY-3002 : Step(30): len = 8776, overlap = 22.5938
PHY-3002 : Step(31): len = 8776, overlap = 22.5938
PHY-3002 : Step(32): len = 8709.5, overlap = 20.2812
PHY-3002 : Step(33): len = 8709.5, overlap = 20.2812
PHY-3002 : Step(34): len = 8869.5, overlap = 14.5312
PHY-3002 : Step(35): len = 8869.5, overlap = 14.5312
PHY-3002 : Step(36): len = 8800.2, overlap = 13.2812
PHY-3002 : Step(37): len = 8800.2, overlap = 13.2812
PHY-3002 : Step(38): len = 8876.2, overlap = 13.3125
PHY-3002 : Step(39): len = 8876.2, overlap = 13.3125
PHY-3002 : Step(40): len = 8749, overlap = 15.9062
PHY-3002 : Step(41): len = 8749, overlap = 15.9062
PHY-3002 : Step(42): len = 8778.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.25604e-05
PHY-3002 : Step(43): len = 8788.5, overlap = 14.1875
PHY-3002 : Step(44): len = 8788.5, overlap = 14.1875
PHY-3002 : Step(45): len = 8765.8, overlap = 13.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000185121
PHY-3002 : Step(46): len = 8703, overlap = 8.96875
PHY-3002 : Step(47): len = 8703, overlap = 8.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8284e-05
PHY-3002 : Step(48): len = 9137.5, overlap = 24.5938
PHY-3002 : Step(49): len = 9137.5, overlap = 24.5938
PHY-3002 : Step(50): len = 9041.4, overlap = 24.6562
PHY-3002 : Step(51): len = 9041.4, overlap = 24.6562
PHY-3002 : Step(52): len = 9034.9, overlap = 25.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6568e-05
PHY-3002 : Step(53): len = 9185.2, overlap = 24.5625
PHY-3002 : Step(54): len = 9185.2, overlap = 24.5625
PHY-3002 : Step(55): len = 9164.3, overlap = 24.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.3136e-05
PHY-3002 : Step(56): len = 9235.4, overlap = 17.7812
PHY-3002 : Step(57): len = 9296.5, overlap = 17.9375
PHY-3002 : Step(58): len = 9296.5, overlap = 17.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146272
PHY-3002 : Step(59): len = 9484.9, overlap = 16.0938
PHY-3002 : Step(60): len = 9484.9, overlap = 16.0938
PHY-3002 : Step(61): len = 9394.6, overlap = 16.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000292544
PHY-3002 : Step(62): len = 9472.5, overlap = 16.1875
PHY-3002 : Step(63): len = 9522.8, overlap = 15.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000585088
PHY-3002 : Step(64): len = 9573.9, overlap = 15.5625
PHY-3002 : Step(65): len = 9573.9, overlap = 15.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117018
PHY-3002 : Step(66): len = 9602.8, overlap = 14.625
PHY-3002 : Step(67): len = 9608.7, overlap = 14.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00189599
PHY-3002 : Step(68): len = 9638.2, overlap = 14.5625
PHY-3002 : Step(69): len = 9657.4, overlap = 14.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00379199
PHY-3002 : Step(70): len = 9704.9, overlap = 12.75
PHY-3002 : Step(71): len = 9704.9, overlap = 12.75
PHY-3002 : Step(72): len = 9681.1, overlap = 12.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 26.28 peak overflow 2.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/488.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11096, over cnt = 27(0%), over = 60, worst = 7
PHY-1001 : End global iterations;  0.022940s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (408.7%)

PHY-1001 : Congestion index: top1 = 13.53, top5 = 5.91, top10 = 3.38, top15 = 2.26.
PHY-1001 : End incremental global routing;  0.066788s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (210.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1730, tnet num: 486, tinst num: 429, tnode num: 2038, tedge num: 2624.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.186503s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.257785s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (127.3%)

OPT-1001 : Current memory(MB): used = 148, reserve = 118, peak = 148.
OPT-1001 : End physical optimization;  0.261399s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (125.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 83 SEQ to BLE.
SYN-4003 : Packing 16 remaining SEQ's ...
SYN-4005 : Packed 14 SEQ with LUT/SLICE
SYN-4006 : 75 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "hdmi_colorbar" (AL_USER_NORMAL) with 170/478 primitive instances ...
PHY-3001 : End packing;  0.008922s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.1%)

PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 261 instances
RUN-1001 : 110 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-1001 : 243 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 259 instances, 220 slices, 27 macros(123 instances: 103 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 9531.4, Over = 14
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38e-05
PHY-3002 : Step(73): len = 9393, overlap = 14
PHY-3002 : Step(74): len = 9415.1, overlap = 14
PHY-3002 : Step(75): len = 9046.1, overlap = 17.75
PHY-3002 : Step(76): len = 8859, overlap = 18.25
PHY-3002 : Step(77): len = 8859, overlap = 18.25
PHY-3002 : Step(78): len = 8875.4, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76e-05
PHY-3002 : Step(79): len = 9011.8, overlap = 15
PHY-3002 : Step(80): len = 9011.8, overlap = 15
PHY-3002 : Step(81): len = 9043.9, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52e-05
PHY-3002 : Step(82): len = 9176.3, overlap = 14.5
PHY-3002 : Step(83): len = 9176.3, overlap = 14.5
PHY-3002 : Step(84): len = 9145, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034571s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (271.2%)

PHY-3001 : Trial Legalized: Len = 12286.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0233634
PHY-3002 : Step(85): len = 11596, overlap = 0.25
PHY-3002 : Step(86): len = 11044.3, overlap = 2
PHY-3002 : Step(87): len = 10891.5, overlap = 1.5
PHY-3002 : Step(88): len = 10540.7, overlap = 2.75
PHY-3002 : Step(89): len = 10466.9, overlap = 3
PHY-3002 : Step(90): len = 10466.9, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (370.0%)

PHY-3001 : Legalized: Len = 11338.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 11382.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/405.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13128, over cnt = 18(0%), over = 23, worst = 3
PHY-1002 : len = 13200, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 13296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035813s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.3%)

PHY-1001 : Congestion index: top1 = 14.68, top5 = 7.35, top10 = 4.16, top15 = 2.78.
PHY-1001 : End incremental global routing;  0.084107s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1492, tnet num: 403, tinst num: 259, tnode num: 1723, tedge num: 2351.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.161144s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.249509s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 150, reserve = 120, peak = 150.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000234s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 292/405.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001269s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 14.68, top5 = 7.35, top10 = 4.16, top15 = 2.78.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 14.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.301971s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.3%)

RUN-1003 : finish command "place" in  2.296677s wall, 2.578125s user + 2.671875s system = 5.250000s CPU (228.6%)

RUN-1004 : used memory is 134 MB, reserved memory is 105 MB, peak memory is 151 MB
RUN-1002 : start command "export_db SD_SDRAM_VGA_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 261 instances
RUN-1001 : 110 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-1001 : 243 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1492, tnet num: 403, tinst num: 259, tnode num: 1723, tedge num: 2351.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 110 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 231 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13104, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 13184, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 13272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038095s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.0%)

PHY-1001 : Congestion index: top1 = 14.50, top5 = 7.31, top10 = 4.15, top15 = 2.77.
PHY-1001 : End global routing;  0.086979s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 172, reserve = 142, peak = 187.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net hdmi_out_clk_dup_1 will be merged with clock U_pll_clk/clk0_buf
PHY-1001 : net sd_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sd_ctrl_inst/sd_read_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 441, reserve = 415, peak = 441.
PHY-1001 : End build detailed router design. 3.040905s wall, 2.984375s user + 0.062500s system = 3.046875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.636894s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 473, reserve = 448, peak = 473.
PHY-1001 : End phase 1; 0.641730s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1022 : len = 47536, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 473, reserve = 448, peak = 473.
PHY-1001 : End initial routed; 0.877309s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (108.6%)

PHY-1001 : Current memory(MB): used = 473, reserve = 448, peak = 473.
PHY-1001 : End phase 2; 0.877358s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (108.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 47536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.009918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.038313s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.6%)

PHY-1001 : Current memory(MB): used = 483, reserve = 458, peak = 483.
PHY-1001 : End phase 3; 0.138642s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 47536
PHY-1001 : Current memory(MB): used = 483, reserve = 458, peak = 483.
PHY-1001 : End export database. 0.005746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.894262s wall, 4.812500s user + 0.156250s system = 4.968750s CPU (101.5%)

RUN-1003 : finish command "route" in  5.203333s wall, 5.125000s user + 0.156250s system = 5.281250s CPU (101.5%)

RUN-1004 : used memory is 424 MB, reserved memory is 398 MB, peak memory is 483 MB
RUN-1002 : start command "report_area -io_info -file SD_SDRAM_VGA_phy.area"
RUN-1001 : standard
***Report Model: hdmi_colorbar Device: EG4S20BG256***

IO Statistics
#IO                        36
  #input                    3
  #output                  33
  #inout                    0

Utilization Statistics
#lut                      415   out of  19600    2.12%
#reg                       99   out of  19600    0.51%
#le                       417
  #lut only               318   out of    417   76.26%
  #reg only                 2   out of    417    0.48%
  #lut&reg                 97   out of    417   23.26%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       36   out of    188   19.15%
  #ireg                     1
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        sd_clk_dup_1                         GCLK               pll                U_pll_clk/pll_inst.clkc2    31
#2        U_pll_clk/clk0_buf                   GCLK               pll                U_pll_clk/pll_inst.clkc0    16
#3        sd_ctrl_inst/sd_read_inst/sys_clk    GCLK               pll                U_pll_clk/pll_inst.clkc1    16
#4        sys_clk_dup_1                        GeneralRouting     io                 sys_clk_syn_2.di            1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      sd_miso           INPUT         P1        LVCMOS33          N/A           NONE       IREG    
      sys_clk           INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     sys_rst_n          INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
    hdmi_out_clk       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    hdmi_out_de        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
   hdmi_out_hsync      OUTPUT         J3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[23]     OUTPUT         K6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[22]     OUTPUT         K3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[21]     OUTPUT         K5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[20]     OUTPUT         L4        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[19]     OUTPUT         M1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[18]     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[17]     OUTPUT         L3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[16]     OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[15]     OUTPUT         H5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[14]     OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[13]     OUTPUT         J6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[12]     OUTPUT         H3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[11]     OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[10]     OUTPUT         K1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[9]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[8]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[7]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[6]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[5]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[4]      OUTPUT         G3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[3]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[2]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[1]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[0]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   hdmi_out_rst_n      OUTPUT        E15        LVCMOS33           8            N/A        NONE    
   hdmi_out_vsync      OUTPUT         J4        LVCMOS33           8            NONE       NONE    
        led            OUTPUT         M3        LVCMOS33           8            NONE       NONE    
       sd_clk          OUTPUT         M9        LVCMOS33           8            NONE       NONE    
      sd_cs_n          OUTPUT         R1        LVCMOS33           8            NONE       NONE    
      sd_mosi          OUTPUT         P2        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------+
|Instance         |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------+
|top              |hdmi_colorbar |417    |292     |123     |100     |0       |0       |
|  U_pll_clk      |pll_clk       |1      |1       |0       |0       |0       |0       |
|  sd_ctrl_inst   |sd_ctrl       |162    |141     |21      |71      |0       |0       |
|    sd_init_inst |sd_init       |162    |141     |21      |71      |0       |0       |
|  vga_ctrl_inst  |vga_ctrl      |143    |79      |62      |23      |0       |0       |
|  vga_pic_inst   |vga_pic       |104    |64      |40      |5       |0       |0       |
+-------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       206   
    #2         2        56   
    #3         3        22   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      6    
    #7       51-100     1    
  Average     2.72           

RUN-1002 : start command "export_db SD_SDRAM_VGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid SD_SDRAM_VGA_inst.bid"
RUN-1002 : start command "bitgen -bit SD_SDRAM_VGA.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 405, pip num: 3344
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 664 valid insts, and 11489 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SD_SDRAM_VGA.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230519_041737.log"
