Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  6 15:48:07 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert         1           
SYNTH-10  Warning   Wide multiplier                      3           
SYNTH-15  Warning   Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.890        0.000                      0                12400        0.043        0.000                      0                12400        2.000        0.000                       0                  5554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        0.890        0.000                      0                12400        0.043        0.000                      0                12400       12.000        0.000                       0                  5550  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/core_instr_rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 4.425ns (18.552%)  route 19.427ns (81.448%))
  Logic Levels:           25  (CARRY4=1 LUT4=3 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.553    -2.421    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X49Y61         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=13, routed)          1.941    -0.024    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.100 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12/O
                         net (fo=10, routed)          0.682     0.782    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.906 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20/O
                         net (fo=4, routed)           0.877     1.783    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.670     2.577    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.701 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.782     3.483    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.607 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.420     4.027    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.151 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.966     5.116    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.240 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.770     6.010    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.134 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.520     6.654    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.778 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.439     7.218    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.342 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.390     8.731    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.855 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[27]_i_4/O
                         net (fo=1, routed)           0.000     8.855    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[27]
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.072 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           1.101    10.173    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.472 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.252    11.724    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X30Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.848 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954/O
                         net (fo=2, routed)           0.452    12.300    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_964/O
                         net (fo=1, routed)           0.585    13.009    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[1]_i_434
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.133 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_729/O
                         net (fo=1, routed)           0.000    13.133    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_221_1[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.669 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_434/CO[2]
                         net (fo=1, routed)           1.319    14.988    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_82_1[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.313    15.301 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_221/O
                         net (fo=2, routed)           0.885    16.186    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_26
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_82/O
                         net (fo=1, routed)           0.665    16.975    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    17.099 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.304    17.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.282    17.809    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.933 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.839    18.772    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    18.896 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.781    19.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X51Y39         LUT4 (Prop_lut4_I1_O)        0.124    19.802 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.861    20.663    u_ucup_top/u_soc/core_instr_req[0]_324
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124    20.787 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.645    21.431    u_ucup_top/u_soc/mem_instr_req
    SLICE_X40Y39         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.448    22.979    u_ucup_top/u_soc/clk_sys
    SLICE_X40Y39         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/C
                         clock pessimism             -0.504    22.474    
                         clock uncertainty           -0.086    22.389    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)       -0.067    22.322    u_ucup_top/u_soc/core_instr_rvalid_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_7/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.686ns  (logic 4.425ns (18.682%)  route 19.261ns (81.318%))
  Logic Levels:           25  (CARRY4=1 LUT4=3 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 22.977 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.553    -2.421    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X49Y61         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=13, routed)          1.941    -0.024    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.100 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12/O
                         net (fo=10, routed)          0.682     0.782    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.906 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20/O
                         net (fo=4, routed)           0.877     1.783    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.670     2.577    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.701 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.782     3.483    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.607 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.420     4.027    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.151 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.966     5.116    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.240 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.770     6.010    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.134 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.520     6.654    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.778 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.439     7.218    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.342 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.390     8.731    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.855 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[27]_i_4/O
                         net (fo=1, routed)           0.000     8.855    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[27]
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.072 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           1.101    10.173    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.472 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.252    11.724    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X30Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.848 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954/O
                         net (fo=2, routed)           0.452    12.300    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_964/O
                         net (fo=1, routed)           0.585    13.009    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[1]_i_434
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.133 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_729/O
                         net (fo=1, routed)           0.000    13.133    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_221_1[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.669 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_434/CO[2]
                         net (fo=1, routed)           1.319    14.988    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_82_1[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.313    15.301 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_221/O
                         net (fo=2, routed)           0.885    16.186    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_26
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_82/O
                         net (fo=1, routed)           0.665    16.975    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    17.099 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.304    17.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.282    17.809    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.933 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.839    18.772    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    18.896 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.781    19.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X51Y39         LUT4 (Prop_lut4_I1_O)        0.124    19.802 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.861    20.663    u_ucup_top/u_soc/core_instr_req[0]_324
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124    20.787 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.478    21.265    u_ucup_top_n_164
    SLICE_X39Y39         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.446    22.977    clk_sys
    SLICE_X39Y39         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/C
                         clock pessimism             -0.504    22.472    
                         clock uncertainty           -0.086    22.387    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)       -0.067    22.320    resp_q_reg[1][bus_resp][rdata][31]_i_7
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                         -21.265    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_4/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.386ns  (logic 4.425ns (18.922%)  route 18.961ns (81.078%))
  Logic Levels:           25  (CARRY4=1 LUT2=1 LUT4=3 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 22.978 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.553    -2.421    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X49Y61         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=13, routed)          1.941    -0.024    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.100 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12/O
                         net (fo=10, routed)          0.682     0.782    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.906 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20/O
                         net (fo=4, routed)           0.877     1.783    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.670     2.577    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.701 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.782     3.483    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.607 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.420     4.027    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.151 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.966     5.116    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.240 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.770     6.010    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.134 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.520     6.654    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.778 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.439     7.218    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.342 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.390     8.731    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.855 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[27]_i_4/O
                         net (fo=1, routed)           0.000     8.855    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[27]
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.072 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           1.101    10.173    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.472 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.252    11.724    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X30Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.848 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954/O
                         net (fo=2, routed)           0.452    12.300    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_964/O
                         net (fo=1, routed)           0.585    13.009    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[1]_i_434
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.133 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_729/O
                         net (fo=1, routed)           0.000    13.133    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_221_1[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.669 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_434/CO[2]
                         net (fo=1, routed)           1.319    14.988    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_82_1[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.313    15.301 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_221/O
                         net (fo=2, routed)           0.885    16.186    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_26
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_82/O
                         net (fo=1, routed)           0.665    16.975    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    17.099 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.304    17.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.282    17.809    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.933 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.839    18.772    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    18.896 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.781    19.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X51Y39         LUT4 (Prop_lut4_I1_O)        0.124    19.802 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.555    20.356    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_324
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    20.480 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.485    20.965    u_soc/u_core/if_mem_instr_req[1]_0
    SLICE_X47Y37         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.447    22.978    clk_sys
    SLICE_X47Y37         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/C
                         clock pessimism             -0.504    22.473    
                         clock uncertainty           -0.086    22.388    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.067    22.321    resp_q_reg[1][bus_resp][rdata][31]_i_4
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                         -20.965    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.384ns  (logic 4.425ns (18.923%)  route 18.959ns (81.077%))
  Logic Levels:           25  (CARRY4=1 LUT2=1 LUT4=3 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.553    -2.421    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X49Y61         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][29]/Q
                         net (fo=13, routed)          1.941    -0.024    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][29]
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.100 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12/O
                         net (fo=10, routed)          0.682     0.782    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_12_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     0.906 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20/O
                         net (fo=4, routed)           0.877     1.783    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_20_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.907 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6/O
                         net (fo=1, routed)           0.670     2.577    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_6_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.701 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=10, routed)          0.782     3.483    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_priv_lvl_q[1]_i_5_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.607 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16/O
                         net (fo=1, routed)           0.420     4.027    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_16_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.151 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_8/O
                         net (fo=2, routed)           0.966     5.116    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.240 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.770     6.010    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_meta][tbljmp]_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.134 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_15__0/O
                         net (fo=1, routed)           0.520     6.654    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.778 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.439     7.218    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[6]_i_4
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.342 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_9__1/O
                         net (fo=63, routed)          1.390     8.731    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ctrl_fsm[pc_mux][0]
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.855 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_addr_q[27]_i_4/O
                         net (fo=1, routed)           0.000     8.855    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/addr_q_reg[27]
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.072 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[27]_i_2/O
                         net (fo=2, routed)           1.101    10.173    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[26]
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.472 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[27]_i_1/O
                         net (fo=40, routed)          1.252    11.724    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[25]
    SLICE_X30Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.848 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954/O
                         net (fo=2, routed)           0.452    12.300    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_954_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.424 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_964/O
                         net (fo=1, routed)           0.585    13.009    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[1]_i_434
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.133 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[1]_i_729/O
                         net (fo=1, routed)           0.000    13.133    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_221_1[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.669 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_434/CO[2]
                         net (fo=1, routed)           1.319    14.988    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_82_1[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.313    15.301 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_221/O
                         net (fo=2, routed)           0.885    16.186    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_26
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_82/O
                         net (fo=1, routed)           0.665    16.975    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    17.099 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_26/O
                         net (fo=1, routed)           0.304    17.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7_2
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_13/O
                         net (fo=1, routed)           0.282    17.809    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2_1
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.933 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_7/O
                         net (fo=1, routed)           0.839    18.772    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_2
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.124    18.896 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.781    19.678    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X51Y39         LUT4 (Prop_lut4_I1_O)        0.124    19.802 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.555    20.356    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_324
    SLICE_X47Y38         LUT2 (Prop_lut2_I1_O)        0.124    20.480 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.483    20.963    u_ucup_top/u_soc/u_core/inst_tcm/if_mem_instr_req[1]_0
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.448    22.979    u_ucup_top/u_soc/u_core/inst_tcm/clk_sys
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/C
                         clock pessimism             -0.504    22.474    
                         clock uncertainty           -0.086    22.389    
    SLICE_X47Y38         FDCE (Setup_fdce_C_D)       -0.067    22.322    u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.234ns  (logic 6.637ns (29.850%)  route 15.597ns (70.150%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.337    16.727    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.053 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[126][7]_i_3/O
                         net (fo=108, routed)         1.858    18.911    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[126][7]
    SLICE_X10Y10         LUT5 (Prop_lut5_I2_O)        0.150    19.061 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[80][7]_i_1__0/O
                         net (fo=8, routed)           0.734    19.794    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_106
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][2]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.728    21.666    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][2]
  -------------------------------------------------------------------
                         required time                         21.666    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.234ns  (logic 6.637ns (29.850%)  route 15.597ns (70.150%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.337    16.727    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.053 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[126][7]_i_3/O
                         net (fo=108, routed)         1.858    18.911    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[126][7]
    SLICE_X10Y10         LUT5 (Prop_lut5_I2_O)        0.150    19.061 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[80][7]_i_1__0/O
                         net (fo=8, routed)           0.734    19.794    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_106
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][5]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.728    21.666    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][5]
  -------------------------------------------------------------------
                         required time                         21.666    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.234ns  (logic 6.637ns (29.850%)  route 15.597ns (70.150%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.337    16.727    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.053 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[126][7]_i_3/O
                         net (fo=108, routed)         1.858    18.911    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[126][7]
    SLICE_X10Y10         LUT5 (Prop_lut5_I2_O)        0.150    19.061 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[80][7]_i_1__0/O
                         net (fo=8, routed)           0.734    19.794    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_106
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X8Y4           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][6]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.728    21.666    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[80][6]
  -------------------------------------------------------------------
                         required time                         21.666    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.221ns  (logic 6.605ns (29.724%)  route 15.616ns (70.276%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.526    16.916    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.242 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.644    18.887    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.118    19.005 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.776    19.781    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.631    21.763    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.221ns  (logic 6.605ns (29.724%)  route 15.616ns (70.276%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.526    16.916    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.242 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.644    18.887    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.118    19.005 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.776    19.781    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][2]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.631    21.763    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][2]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.221ns  (logic 6.605ns (29.724%)  route 15.616ns (70.276%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.534    -2.440    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.922 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          0.995    -0.927    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.124    -0.803 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.803    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.270 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.036 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.036    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.287 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=14, routed)          1.048     1.335    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     2.154 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.154    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.271 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.271    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.510 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.246     3.756    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.296     4.052 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.294     5.347    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_322[23]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.360     5.707 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591/O
                         net (fo=2, routed)           0.482     6.189    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_591_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.332     6.521 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_603/O
                         net (fo=1, routed)           0.306     6.826    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_145_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.950 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_321/O
                         net (fo=1, routed)           0.000     6.950    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_60_1[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.486 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_145/CO[2]
                         net (fo=1, routed)           0.812     8.299    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23_1[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.339     8.638 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_60/O
                         net (fo=2, routed)           1.358     9.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.322 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           1.156    11.478    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.154    11.756    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.880 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.598    12.478    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.602 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.286    12.889    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.013 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          1.921    14.933    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.119    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/a_rvalid_o_i_2__0/O
                         net (fo=10, routed)          1.012    16.064    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_4
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.326    16.390 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.526    16.916    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.326    17.242 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.644    18.887    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.118    19.005 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.776    19.781    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.453    22.984    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X9Y6           FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/C
                         clock pessimism             -0.504    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.631    21.763    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  1.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.327%)  route 0.207ns (52.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.549    -0.546    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X31Y77         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[5]/Q
                         net (fo=4, routed)           0.207    -0.198    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31]_0[5]
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.153    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[31]_1[6]
    SLICE_X39Y76         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.812    -0.321    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X39Y76         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[6]/C
                         clock pessimism              0.034    -0.287    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.091    -0.196    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.035%)  route 0.236ns (55.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.548    -0.547    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X35Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][17]/Q
                         net (fo=6, routed)           0.236    -0.170    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][31]_0[17]
    SLICE_X36Y72         LUT6 (Prop_lut6_I2_O)        0.045    -0.125 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk[17]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_2[11]
    SLICE_X36Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.814    -0.319    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/clk_sys
    SLICE_X36Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]/C
                         clock pessimism              0.034    -0.285    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.092    -0.193    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_unhardened.gen_csr[17].gen_unmasked.rdata_blk_reg[17]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.399%)  route 0.253ns (57.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.554    -0.541    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X35Y21         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][4]/Q
                         net (fo=3, routed)           0.253    -0.148    u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_reg_0[0]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.045    -0.103 r  u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_i_1/O
                         net (fo=1, routed)           0.000    -0.103    u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_i_1_n_0
    SLICE_X40Y17         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.827    -0.307    u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/clk_sys
    SLICE_X40Y17         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_reg/C
                         clock pessimism              0.034    -0.273    
    SLICE_X40Y17         FDCE (Hold_fdce_C_D)         0.091    -0.182    u_ucup_top/u_soc/u_gpio/genblk1[4].dbnc/btn_q_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.212ns (46.219%)  route 0.247ns (53.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.555    -0.540    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X38Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/Q
                         net (fo=5, routed)           0.247    -0.129    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[18]
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.048    -0.081 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_mux[17]
    SLICE_X35Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.821    -0.313    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X35Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.107    -0.172    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.557    -0.538    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X37Y19         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][5]/Q
                         net (fo=1, routed)           0.056    -0.341    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1]_39[5]
    SLICE_X37Y19         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.824    -0.310    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X37Y19         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][5]/C
                         clock pessimism             -0.228    -0.538    
    SLICE_X37Y19         FDCE (Hold_fdce_C_D)         0.078    -0.460    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[108][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.416%)  route 0.338ns (70.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X37Y14         FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/Q
                         net (fo=129, routed)         0.338    -0.055    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[5]
    SLICE_X35Y10         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[108][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.831    -0.303    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X35Y10         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[108][5]/C
                         clock pessimism              0.034    -0.269    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.072    -0.197    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[108][5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.364%)  route 0.323ns (69.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.546    -0.549    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X43Y75         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][16]/Q
                         net (fo=18, routed)          0.323    -0.085    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]_0[16]
    SLICE_X34Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.811    -0.322    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X34Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][16]/C
                         clock pessimism              0.034    -0.288    
    SLICE_X34Y73         FDCE (Hold_fdce_C_D)         0.059    -0.229    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][16]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.494%)  route 0.311ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.547    -0.548    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X42Y76         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][24]/Q
                         net (fo=20, routed)          0.311    -0.073    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]_0[24]
    SLICE_X35Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.811    -0.322    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X35Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][24]/C
                         clock pessimism              0.034    -0.288    
    SLICE_X35Y73         FDCE (Hold_fdce_C_D)         0.066    -0.222    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][24]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.467%)  route 0.338ns (70.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.549    -0.546    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X41Y78         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]/Q
                         net (fo=18, routed)          0.338    -0.068    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]_0[31]
    SLICE_X31Y76         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.812    -0.321    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/clk_sys
    SLICE_X31Y76         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]/C
                         clock pessimism              0.034    -0.287    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.070    -0.217    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_wdata][31]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.256ns (46.576%)  route 0.294ns (53.424%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.555    -0.540    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X35Y87         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/Q
                         net (fo=5, routed)           0.294    -0.105    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[28]
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.045    -0.060 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__6_i_7/O
                         net (fo=1, routed)           0.000    -0.060    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__6_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__6/O[0]
                         net (fo=1, routed)           0.000     0.010    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/add_out[28]
    SLICE_X42Y87         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.825    -0.309    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X42Y87         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[28]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.134    -0.141    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y7     u_ucup_top/u_soc/u_core/data_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y7     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y7     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y22    rdata_q_reg[0]_i_13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y22    rdata_q_reg[0]_i_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y35    rdata_q_reg[0]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y35    rdata_q_reg[0]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y30    rdata_q_reg[0]_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y30    rdata_q_reg[0]_i_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y31    rdata_q_reg[10]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y31    rdata_q_reg[10]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y37    rdata_q_reg[10]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y37    rdata_q_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y22    rdata_q_reg[0]_i_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y22    rdata_q_reg[0]_i_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y35    rdata_q_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y35    rdata_q_reg[0]_i_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y30    rdata_q_reg[0]_i_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y30    rdata_q_reg[0]_i_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y31    rdata_q_reg[10]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y31    rdata_q_reg[10]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y37    rdata_q_reg[10]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y37    rdata_q_reg[10]_i_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.188ns (43.140%)  route 5.520ns (56.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.564    -2.410    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X12Y15         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.518    -1.892 r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/Q
                         net (fo=8, routed)           0.695    -1.196    u_ucup_top/u_soc/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.124    -1.072 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.825     3.753    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     7.299 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.299    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.079ns (55.884%)  route 3.220ns (44.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.553    -2.421    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.903 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.220     1.318    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     4.879 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.879    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.052ns (55.536%)  route 3.244ns (44.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.548    -2.426    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.244     1.337    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.871 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.871    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 3.989ns (54.841%)  route 3.285ns (45.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.561    -2.413    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.957 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.285     1.328    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.533     4.861 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.861    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 3.980ns (56.129%)  route 3.111ns (43.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.561    -2.413    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.957 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.111     1.154    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524     4.678 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.678    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 4.065ns (57.610%)  route 2.991ns (42.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.548    -2.426    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.991     1.084    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.547     4.631 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.631    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.064ns (57.727%)  route 2.976ns (42.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.548    -2.426    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.976     1.069    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         3.546     4.615 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.615    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 4.053ns (58.016%)  route 2.933ns (41.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.548    -2.426    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518    -1.908 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.933     1.025    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.535     4.560 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.560    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.999ns (58.231%)  route 2.869ns (41.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.561    -2.413    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.957 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.869     0.912    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         3.543     4.455 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.455    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.992ns (58.803%)  route 2.797ns (41.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.549    -2.425    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X39Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.969 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.797     0.828    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         3.536     4.365 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.365    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.368ns (65.385%)  route 0.724ns (34.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.560    -0.535    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.724     0.330    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.557 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.557    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.379ns (65.621%)  route 0.723ns (34.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y15         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.723     0.329    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.238     1.568 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.568    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.381ns (65.281%)  route 0.735ns (34.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y15         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.735     0.342    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.240     1.582 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.582    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.386ns (63.620%)  route 0.793ns (36.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.793     0.399    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.645 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.645    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.377ns (62.080%)  route 0.841ns (37.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y15         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.841     0.448    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.236     1.684 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.684    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.398ns (61.400%)  route 0.879ns (38.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.554    -0.541    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y27         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.879     0.502    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.234     1.736 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.736    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.378ns (60.099%)  route 0.915ns (39.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.553    -0.542    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X39Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.915     0.514    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         1.237     1.751 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.751    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.385ns (58.944%)  route 0.965ns (41.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.965     0.571    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.815 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.815    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.412ns (58.680%)  route 0.994ns (41.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.994     0.615    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.248     1.863 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.863    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.411ns (58.592%)  route 0.997ns (41.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X42Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.997     0.618    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         1.247     1.865 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.865    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     4.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546     5.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818     5.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3398 Endpoints
Min Delay          3398 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.592ns  (logic 1.630ns (6.129%)  route 24.962ns (93.871%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.249    26.592    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X28Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X28Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.592ns  (logic 1.630ns (6.129%)  route 24.962ns (93.871%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.249    26.592    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X28Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X28Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.592ns  (logic 1.630ns (6.129%)  route 24.962ns (93.871%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.249    26.592    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X28Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X28Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.592ns  (logic 1.630ns (6.129%)  route 24.962ns (93.871%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.249    26.592    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X28Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X28Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.588ns  (logic 1.630ns (6.130%)  route 24.958ns (93.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.244    26.588    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X29Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X29Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[0]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.588ns  (logic 1.630ns (6.130%)  route 24.958ns (93.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.244    26.588    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X29Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X29Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.588ns  (logic 1.630ns (6.130%)  route 24.958ns (93.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.244    26.588    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X29Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X29Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.588ns  (logic 1.630ns (6.130%)  route 24.958ns (93.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.244    26.588    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X29Y6          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X29Y6          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[3]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.550ns  (logic 1.630ns (6.139%)  route 24.920ns (93.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.207    26.550    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X28Y5          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X28Y5          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.546ns  (logic 1.630ns (6.140%)  route 24.916ns (93.860%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.219    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.343 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)       23.202    26.546    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X29Y5          FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X29Y5          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.237ns (22.962%)  route 0.794ns (77.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.794     1.031    u_ucup_top/u_soc/u_gpio/gp_i[7]
    SLICE_X28Y20         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.824    -0.310    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y20         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.232ns (20.353%)  route 0.910ns (79.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.910     1.142    u_ucup_top/u_soc/u_gpio/gp_i[3]
    SLICE_X32Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.821    -0.313    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X32Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.238ns (20.397%)  route 0.930ns (79.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.930     1.169    u_ucup_top/u_soc/u_gpio/gp_i[0]
    SLICE_X32Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.821    -0.313    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X32Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.246ns (20.727%)  route 0.942ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.942     1.188    u_ucup_top/u_soc/u_gpio/gp_i[2]
    SLICE_X35Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.820    -0.314    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X35Y22         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.238ns (18.587%)  route 1.042ns (81.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.042     1.280    u_ucup_top/u_soc/u_gpio/gp_i[6]
    SLICE_X30Y19         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.824    -0.310    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y19         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[6].mem_reg[6][28]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.318ns (24.510%)  route 0.981ns (75.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)        0.279     1.299    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X29Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[6].mem_reg[6][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.830    -0.304    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X29Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[6].mem_reg[6][28]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[4].mem_reg[4][28]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.318ns (24.429%)  route 0.985ns (75.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)        0.284     1.304    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X28Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[4].mem_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.830    -0.304    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X28Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[4].mem_reg[4][28]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][23]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.318ns (24.220%)  route 0.996ns (75.780%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)        0.295     1.315    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X35Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.827    -0.306    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X35Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[17].mem_reg[17][23]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][28]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.318ns (24.220%)  route 0.996ns (75.780%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)        0.295     1.315    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.827    -0.306    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][28]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][30]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.318ns (24.220%)  route 0.996ns (75.780%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.975    clkgen/IO_RST_N_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.020 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3267, routed)        0.295     1.315    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5548, routed)        0.827    -0.306    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[9].mem_reg[9][30]/C





