
ST3215.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002678  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  08002784  08002784  00003784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a38  08002a38  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002a38  08002a38  00003a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a40  08002a40  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a40  08002a40  00003a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a44  08002a44  00003a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002a48  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  2000005c  08002aa4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08002aa4  00004310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072e7  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001824  00000000  00000000  0000b36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000cb90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000524  00000000  00000000  0000d260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017652  00000000  00000000  0000d784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008613  00000000  00000000  00024dd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825de  00000000  00000000  0002d3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af9c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001eb8  00000000  00000000  000afa0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b18c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800276c 	.word	0x0800276c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	0800276c 	.word	0x0800276c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b2d      	ldr	r3, [pc, #180]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a2c      	ldr	r2, [pc, #176]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b2a      	ldr	r3, [pc, #168]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b27      	ldr	r3, [pc, #156]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a26      	ldr	r2, [pc, #152]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b24      	ldr	r3, [pc, #144]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b21      	ldr	r3, [pc, #132]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a20      	ldr	r2, [pc, #128]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b18      	ldr	r3, [pc, #96]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2120      	movs	r1, #32
 80001d4:	4815      	ldr	r0, [pc, #84]	@ (800022c <MX_GPIO_Init+0xd0>)
 80001d6:	f000 ff6f 	bl	80010b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80001de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001e0:	4b13      	ldr	r3, [pc, #76]	@ (8000230 <MX_GPIO_Init+0xd4>)
 80001e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	4811      	ldr	r0, [pc, #68]	@ (8000234 <MX_GPIO_Init+0xd8>)
 80001f0:	f000 fdde 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001f4:	2320      	movs	r3, #32
 80001f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	4808      	ldr	r0, [pc, #32]	@ (800022c <MX_GPIO_Init+0xd0>)
 800020c:	f000 fdd0 	bl	8000db0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2100      	movs	r1, #0
 8000214:	2028      	movs	r0, #40	@ 0x28
 8000216:	f000 fd94 	bl	8000d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800021a:	2028      	movs	r0, #40	@ 0x28
 800021c:	f000 fdad 	bl	8000d7a <HAL_NVIC_EnableIRQ>

}
 8000220:	bf00      	nop
 8000222:	3720      	adds	r7, #32
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	40021000 	.word	0x40021000
 800022c:	40010800 	.word	0x40010800
 8000230:	10110000 	.word	0x10110000
 8000234:	40011000 	.word	0x40011000

08000238 <Debug_Print>:
/* USER CODE END FPP */

/* USER CODE BEGIN 0 */
// Debug print function using UART2
void Debug_Print(const char *msg)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f7ff ff83 	bl	800014c <strlen>
 8000246:	4603      	mov	r3, r0
 8000248:	b29a      	uxth	r2, r3
 800024a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800024e:	6879      	ldr	r1, [r7, #4]
 8000250:	4803      	ldr	r0, [pc, #12]	@ (8000260 <Debug_Print+0x28>)
 8000252:	f001 fbd3 	bl	80019fc <HAL_UART_Transmit>
}
 8000256:	bf00      	nop
 8000258:	3708      	adds	r7, #8
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	2000017c 	.word	0x2000017c

08000264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration*/
  HAL_Init();
 8000268:	f000 fc0e 	bl	8000a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026c:	f000 f84a 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000270:	f7ff ff74 	bl	800015c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000274:	f000 fb6e 	bl	8000954 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  // Print startup message
  Debug_Print("\r\n\r\n");
 8000278:	4819      	ldr	r0, [pc, #100]	@ (80002e0 <main+0x7c>)
 800027a:	f7ff ffdd 	bl	8000238 <Debug_Print>
  Debug_Print("========================================\r\n");
 800027e:	4819      	ldr	r0, [pc, #100]	@ (80002e4 <main+0x80>)
 8000280:	f7ff ffda 	bl	8000238 <Debug_Print>
  Debug_Print("  ST3215 Servo Motor Control Started!   \r\n");
 8000284:	4818      	ldr	r0, [pc, #96]	@ (80002e8 <main+0x84>)
 8000286:	f7ff ffd7 	bl	8000238 <Debug_Print>
  Debug_Print("========================================\r\n");
 800028a:	4816      	ldr	r0, [pc, #88]	@ (80002e4 <main+0x80>)
 800028c:	f7ff ffd4 	bl	8000238 <Debug_Print>

  sprintf(debug_buf, "Servo ID:  %d\r\n", STS3215_ID);
 8000290:	2205      	movs	r2, #5
 8000292:	4916      	ldr	r1, [pc, #88]	@ (80002ec <main+0x88>)
 8000294:	4816      	ldr	r0, [pc, #88]	@ (80002f0 <main+0x8c>)
 8000296:	f001 fdb9 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 800029a:	4815      	ldr	r0, [pc, #84]	@ (80002f0 <main+0x8c>)
 800029c:	f7ff ffcc 	bl	8000238 <Debug_Print>

  // Set servo to silent mode (no response feedback)
  Debug_Print("Setting servo to silent mode...\r\n");
 80002a0:	4814      	ldr	r0, [pc, #80]	@ (80002f4 <main+0x90>)
 80002a2:	f7ff ffc9 	bl	8000238 <Debug_Print>
  STS3215SetSilentMode(STS3215_ID);
 80002a6:	2005      	movs	r0, #5
 80002a8:	f000 f9de 	bl	8000668 <STS3215SetSilentMode>
  HAL_Delay(100);
 80002ac:	2064      	movs	r0, #100	@ 0x64
 80002ae:	f000 fc4d 	bl	8000b4c <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    Debug_Print("\r\n>> Code is running - ST3215 Controller Active\r\n");
 80002b2:	4811      	ldr	r0, [pc, #68]	@ (80002f8 <main+0x94>)
 80002b4:	f7ff ffc0 	bl	8000238 <Debug_Print>

    Debug_Print("\r\n========== TEST 1: MOTOR MODE ==========\r\n");
 80002b8:	4810      	ldr	r0, [pc, #64]	@ (80002fc <main+0x98>)
 80002ba:	f7ff ffbd 	bl	8000238 <Debug_Print>
    TestServoMotorMode();
 80002be:	f000 f863 	bl	8000388 <TestServoMotorMode>

    HAL_Delay(3000);
 80002c2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80002c6:	f000 fc41 	bl	8000b4c <HAL_Delay>

    Debug_Print("\r\n========== TEST 2: POSITION MODE ==========\r\n");
 80002ca:	480d      	ldr	r0, [pc, #52]	@ (8000300 <main+0x9c>)
 80002cc:	f7ff ffb4 	bl	8000238 <Debug_Print>
    TestServoPositionMode();
 80002d0:	f000 f8ac 	bl	800042c <TestServoPositionMode>

    HAL_Delay(3000);
 80002d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80002d8:	f000 fc38 	bl	8000b4c <HAL_Delay>
    Debug_Print("\r\n>> Code is running - ST3215 Controller Active\r\n");
 80002dc:	bf00      	nop
 80002de:	e7e8      	b.n	80002b2 <main+0x4e>
 80002e0:	08002784 	.word	0x08002784
 80002e4:	0800278c 	.word	0x0800278c
 80002e8:	080027b8 	.word	0x080027b8
 80002ec:	080027e4 	.word	0x080027e4
 80002f0:	20000078 	.word	0x20000078
 80002f4:	080027f4 	.word	0x080027f4
 80002f8:	08002818 	.word	0x08002818
 80002fc:	0800284c 	.word	0x0800284c
 8000300:	0800287c 	.word	0x0800287c

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b090      	sub	sp, #64	@ 0x40
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0318 	add.w	r3, r7, #24
 800030e:	2228      	movs	r2, #40	@ 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fd9c 	bl	8001e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
 8000324:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000326:	2302      	movs	r3, #2
 8000328:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032a:	2301      	movs	r3, #1
 800032c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032e:	2310      	movs	r3, #16
 8000330:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL. PLLState = RCC_PLL_ON;
 8000332:	2302      	movs	r3, #2
 8000334:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct. PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000336:	2300      	movs	r3, #0
 8000338:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL. PLLMUL = RCC_PLL_MUL16;
 800033a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800033e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000340:	f107 0318 	add.w	r3, r7, #24
 8000344:	4618      	mov	r0, r3
 8000346:	f000 fef1 	bl	800112c <HAL_RCC_OscConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000350:	f000 f8e6 	bl	8000520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct. ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000354:	230f      	movs	r3, #15
 8000356:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000358:	2302      	movs	r3, #2
 800035a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct. AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035c:	2300      	movs	r3, #0
 800035e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2102      	movs	r1, #2
 800036e:	4618      	mov	r0, r3
 8000370:	f001 f95e 	bl	8001630 <HAL_RCC_ClockConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800037a:	f000 f8d1 	bl	8000520 <Error_Handler>
  }
}
 800037e:	bf00      	nop
 8000380:	3740      	adds	r7, #64	@ 0x40
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <TestServoMotorMode>:

/**
  * @brief Test servo in motor (continuous rotation) mode
  */
void TestServoMotorMode(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  Debug_Print("Switching to MOTOR MODE...\r\n");
 800038c:	4821      	ldr	r0, [pc, #132]	@ (8000414 <TestServoMotorMode+0x8c>)
 800038e:	f7ff ff53 	bl	8000238 <Debug_Print>
  STS3215SetMotorMode(STS3215_ID);
 8000392:	2005      	movs	r0, #5
 8000394:	f000 f9ea 	bl	800076c <STS3215SetMotorMode>
  HAL_Delay(200);
 8000398:	20c8      	movs	r0, #200	@ 0xc8
 800039a:	f000 fbd7 	bl	8000b4c <HAL_Delay>

  // Rotate forward at speed 2000
  sprintf(debug_buf, "Rotating FORWARD at speed %d.. .\r\n", 2000);
 800039e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80003a2:	491d      	ldr	r1, [pc, #116]	@ (8000418 <TestServoMotorMode+0x90>)
 80003a4:	481d      	ldr	r0, [pc, #116]	@ (800041c <TestServoMotorMode+0x94>)
 80003a6:	f001 fd31 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 80003aa:	481c      	ldr	r0, [pc, #112]	@ (800041c <TestServoMotorMode+0x94>)
 80003ac:	f7ff ff44 	bl	8000238 <Debug_Print>
  STS3215SetSpeed(STS3215_ID, 2000);
 80003b0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80003b4:	2005      	movs	r0, #5
 80003b6:	f000 fa07 	bl	80007c8 <STS3215SetSpeed>
  HAL_Delay(SERVO_TEST_DELAY);
 80003ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003be:	f000 fbc5 	bl	8000b4c <HAL_Delay>

  // Stop
  Debug_Print("Stopping motor...\r\n");
 80003c2:	4817      	ldr	r0, [pc, #92]	@ (8000420 <TestServoMotorMode+0x98>)
 80003c4:	f7ff ff38 	bl	8000238 <Debug_Print>
  STS3215SetSpeed(STS3215_ID, 0);
 80003c8:	2100      	movs	r1, #0
 80003ca:	2005      	movs	r0, #5
 80003cc:	f000 f9fc 	bl	80007c8 <STS3215SetSpeed>
  HAL_Delay(500);
 80003d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003d4:	f000 fbba 	bl	8000b4c <HAL_Delay>

  // Rotate backward at speed -2000
  sprintf(debug_buf, "Rotating BACKWARD at speed %d...\r\n", -2000);
 80003d8:	4a12      	ldr	r2, [pc, #72]	@ (8000424 <TestServoMotorMode+0x9c>)
 80003da:	4913      	ldr	r1, [pc, #76]	@ (8000428 <TestServoMotorMode+0xa0>)
 80003dc:	480f      	ldr	r0, [pc, #60]	@ (800041c <TestServoMotorMode+0x94>)
 80003de:	f001 fd15 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 80003e2:	480e      	ldr	r0, [pc, #56]	@ (800041c <TestServoMotorMode+0x94>)
 80003e4:	f7ff ff28 	bl	8000238 <Debug_Print>
  STS3215SetSpeed(STS3215_ID, -2000);
 80003e8:	490e      	ldr	r1, [pc, #56]	@ (8000424 <TestServoMotorMode+0x9c>)
 80003ea:	2005      	movs	r0, #5
 80003ec:	f000 f9ec 	bl	80007c8 <STS3215SetSpeed>
  HAL_Delay(SERVO_TEST_DELAY);
 80003f0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003f4:	f000 fbaa 	bl	8000b4c <HAL_Delay>

  // Stop
  Debug_Print("Stopping motor...\r\n");
 80003f8:	4809      	ldr	r0, [pc, #36]	@ (8000420 <TestServoMotorMode+0x98>)
 80003fa:	f7ff ff1d 	bl	8000238 <Debug_Print>
  STS3215SetSpeed(STS3215_ID, 0);
 80003fe:	2100      	movs	r1, #0
 8000400:	2005      	movs	r0, #5
 8000402:	f000 f9e1 	bl	80007c8 <STS3215SetSpeed>
  HAL_Delay(500);
 8000406:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800040a:	f000 fb9f 	bl	8000b4c <HAL_Delay>
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	080028ac 	.word	0x080028ac
 8000418:	080028cc 	.word	0x080028cc
 800041c:	20000078 	.word	0x20000078
 8000420:	080028f0 	.word	0x080028f0
 8000424:	fffff830 	.word	0xfffff830
 8000428:	08002904 	.word	0x08002904

0800042c <TestServoPositionMode>:

/**
  * @brief Test servo in position (servo) mode
  */
void TestServoPositionMode(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af02      	add	r7, sp, #8
  Debug_Print("Switching to SERVO (POSITION) MODE...\r\n");
 8000432:	4835      	ldr	r0, [pc, #212]	@ (8000508 <TestServoPositionMode+0xdc>)
 8000434:	f7ff ff00 	bl	8000238 <Debug_Print>
  STS3215SetServoMode(STS3215_ID);
 8000438:	2005      	movs	r0, #5
 800043a:	f000 fa21 	bl	8000880 <STS3215SetServoMode>
  HAL_Delay(200);
 800043e:	20c8      	movs	r0, #200	@ 0xc8
 8000440:	f000 fb84 	bl	8000b4c <HAL_Delay>

  // Move to position 256 (center)
  sprintf(debug_buf, "Moving to CENTER position (%d)...\r\n", 256);
 8000444:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000448:	4930      	ldr	r1, [pc, #192]	@ (800050c <TestServoPositionMode+0xe0>)
 800044a:	4831      	ldr	r0, [pc, #196]	@ (8000510 <TestServoPositionMode+0xe4>)
 800044c:	f001 fcde 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 8000450:	482f      	ldr	r0, [pc, #188]	@ (8000510 <TestServoPositionMode+0xe4>)
 8000452:	f7ff fef1 	bl	8000238 <Debug_Print>
  STS3215TurnToPosition(STS3215_ID, 256, 500, 500, 100);
 8000456:	2364      	movs	r3, #100	@ 0x64
 8000458:	9300      	str	r3, [sp, #0]
 800045a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800045e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000462:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000466:	2005      	movs	r0, #5
 8000468:	f000 f92c 	bl	80006c4 <STS3215TurnToPosition>
  HAL_Delay(SERVO_TEST_DELAY);
 800046c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000470:	f000 fb6c 	bl	8000b4c <HAL_Delay>

  // Move to position 512 (one direction)
  sprintf(debug_buf, "Moving to position %d...\r\n", 512);
 8000474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000478:	4926      	ldr	r1, [pc, #152]	@ (8000514 <TestServoPositionMode+0xe8>)
 800047a:	4825      	ldr	r0, [pc, #148]	@ (8000510 <TestServoPositionMode+0xe4>)
 800047c:	f001 fcc6 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 8000480:	4823      	ldr	r0, [pc, #140]	@ (8000510 <TestServoPositionMode+0xe4>)
 8000482:	f7ff fed9 	bl	8000238 <Debug_Print>
  STS3215TurnToPosition(STS3215_ID, 512, 500, 500, 100);
 8000486:	2364      	movs	r3, #100	@ 0x64
 8000488:	9300      	str	r3, [sp, #0]
 800048a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800048e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000492:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000496:	2005      	movs	r0, #5
 8000498:	f000 f914 	bl	80006c4 <STS3215TurnToPosition>
  HAL_Delay(SERVO_TEST_DELAY);
 800049c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80004a0:	f000 fb54 	bl	8000b4c <HAL_Delay>

  // Move to position 0 (other direction)
  sprintf(debug_buf, "Moving to position %d.. .\r\n", 0);
 80004a4:	2200      	movs	r2, #0
 80004a6:	491c      	ldr	r1, [pc, #112]	@ (8000518 <TestServoPositionMode+0xec>)
 80004a8:	4819      	ldr	r0, [pc, #100]	@ (8000510 <TestServoPositionMode+0xe4>)
 80004aa:	f001 fcaf 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 80004ae:	4818      	ldr	r0, [pc, #96]	@ (8000510 <TestServoPositionMode+0xe4>)
 80004b0:	f7ff fec2 	bl	8000238 <Debug_Print>
  STS3215TurnToPosition(STS3215_ID, 0, 500, 500, 100);
 80004b4:	2364      	movs	r3, #100	@ 0x64
 80004b6:	9300      	str	r3, [sp, #0]
 80004b8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80004bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80004c0:	2100      	movs	r1, #0
 80004c2:	2005      	movs	r0, #5
 80004c4:	f000 f8fe 	bl	80006c4 <STS3215TurnToPosition>
  HAL_Delay(SERVO_TEST_DELAY);
 80004c8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80004cc:	f000 fb3e 	bl	8000b4c <HAL_Delay>

  // Back to center
  sprintf(debug_buf, "Moving back to CENTER position (%d)...\r\n", 256);
 80004d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004d4:	4911      	ldr	r1, [pc, #68]	@ (800051c <TestServoPositionMode+0xf0>)
 80004d6:	480e      	ldr	r0, [pc, #56]	@ (8000510 <TestServoPositionMode+0xe4>)
 80004d8:	f001 fc98 	bl	8001e0c <siprintf>
  Debug_Print(debug_buf);
 80004dc:	480c      	ldr	r0, [pc, #48]	@ (8000510 <TestServoPositionMode+0xe4>)
 80004de:	f7ff feab 	bl	8000238 <Debug_Print>
  STS3215TurnToPosition(STS3215_ID, 256, 500, 500, 100);
 80004e2:	2364      	movs	r3, #100	@ 0x64
 80004e4:	9300      	str	r3, [sp, #0]
 80004e6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80004ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80004ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f2:	2005      	movs	r0, #5
 80004f4:	f000 f8e6 	bl	80006c4 <STS3215TurnToPosition>
  HAL_Delay(SERVO_TEST_DELAY);
 80004f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80004fc:	f000 fb26 	bl	8000b4c <HAL_Delay>
}
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	08002928 	.word	0x08002928
 800050c:	08002950 	.word	0x08002950
 8000510:	20000078 	.word	0x20000078
 8000514:	08002974 	.word	0x08002974
 8000518:	08002990 	.word	0x08002990
 800051c:	080029ac 	.word	0x080029ac

08000520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000524:	b672      	cpsid	i
}
 8000526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <Error_Handler+0x8>

0800052c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800052c:	b480      	push	{r7}
 800052e:	b085      	sub	sp, #20
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000532:	4b15      	ldr	r3, [pc, #84]	@ (8000588 <HAL_MspInit+0x5c>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	4a14      	ldr	r2, [pc, #80]	@ (8000588 <HAL_MspInit+0x5c>)
 8000538:	f043 0301 	orr.w	r3, r3, #1
 800053c:	6193      	str	r3, [r2, #24]
 800053e:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <HAL_MspInit+0x5c>)
 8000540:	699b      	ldr	r3, [r3, #24]
 8000542:	f003 0301 	and.w	r3, r3, #1
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800054a:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <HAL_MspInit+0x5c>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a0e      	ldr	r2, [pc, #56]	@ (8000588 <HAL_MspInit+0x5c>)
 8000550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b0c      	ldr	r3, [pc, #48]	@ (8000588 <HAL_MspInit+0x5c>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000562:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <HAL_MspInit+0x60>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	4a04      	ldr	r2, [pc, #16]	@ (800058c <HAL_MspInit+0x60>)
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	40021000 	.word	0x40021000
 800058c:	40010000 	.word	0x40010000

08000590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000594:	bf00      	nop
 8000596:	e7fd      	b.n	8000594 <NMI_Handler+0x4>

08000598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800059c:	bf00      	nop
 800059e:	e7fd      	b.n	800059c <HardFault_Handler+0x4>

080005a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <MemManage_Handler+0x4>

080005a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <BusFault_Handler+0x4>

080005b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <UsageFault_Handler+0x4>

080005b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr

080005c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr

080005d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr

080005dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e0:	f000 fa98 	bl	8000b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80005ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80005f0:	f000 fd7a 	bl	80010e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <Host2Servo>:
 */

#include "sts3215_servo.h"

void Host2Servo(uint8_t *dataSentFirst, uint8_t *dataSendSecond, uint16_t data)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	4613      	mov	r3, r2
 8000604:	80fb      	strh	r3, [r7, #6]
		*dataSentFirst = (data >> 8);
		*dataSendSecond = (data & 0xFF);
	}
	else
	{
		*dataSendSecond = (data >> 8);
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	0a1b      	lsrs	r3, r3, #8
 800060a:	b29b      	uxth	r3, r3
 800060c:	b2da      	uxtb	r2, r3
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	701a      	strb	r2, [r3, #0]
		*dataSentFirst = (data & 0xFF);
 8000612:	88fb      	ldrh	r3, [r7, #6]
 8000614:	b2da      	uxtb	r2, r3
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	701a      	strb	r2, [r3, #0]
	}
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr

08000624 <STS3215Checksum>:

uint8_t STS3215Checksum(uint8_t *sts3215_data)
{
 8000624:	b480      	push	{r7}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	uint8_t check_sum = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i <= sts3215_data[3]; i++)
 8000630:	2300      	movs	r3, #0
 8000632:	73bb      	strb	r3, [r7, #14]
 8000634:	e00a      	b.n	800064c <STS3215Checksum+0x28>
	{
		check_sum += sts3215_data[i + 2];
 8000636:	7bbb      	ldrb	r3, [r7, #14]
 8000638:	3302      	adds	r3, #2
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	4413      	add	r3, r2
 800063e:	781a      	ldrb	r2, [r3, #0]
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	4413      	add	r3, r2
 8000644:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i <= sts3215_data[3]; i++)
 8000646:	7bbb      	ldrb	r3, [r7, #14]
 8000648:	3301      	adds	r3, #1
 800064a:	73bb      	strb	r3, [r7, #14]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	3303      	adds	r3, #3
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	7bba      	ldrb	r2, [r7, #14]
 8000654:	429a      	cmp	r2, r3
 8000656:	d9ee      	bls.n	8000636 <STS3215Checksum+0x12>
	}

	return ~check_sum;
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	43db      	mvns	r3, r3
 800065c:	b2db      	uxtb	r3, r3
}
 800065e:	4618      	mov	r0, r3
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <STS3215SetSilentMode>:
	return 0;

}

void STS3215SetSilentMode(uint8_t sts3215_id)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
	uint8_t txBuffer[8];

	// frame: 0xFF, 0xFF, servo ID, message length (excluding servo ID), function, memory address, data bytes, checksum (begining from servo ID)
	txBuffer[0] = 0xFF;
 8000672:	23ff      	movs	r3, #255	@ 0xff
 8000674:	723b      	strb	r3, [r7, #8]
	txBuffer[1] = 0xFF;
 8000676:	23ff      	movs	r3, #255	@ 0xff
 8000678:	727b      	strb	r3, [r7, #9]
	txBuffer[2] = sts3215_id;
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	72bb      	strb	r3, [r7, #10]
	txBuffer[3] = 0x04;
 800067e:	2304      	movs	r3, #4
 8000680:	72fb      	strb	r3, [r7, #11]
	txBuffer[4] = STS3215_WRITE_DATA_COMMAND;
 8000682:	2303      	movs	r3, #3
 8000684:	733b      	strb	r3, [r7, #12]
	txBuffer[5] = STS3215_ACK_MODE_REG;
 8000686:	2308      	movs	r3, #8
 8000688:	737b      	strb	r3, [r7, #13]
	txBuffer[6] = 0x00;
 800068a:	2300      	movs	r3, #0
 800068c:	73bb      	strb	r3, [r7, #14]
	txBuffer[7] = STS3215Checksum(txBuffer);
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ffc6 	bl	8000624 <STS3215Checksum>
 8000698:	4603      	mov	r3, r0
 800069a:	73fb      	strb	r3, [r7, #15]

	HAL_HalfDuplex_EnableTransmitter(STS3215_UART);
 800069c:	4808      	ldr	r0, [pc, #32]	@ (80006c0 <STS3215SetSilentMode+0x58>)
 800069e:	f001 fa38 	bl	8001b12 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(STS3215_UART, txBuffer, sizeof(txBuffer), 100);
 80006a2:	f107 0108 	add.w	r1, r7, #8
 80006a6:	2364      	movs	r3, #100	@ 0x64
 80006a8:	2208      	movs	r2, #8
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <STS3215SetSilentMode+0x58>)
 80006ac:	f001 f9a6 	bl	80019fc <HAL_UART_Transmit>

	HAL_Delay(50);
 80006b0:	2032      	movs	r0, #50	@ 0x32
 80006b2:	f000 fa4b 	bl	8000b4c <HAL_Delay>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000017c 	.word	0x2000017c

080006c4 <STS3215TurnToPosition>:
}

void STS3215TurnToPosition(uint8_t sts3215_id, uint16_t sts3215_position,
		uint16_t sts3215_delay, uint16_t sts3215_speed,
		uint8_t sts3215_acceleration)
{
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b087      	sub	sp, #28
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4604      	mov	r4, r0
 80006cc:	4608      	mov	r0, r1
 80006ce:	4611      	mov	r1, r2
 80006d0:	461a      	mov	r2, r3
 80006d2:	4623      	mov	r3, r4
 80006d4:	71fb      	strb	r3, [r7, #7]
 80006d6:	4603      	mov	r3, r0
 80006d8:	80bb      	strh	r3, [r7, #4]
 80006da:	460b      	mov	r3, r1
 80006dc:	807b      	strh	r3, [r7, #2]
 80006de:	4613      	mov	r3, r2
 80006e0:	803b      	strh	r3, [r7, #0]
	uint8_t txBuffer[14];

	// frame: 0xFF, 0xFF, servo ID, message length (excluding servo ID), function, memory address, data bytes, checksum (begining from servo ID)
	txBuffer[0] = 0xFF;
 80006e2:	23ff      	movs	r3, #255	@ 0xff
 80006e4:	723b      	strb	r3, [r7, #8]
	txBuffer[1] = 0xFF;
 80006e6:	23ff      	movs	r3, #255	@ 0xff
 80006e8:	727b      	strb	r3, [r7, #9]
	txBuffer[2] = sts3215_id;
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	72bb      	strb	r3, [r7, #10]
	txBuffer[3] = 0x0A; // 10
 80006ee:	230a      	movs	r3, #10
 80006f0:	72fb      	strb	r3, [r7, #11]
	txBuffer[4] = STS3215_WRITE_DATA_COMMAND;
 80006f2:	2303      	movs	r3, #3
 80006f4:	733b      	strb	r3, [r7, #12]
	txBuffer[5] = STS3215_ACCELERATION_REG;
 80006f6:	2329      	movs	r3, #41	@ 0x29
 80006f8:	737b      	strb	r3, [r7, #13]
	txBuffer[6] = sts3215_acceleration;
 80006fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80006fe:	73bb      	strb	r3, [r7, #14]
	Host2Servo(txBuffer + 7, txBuffer + 8, sts3215_position);
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	3307      	adds	r3, #7
 8000706:	f107 0108 	add.w	r1, r7, #8
 800070a:	3108      	adds	r1, #8
 800070c:	88ba      	ldrh	r2, [r7, #4]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff72 	bl	80005f8 <Host2Servo>
	Host2Servo(txBuffer + 9, txBuffer + 10, sts3215_delay);
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	3309      	adds	r3, #9
 800071a:	f107 0108 	add.w	r1, r7, #8
 800071e:	310a      	adds	r1, #10
 8000720:	887a      	ldrh	r2, [r7, #2]
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff ff68 	bl	80005f8 <Host2Servo>
	Host2Servo(txBuffer + 11, txBuffer + 12, sts3215_speed);
 8000728:	f107 0308 	add.w	r3, r7, #8
 800072c:	330b      	adds	r3, #11
 800072e:	f107 0108 	add.w	r1, r7, #8
 8000732:	310c      	adds	r1, #12
 8000734:	883a      	ldrh	r2, [r7, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff5e 	bl	80005f8 <Host2Servo>

	txBuffer[13] = STS3215Checksum(txBuffer);
 800073c:	f107 0308 	add.w	r3, r7, #8
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff6f 	bl	8000624 <STS3215Checksum>
 8000746:	4603      	mov	r3, r0
 8000748:	757b      	strb	r3, [r7, #21]

	HAL_HalfDuplex_EnableTransmitter(STS3215_UART);
 800074a:	4807      	ldr	r0, [pc, #28]	@ (8000768 <STS3215TurnToPosition+0xa4>)
 800074c:	f001 f9e1 	bl	8001b12 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(STS3215_UART, txBuffer, sizeof(txBuffer), 100);
 8000750:	f107 0108 	add.w	r1, r7, #8
 8000754:	2364      	movs	r3, #100	@ 0x64
 8000756:	220e      	movs	r2, #14
 8000758:	4803      	ldr	r0, [pc, #12]	@ (8000768 <STS3215TurnToPosition+0xa4>)
 800075a:	f001 f94f 	bl	80019fc <HAL_UART_Transmit>
}
 800075e:	bf00      	nop
 8000760:	371c      	adds	r7, #28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd90      	pop	{r4, r7, pc}
 8000766:	bf00      	nop
 8000768:	2000017c 	.word	0x2000017c

0800076c <STS3215SetMotorMode>:

void STS3215SetMotorMode(uint8_t sts3215_id)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]
	uint8_t txBuffer[8];
	// frame: 0xFF, 0xFF, servo ID, message length (excluding servo ID), function, memory address, data bytes, checksum (begining from servo ID)

	txBuffer[0] = 0xFF;
 8000776:	23ff      	movs	r3, #255	@ 0xff
 8000778:	723b      	strb	r3, [r7, #8]
	txBuffer[1] = 0xFF;
 800077a:	23ff      	movs	r3, #255	@ 0xff
 800077c:	727b      	strb	r3, [r7, #9]
	txBuffer[2] = sts3215_id;
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	72bb      	strb	r3, [r7, #10]
	txBuffer[3] = 0x04;
 8000782:	2304      	movs	r3, #4
 8000784:	72fb      	strb	r3, [r7, #11]
	txBuffer[4] = STS3215_WRITE_DATA_COMMAND;
 8000786:	2303      	movs	r3, #3
 8000788:	733b      	strb	r3, [r7, #12]
	txBuffer[5] = STS3215_OPERATION_MODE_REG;
 800078a:	2321      	movs	r3, #33	@ 0x21
 800078c:	737b      	strb	r3, [r7, #13]
	txBuffer[6] = 0x01;
 800078e:	2301      	movs	r3, #1
 8000790:	73bb      	strb	r3, [r7, #14]

	txBuffer[7] = STS3215Checksum(txBuffer);
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff ff44 	bl	8000624 <STS3215Checksum>
 800079c:	4603      	mov	r3, r0
 800079e:	73fb      	strb	r3, [r7, #15]

	HAL_HalfDuplex_EnableTransmitter(STS3215_UART);
 80007a0:	4808      	ldr	r0, [pc, #32]	@ (80007c4 <STS3215SetMotorMode+0x58>)
 80007a2:	f001 f9b6 	bl	8001b12 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(STS3215_UART, txBuffer, sizeof(txBuffer), 100);
 80007a6:	f107 0108 	add.w	r1, r7, #8
 80007aa:	2364      	movs	r3, #100	@ 0x64
 80007ac:	2208      	movs	r2, #8
 80007ae:	4805      	ldr	r0, [pc, #20]	@ (80007c4 <STS3215SetMotorMode+0x58>)
 80007b0:	f001 f924 	bl	80019fc <HAL_UART_Transmit>

	HAL_Delay(50);
 80007b4:	2032      	movs	r0, #50	@ 0x32
 80007b6:	f000 f9c9 	bl	8000b4c <HAL_Delay>
}
 80007ba:	bf00      	nop
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	2000017c 	.word	0x2000017c

080007c8 <STS3215SetSpeed>:

void STS3215SetSpeed(uint8_t sts3215_id, int16_t sts3215_speed)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	460a      	mov	r2, r1
 80007d2:	71fb      	strb	r3, [r7, #7]
 80007d4:	4613      	mov	r3, r2
 80007d6:	80bb      	strh	r3, [r7, #4]
	if (sts3215_speed < -3000)
 80007d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007dc:	4a26      	ldr	r2, [pc, #152]	@ (8000878 <STS3215SetSpeed+0xb0>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	da03      	bge.n	80007ea <STS3215SetSpeed+0x22>
	{
		sts3215_speed = -3000;
 80007e2:	f24f 4348 	movw	r3, #62536	@ 0xf448
 80007e6:	80bb      	strh	r3, [r7, #4]
 80007e8:	e008      	b.n	80007fc <STS3215SetSpeed+0x34>
	}
	else if (sts3215_speed > 3000)
 80007ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007ee:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80007f2:	4293      	cmp	r3, r2
 80007f4:	dd02      	ble.n	80007fc <STS3215SetSpeed+0x34>
	{
		sts3215_speed = 3000;
 80007f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80007fa:	80bb      	strh	r3, [r7, #4]
	}

	uint8_t txBuffer[9];
	// frame: 0xFF, 0xFF, servo ID, message length (excluding servo ID), function, memory address, data bytes, checksum (begining from servo ID)

	txBuffer[0] = 0xFF;
 80007fc:	23ff      	movs	r3, #255	@ 0xff
 80007fe:	733b      	strb	r3, [r7, #12]
	txBuffer[1] = 0xFF;
 8000800:	23ff      	movs	r3, #255	@ 0xff
 8000802:	737b      	strb	r3, [r7, #13]
	txBuffer[2] = sts3215_id;
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	73bb      	strb	r3, [r7, #14]
	txBuffer[3] = 0x05;
 8000808:	2305      	movs	r3, #5
 800080a:	73fb      	strb	r3, [r7, #15]
	txBuffer[4] = STS3215_WRITE_DATA_COMMAND;
 800080c:	2303      	movs	r3, #3
 800080e:	743b      	strb	r3, [r7, #16]
	txBuffer[5] = STS3215_REFERENCE_SPEED_H_REG;
 8000810:	232e      	movs	r3, #46	@ 0x2e
 8000812:	747b      	strb	r3, [r7, #17]

	Host2Servo(txBuffer + 6, txBuffer + 7,
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	3306      	adds	r3, #6
 800081a:	f107 010c 	add.w	r1, r7, #12
 800081e:	3107      	adds	r1, #7
			((uint16_t) (abs(sts3215_speed)))
 8000820:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000824:	2a00      	cmp	r2, #0
 8000826:	bfb8      	it	lt
 8000828:	4252      	neglt	r2, r2
 800082a:	b292      	uxth	r2, r2
 800082c:	b210      	sxth	r0, r2
					| (((uint16_t) (sts3215_speed < 0)) << 15));
 800082e:	88ba      	ldrh	r2, [r7, #4]
 8000830:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 8000834:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8000838:	b212      	sxth	r2, r2
 800083a:	4302      	orrs	r2, r0
 800083c:	b212      	sxth	r2, r2
	Host2Servo(txBuffer + 6, txBuffer + 7,
 800083e:	b292      	uxth	r2, r2
 8000840:	4618      	mov	r0, r3
 8000842:	f7ff fed9 	bl	80005f8 <Host2Servo>

	txBuffer[8] = STS3215Checksum(txBuffer);
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff feea 	bl	8000624 <STS3215Checksum>
 8000850:	4603      	mov	r3, r0
 8000852:	753b      	strb	r3, [r7, #20]

	HAL_HalfDuplex_EnableTransmitter(STS3215_UART);
 8000854:	4809      	ldr	r0, [pc, #36]	@ (800087c <STS3215SetSpeed+0xb4>)
 8000856:	f001 f95c 	bl	8001b12 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(STS3215_UART, txBuffer, sizeof(txBuffer), 100);
 800085a:	f107 010c 	add.w	r1, r7, #12
 800085e:	2364      	movs	r3, #100	@ 0x64
 8000860:	2209      	movs	r2, #9
 8000862:	4806      	ldr	r0, [pc, #24]	@ (800087c <STS3215SetSpeed+0xb4>)
 8000864:	f001 f8ca 	bl	80019fc <HAL_UART_Transmit>

	HAL_Delay(50);
 8000868:	2032      	movs	r0, #50	@ 0x32
 800086a:	f000 f96f 	bl	8000b4c <HAL_Delay>
}
 800086e:	bf00      	nop
 8000870:	3718      	adds	r7, #24
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	fffff448 	.word	0xfffff448
 800087c:	2000017c 	.word	0x2000017c

08000880 <STS3215SetServoMode>:

void STS3215SetServoMode(uint8_t sts3215_id)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
	uint8_t txBuffer[8];
	// frame: 0xFF, 0xFF, servo ID, message length (excluding servo ID), function, memory address, data bytes, checksum (begining from servo ID)

	txBuffer[0] = 0xFF;
 800088a:	23ff      	movs	r3, #255	@ 0xff
 800088c:	723b      	strb	r3, [r7, #8]
	txBuffer[1] = 0xFF;
 800088e:	23ff      	movs	r3, #255	@ 0xff
 8000890:	727b      	strb	r3, [r7, #9]
	txBuffer[2] = sts3215_id;
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	72bb      	strb	r3, [r7, #10]
	txBuffer[3] = 0x04;
 8000896:	2304      	movs	r3, #4
 8000898:	72fb      	strb	r3, [r7, #11]
	txBuffer[4] = STS3215_WRITE_DATA_COMMAND;
 800089a:	2303      	movs	r3, #3
 800089c:	733b      	strb	r3, [r7, #12]
	txBuffer[5] = STS3215_OPERATION_MODE_REG;
 800089e:	2321      	movs	r3, #33	@ 0x21
 80008a0:	737b      	strb	r3, [r7, #13]
	txBuffer[6] = 0x00;
 80008a2:	2300      	movs	r3, #0
 80008a4:	73bb      	strb	r3, [r7, #14]

	txBuffer[7] = STS3215Checksum(txBuffer);
 80008a6:	f107 0308 	add.w	r3, r7, #8
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff feba 	bl	8000624 <STS3215Checksum>
 80008b0:	4603      	mov	r3, r0
 80008b2:	73fb      	strb	r3, [r7, #15]

	HAL_HalfDuplex_EnableTransmitter(STS3215_UART);
 80008b4:	4808      	ldr	r0, [pc, #32]	@ (80008d8 <STS3215SetServoMode+0x58>)
 80008b6:	f001 f92c 	bl	8001b12 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(STS3215_UART, txBuffer, sizeof(txBuffer), 100);
 80008ba:	f107 0108 	add.w	r1, r7, #8
 80008be:	2364      	movs	r3, #100	@ 0x64
 80008c0:	2208      	movs	r2, #8
 80008c2:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <STS3215SetServoMode+0x58>)
 80008c4:	f001 f89a 	bl	80019fc <HAL_UART_Transmit>

	HAL_Delay(50);
 80008c8:	2032      	movs	r0, #50	@ 0x32
 80008ca:	f000 f93f 	bl	8000b4c <HAL_Delay>
}
 80008ce:	bf00      	nop
 80008d0:	3710      	adds	r7, #16
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2000017c 	.word	0x2000017c

080008dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008e4:	4a14      	ldr	r2, [pc, #80]	@ (8000938 <_sbrk+0x5c>)
 80008e6:	4b15      	ldr	r3, [pc, #84]	@ (800093c <_sbrk+0x60>)
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <_sbrk+0x64>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d102      	bne.n	80008fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008f8:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <_sbrk+0x64>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	@ (8000944 <_sbrk+0x68>)
 80008fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008fe:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <_sbrk+0x64>)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4413      	add	r3, r2
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	429a      	cmp	r2, r3
 800090a:	d207      	bcs.n	800091c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800090c:	f001 faa8 	bl	8001e60 <__errno>
 8000910:	4603      	mov	r3, r0
 8000912:	220c      	movs	r2, #12
 8000914:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000916:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800091a:	e009      	b.n	8000930 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800091c:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000922:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <_sbrk+0x64>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4413      	add	r3, r2
 800092a:	4a05      	ldr	r2, [pc, #20]	@ (8000940 <_sbrk+0x64>)
 800092c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800092e:	68fb      	ldr	r3, [r7, #12]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3718      	adds	r7, #24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20005000 	.word	0x20005000
 800093c:	00000400 	.word	0x00000400
 8000940:	20000178 	.word	0x20000178
 8000944:	20000310 	.word	0x20000310

08000948 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000958:	4b10      	ldr	r3, [pc, #64]	@ (800099c <MX_USART2_UART_Init+0x48>)
 800095a:	4a11      	ldr	r2, [pc, #68]	@ (80009a0 <MX_USART2_UART_Init+0x4c>)
 800095c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800095e:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <MX_USART2_UART_Init+0x48>)
 8000960:	4a10      	ldr	r2, [pc, #64]	@ (80009a4 <MX_USART2_UART_Init+0x50>)
 8000962:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000964:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <MX_USART2_UART_Init+0x48>)
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800096a:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <MX_USART2_UART_Init+0x48>)
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <MX_USART2_UART_Init+0x48>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000976:	4b09      	ldr	r3, [pc, #36]	@ (800099c <MX_USART2_UART_Init+0x48>)
 8000978:	220c      	movs	r2, #12
 800097a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <MX_USART2_UART_Init+0x48>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <MX_USART2_UART_Init+0x48>)
 8000984:	2200      	movs	r2, #0
 8000986:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8000988:	4804      	ldr	r0, [pc, #16]	@ (800099c <MX_USART2_UART_Init+0x48>)
 800098a:	f000 ffdf 	bl	800194c <HAL_HalfDuplex_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8000994:	f7ff fdc4 	bl	8000520 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}
 800099c:	2000017c 	.word	0x2000017c
 80009a0:	40004400 	.word	0x40004400
 80009a4:	000f4240 	.word	0x000f4240

080009a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b0:	f107 0310 	add.w	r3, r7, #16
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a1b      	ldr	r2, [pc, #108]	@ (8000a30 <HAL_UART_MspInit+0x88>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d12f      	bne.n	8000a28 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009ca:	69db      	ldr	r3, [r3, #28]
 80009cc:	4a19      	ldr	r2, [pc, #100]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d2:	61d3      	str	r3, [r2, #28]
 80009d4:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009d6:	69db      	ldr	r3, [r3, #28]
 80009d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e0:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	4a13      	ldr	r2, [pc, #76]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009e6:	f043 0304 	orr.w	r3, r3, #4
 80009ea:	6193      	str	r3, [r2, #24]
 80009ec:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <HAL_UART_MspInit+0x8c>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	f003 0304 	and.w	r3, r3, #4
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 80009f8:	2304      	movs	r3, #4
 80009fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009fc:	2312      	movs	r3, #18
 80009fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a00:	2303      	movs	r3, #3
 8000a02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 0310 	add.w	r3, r7, #16
 8000a08:	4619      	mov	r1, r3
 8000a0a:	480b      	ldr	r0, [pc, #44]	@ (8000a38 <HAL_UART_MspInit+0x90>)
 8000a0c:	f000 f9d0 	bl	8000db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 8000a10:	2308      	movs	r3, #8
 8000a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	f107 0310 	add.w	r3, r7, #16
 8000a20:	4619      	mov	r1, r3
 8000a22:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <HAL_UART_MspInit+0x90>)
 8000a24:	f000 f9c4 	bl	8000db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a28:	bf00      	nop
 8000a2a:	3720      	adds	r7, #32
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40004400 	.word	0x40004400
 8000a34:	40021000 	.word	0x40021000
 8000a38:	40010800 	.word	0x40010800

08000a3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a3c:	f7ff ff84 	bl	8000948 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a40:	480b      	ldr	r0, [pc, #44]	@ (8000a70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a42:	490c      	ldr	r1, [pc, #48]	@ (8000a74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a44:	4a0c      	ldr	r2, [pc, #48]	@ (8000a78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a48:	e002      	b.n	8000a50 <LoopCopyDataInit>

08000a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4e:	3304      	adds	r3, #4

08000a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a54:	d3f9      	bcc.n	8000a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a56:	4a09      	ldr	r2, [pc, #36]	@ (8000a7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a58:	4c09      	ldr	r4, [pc, #36]	@ (8000a80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a5c:	e001      	b.n	8000a62 <LoopFillZerobss>

08000a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a60:	3204      	adds	r2, #4

08000a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a64:	d3fb      	bcc.n	8000a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a66:	f001 fa01 	bl	8001e6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a6a:	f7ff fbfb 	bl	8000264 <main>
  bx lr
 8000a6e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a74:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a78:	08002a48 	.word	0x08002a48
  ldr r2, =_sbss
 8000a7c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a80:	20000310 	.word	0x20000310

08000a84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a84:	e7fe      	b.n	8000a84 <ADC1_2_IRQHandler>
	...

08000a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a8c:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <HAL_Init+0x28>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a07      	ldr	r2, [pc, #28]	@ (8000ab0 <HAL_Init+0x28>)
 8000a92:	f043 0310 	orr.w	r3, r3, #16
 8000a96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 f947 	bl	8000d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f000 f808 	bl	8000ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aa4:	f7ff fd42 	bl	800052c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40022000 	.word	0x40022000

08000ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <HAL_InitTick+0x54>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <HAL_InitTick+0x58>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 f95f 	bl	8000d96 <HAL_SYSTICK_Config>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00e      	b.n	8000b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2b0f      	cmp	r3, #15
 8000ae6:	d80a      	bhi.n	8000afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	6879      	ldr	r1, [r7, #4]
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000af0:	f000 f927 	bl	8000d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000af4:	4a06      	ldr	r2, [pc, #24]	@ (8000b10 <HAL_InitTick+0x5c>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000afa:	2300      	movs	r3, #0
 8000afc:	e000      	b.n	8000b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	20000008 	.word	0x20000008
 8000b10:	20000004 	.word	0x20000004

08000b14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <HAL_IncTick+0x1c>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <HAL_IncTick+0x20>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	4a03      	ldr	r2, [pc, #12]	@ (8000b34 <HAL_IncTick+0x20>)
 8000b26:	6013      	str	r3, [r2, #0]
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr
 8000b30:	20000008 	.word	0x20000008
 8000b34:	200001c4 	.word	0x200001c4

08000b38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b3c:	4b02      	ldr	r3, [pc, #8]	@ (8000b48 <HAL_GetTick+0x10>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	200001c4 	.word	0x200001c4

08000b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b54:	f7ff fff0 	bl	8000b38 <HAL_GetTick>
 8000b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b64:	d005      	beq.n	8000b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_Delay+0x44>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	4413      	add	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b72:	bf00      	nop
 8000b74:	f7ff ffe0 	bl	8000b38 <HAL_GetTick>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d8f7      	bhi.n	8000b74 <HAL_Delay+0x28>
  {
  }
}
 8000b84:	bf00      	nop
 8000b86:	bf00      	nop
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000008 	.word	0x20000008

08000b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f003 0307 	and.w	r3, r3, #7
 8000ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000baa:	68ba      	ldr	r2, [r7, #8]
 8000bac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bc6:	4a04      	ldr	r2, [pc, #16]	@ (8000bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	60d3      	str	r3, [r2, #12]
}
 8000bcc:	bf00      	nop
 8000bce:	3714      	adds	r7, #20
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000be0:	4b04      	ldr	r3, [pc, #16]	@ (8000bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	f003 0307 	and.w	r3, r3, #7
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	db0b      	blt.n	8000c22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	f003 021f 	and.w	r2, r3, #31
 8000c10:	4906      	ldr	r1, [pc, #24]	@ (8000c2c <__NVIC_EnableIRQ+0x34>)
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	095b      	lsrs	r3, r3, #5
 8000c18:	2001      	movs	r0, #1
 8000c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c22:	bf00      	nop
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100

08000c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db0a      	blt.n	8000c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	490c      	ldr	r1, [pc, #48]	@ (8000c7c <__NVIC_SetPriority+0x4c>)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	0112      	lsls	r2, r2, #4
 8000c50:	b2d2      	uxtb	r2, r2
 8000c52:	440b      	add	r3, r1
 8000c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c58:	e00a      	b.n	8000c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4908      	ldr	r1, [pc, #32]	@ (8000c80 <__NVIC_SetPriority+0x50>)
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	f003 030f 	and.w	r3, r3, #15
 8000c66:	3b04      	subs	r3, #4
 8000c68:	0112      	lsls	r2, r2, #4
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	440b      	add	r3, r1
 8000c6e:	761a      	strb	r2, [r3, #24]
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000e100 	.word	0xe000e100
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b089      	sub	sp, #36	@ 0x24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	f1c3 0307 	rsb	r3, r3, #7
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	bf28      	it	cs
 8000ca2:	2304      	movcs	r3, #4
 8000ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	2b06      	cmp	r3, #6
 8000cac:	d902      	bls.n	8000cb4 <NVIC_EncodePriority+0x30>
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	3b03      	subs	r3, #3
 8000cb2:	e000      	b.n	8000cb6 <NVIC_EncodePriority+0x32>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	43da      	mvns	r2, r3
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ccc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	43d9      	mvns	r1, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cdc:	4313      	orrs	r3, r2
         );
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3724      	adds	r7, #36	@ 0x24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cf8:	d301      	bcc.n	8000cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e00f      	b.n	8000d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <SysTick_Config+0x40>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d06:	210f      	movs	r1, #15
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d0c:	f7ff ff90 	bl	8000c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d10:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <SysTick_Config+0x40>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d16:	4b04      	ldr	r3, [pc, #16]	@ (8000d28 <SysTick_Config+0x40>)
 8000d18:	2207      	movs	r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	e000e010 	.word	0xe000e010

08000d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff ff2d 	bl	8000b94 <__NVIC_SetPriorityGrouping>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	4603      	mov	r3, r0
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d54:	f7ff ff42 	bl	8000bdc <__NVIC_GetPriorityGrouping>
 8000d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	6978      	ldr	r0, [r7, #20]
 8000d60:	f7ff ff90 	bl	8000c84 <NVIC_EncodePriority>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff5f 	bl	8000c30 <__NVIC_SetPriority>
}
 8000d72:	bf00      	nop
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	4603      	mov	r3, r0
 8000d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff35 	bl	8000bf8 <__NVIC_EnableIRQ>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffa2 	bl	8000ce8 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b08b      	sub	sp, #44	@ 0x2c
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dc2:	e169      	b.n	8001098 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	69fa      	ldr	r2, [r7, #28]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f040 8158 	bne.w	8001092 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	4a9a      	ldr	r2, [pc, #616]	@ (8001050 <HAL_GPIO_Init+0x2a0>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d05e      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
 8000dec:	4a98      	ldr	r2, [pc, #608]	@ (8001050 <HAL_GPIO_Init+0x2a0>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d875      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000df2:	4a98      	ldr	r2, [pc, #608]	@ (8001054 <HAL_GPIO_Init+0x2a4>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d058      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
 8000df8:	4a96      	ldr	r2, [pc, #600]	@ (8001054 <HAL_GPIO_Init+0x2a4>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d86f      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000dfe:	4a96      	ldr	r2, [pc, #600]	@ (8001058 <HAL_GPIO_Init+0x2a8>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d052      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
 8000e04:	4a94      	ldr	r2, [pc, #592]	@ (8001058 <HAL_GPIO_Init+0x2a8>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d869      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000e0a:	4a94      	ldr	r2, [pc, #592]	@ (800105c <HAL_GPIO_Init+0x2ac>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d04c      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
 8000e10:	4a92      	ldr	r2, [pc, #584]	@ (800105c <HAL_GPIO_Init+0x2ac>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d863      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000e16:	4a92      	ldr	r2, [pc, #584]	@ (8001060 <HAL_GPIO_Init+0x2b0>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d046      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
 8000e1c:	4a90      	ldr	r2, [pc, #576]	@ (8001060 <HAL_GPIO_Init+0x2b0>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d85d      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000e22:	2b12      	cmp	r3, #18
 8000e24:	d82a      	bhi.n	8000e7c <HAL_GPIO_Init+0xcc>
 8000e26:	2b12      	cmp	r3, #18
 8000e28:	d859      	bhi.n	8000ede <HAL_GPIO_Init+0x12e>
 8000e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e30 <HAL_GPIO_Init+0x80>)
 8000e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e30:	08000eab 	.word	0x08000eab
 8000e34:	08000e85 	.word	0x08000e85
 8000e38:	08000e97 	.word	0x08000e97
 8000e3c:	08000ed9 	.word	0x08000ed9
 8000e40:	08000edf 	.word	0x08000edf
 8000e44:	08000edf 	.word	0x08000edf
 8000e48:	08000edf 	.word	0x08000edf
 8000e4c:	08000edf 	.word	0x08000edf
 8000e50:	08000edf 	.word	0x08000edf
 8000e54:	08000edf 	.word	0x08000edf
 8000e58:	08000edf 	.word	0x08000edf
 8000e5c:	08000edf 	.word	0x08000edf
 8000e60:	08000edf 	.word	0x08000edf
 8000e64:	08000edf 	.word	0x08000edf
 8000e68:	08000edf 	.word	0x08000edf
 8000e6c:	08000edf 	.word	0x08000edf
 8000e70:	08000edf 	.word	0x08000edf
 8000e74:	08000e8d 	.word	0x08000e8d
 8000e78:	08000ea1 	.word	0x08000ea1
 8000e7c:	4a79      	ldr	r2, [pc, #484]	@ (8001064 <HAL_GPIO_Init+0x2b4>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d013      	beq.n	8000eaa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e82:	e02c      	b.n	8000ede <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	623b      	str	r3, [r7, #32]
          break;
 8000e8a:	e029      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	3304      	adds	r3, #4
 8000e92:	623b      	str	r3, [r7, #32]
          break;
 8000e94:	e024      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	3308      	adds	r3, #8
 8000e9c:	623b      	str	r3, [r7, #32]
          break;
 8000e9e:	e01f      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	330c      	adds	r3, #12
 8000ea6:	623b      	str	r3, [r7, #32]
          break;
 8000ea8:	e01a      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d102      	bne.n	8000eb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eb2:	2304      	movs	r3, #4
 8000eb4:	623b      	str	r3, [r7, #32]
          break;
 8000eb6:	e013      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d105      	bne.n	8000ecc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ec0:	2308      	movs	r3, #8
 8000ec2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	69fa      	ldr	r2, [r7, #28]
 8000ec8:	611a      	str	r2, [r3, #16]
          break;
 8000eca:	e009      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69fa      	ldr	r2, [r7, #28]
 8000ed4:	615a      	str	r2, [r3, #20]
          break;
 8000ed6:	e003      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
          break;
 8000edc:	e000      	b.n	8000ee0 <HAL_GPIO_Init+0x130>
          break;
 8000ede:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	2bff      	cmp	r3, #255	@ 0xff
 8000ee4:	d801      	bhi.n	8000eea <HAL_GPIO_Init+0x13a>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	e001      	b.n	8000eee <HAL_GPIO_Init+0x13e>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	3304      	adds	r3, #4
 8000eee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	2bff      	cmp	r3, #255	@ 0xff
 8000ef4:	d802      	bhi.n	8000efc <HAL_GPIO_Init+0x14c>
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	e002      	b.n	8000f02 <HAL_GPIO_Init+0x152>
 8000efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efe:	3b08      	subs	r3, #8
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	210f      	movs	r1, #15
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	401a      	ands	r2, r3
 8000f14:	6a39      	ldr	r1, [r7, #32]
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	431a      	orrs	r2, r3
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 80b1 	beq.w	8001092 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f30:	4b4d      	ldr	r3, [pc, #308]	@ (8001068 <HAL_GPIO_Init+0x2b8>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a4c      	ldr	r2, [pc, #304]	@ (8001068 <HAL_GPIO_Init+0x2b8>)
 8000f36:	f043 0301 	orr.w	r3, r3, #1
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b4a      	ldr	r3, [pc, #296]	@ (8001068 <HAL_GPIO_Init+0x2b8>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f48:	4a48      	ldr	r2, [pc, #288]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	3302      	adds	r3, #2
 8000f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	220f      	movs	r2, #15
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a40      	ldr	r2, [pc, #256]	@ (8001070 <HAL_GPIO_Init+0x2c0>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d013      	beq.n	8000f9c <HAL_GPIO_Init+0x1ec>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a3f      	ldr	r2, [pc, #252]	@ (8001074 <HAL_GPIO_Init+0x2c4>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d00d      	beq.n	8000f98 <HAL_GPIO_Init+0x1e8>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a3e      	ldr	r2, [pc, #248]	@ (8001078 <HAL_GPIO_Init+0x2c8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d007      	beq.n	8000f94 <HAL_GPIO_Init+0x1e4>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a3d      	ldr	r2, [pc, #244]	@ (800107c <HAL_GPIO_Init+0x2cc>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d101      	bne.n	8000f90 <HAL_GPIO_Init+0x1e0>
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f90:	2304      	movs	r3, #4
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x1ee>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fae:	492f      	ldr	r1, [pc, #188]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d006      	beq.n	8000fd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	492c      	ldr	r1, [pc, #176]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	608b      	str	r3, [r1, #8]
 8000fd4:	e006      	b.n	8000fe4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	4928      	ldr	r1, [pc, #160]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d006      	beq.n	8000ffe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ff0:	4b23      	ldr	r3, [pc, #140]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	4922      	ldr	r1, [pc, #136]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	60cb      	str	r3, [r1, #12]
 8000ffc:	e006      	b.n	800100c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ffe:	4b20      	ldr	r3, [pc, #128]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001000:	68da      	ldr	r2, [r3, #12]
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	43db      	mvns	r3, r3
 8001006:	491e      	ldr	r1, [pc, #120]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001008:	4013      	ands	r3, r2
 800100a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d006      	beq.n	8001026 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001018:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	4918      	ldr	r1, [pc, #96]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	4313      	orrs	r3, r2
 8001022:	604b      	str	r3, [r1, #4]
 8001024:	e006      	b.n	8001034 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	43db      	mvns	r3, r3
 800102e:	4914      	ldr	r1, [pc, #80]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001030:	4013      	ands	r3, r2
 8001032:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d021      	beq.n	8001084 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	490e      	ldr	r1, [pc, #56]	@ (8001080 <HAL_GPIO_Init+0x2d0>)
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	4313      	orrs	r3, r2
 800104a:	600b      	str	r3, [r1, #0]
 800104c:	e021      	b.n	8001092 <HAL_GPIO_Init+0x2e2>
 800104e:	bf00      	nop
 8001050:	10320000 	.word	0x10320000
 8001054:	10310000 	.word	0x10310000
 8001058:	10220000 	.word	0x10220000
 800105c:	10210000 	.word	0x10210000
 8001060:	10120000 	.word	0x10120000
 8001064:	10110000 	.word	0x10110000
 8001068:	40021000 	.word	0x40021000
 800106c:	40010000 	.word	0x40010000
 8001070:	40010800 	.word	0x40010800
 8001074:	40010c00 	.word	0x40010c00
 8001078:	40011000 	.word	0x40011000
 800107c:	40011400 	.word	0x40011400
 8001080:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001084:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <HAL_GPIO_Init+0x304>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	43db      	mvns	r3, r3
 800108c:	4909      	ldr	r1, [pc, #36]	@ (80010b4 <HAL_GPIO_Init+0x304>)
 800108e:	4013      	ands	r3, r2
 8001090:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001094:	3301      	adds	r3, #1
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109e:	fa22 f303 	lsr.w	r3, r2, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f47f ae8e 	bne.w	8000dc4 <HAL_GPIO_Init+0x14>
  }
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	372c      	adds	r7, #44	@ 0x2c
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	40010400 	.word	0x40010400

080010b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	807b      	strh	r3, [r7, #2]
 80010c4:	4613      	mov	r3, r2
 80010c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010c8:	787b      	ldrb	r3, [r7, #1]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d003      	beq.n	80010d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ce:	887a      	ldrh	r2, [r7, #2]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010d4:	e003      	b.n	80010de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	041a      	lsls	r2, r3, #16
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	611a      	str	r2, [r3, #16]
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80010f2:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010f4:	695a      	ldr	r2, [r3, #20]
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d006      	beq.n	800110c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f806 	bl	8001118 <HAL_GPIO_EXTI_Callback>
  }
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010400 	.word	0x40010400

08001118 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr

0800112c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e272      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 8087 	beq.w	800125a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800114c:	4b92      	ldr	r3, [pc, #584]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 030c 	and.w	r3, r3, #12
 8001154:	2b04      	cmp	r3, #4
 8001156:	d00c      	beq.n	8001172 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001158:	4b8f      	ldr	r3, [pc, #572]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 030c 	and.w	r3, r3, #12
 8001160:	2b08      	cmp	r3, #8
 8001162:	d112      	bne.n	800118a <HAL_RCC_OscConfig+0x5e>
 8001164:	4b8c      	ldr	r3, [pc, #560]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800116c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001170:	d10b      	bne.n	800118a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001172:	4b89      	ldr	r3, [pc, #548]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d06c      	beq.n	8001258 <HAL_RCC_OscConfig+0x12c>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d168      	bne.n	8001258 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e24c      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001192:	d106      	bne.n	80011a2 <HAL_RCC_OscConfig+0x76>
 8001194:	4b80      	ldr	r3, [pc, #512]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a7f      	ldr	r2, [pc, #508]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 800119a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	e02e      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10c      	bne.n	80011c4 <HAL_RCC_OscConfig+0x98>
 80011aa:	4b7b      	ldr	r3, [pc, #492]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a7a      	ldr	r2, [pc, #488]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	4b78      	ldr	r3, [pc, #480]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a77      	ldr	r2, [pc, #476]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	e01d      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011cc:	d10c      	bne.n	80011e8 <HAL_RCC_OscConfig+0xbc>
 80011ce:	4b72      	ldr	r3, [pc, #456]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a71      	ldr	r2, [pc, #452]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	4b6f      	ldr	r3, [pc, #444]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a6e      	ldr	r2, [pc, #440]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	e00b      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011e8:	4b6b      	ldr	r3, [pc, #428]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a6a      	ldr	r2, [pc, #424]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b68      	ldr	r3, [pc, #416]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a67      	ldr	r2, [pc, #412]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d013      	beq.n	8001230 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fc96 	bl	8000b38 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001210:	f7ff fc92 	bl	8000b38 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b64      	cmp	r3, #100	@ 0x64
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e200      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	4b5d      	ldr	r3, [pc, #372]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0xe4>
 800122e:	e014      	b.n	800125a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fc82 	bl	8000b38 <HAL_GetTick>
 8001234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001236:	e008      	b.n	800124a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001238:	f7ff fc7e 	bl	8000b38 <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	2b64      	cmp	r3, #100	@ 0x64
 8001244:	d901      	bls.n	800124a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001246:	2303      	movs	r3, #3
 8001248:	e1ec      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124a:	4b53      	ldr	r3, [pc, #332]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f0      	bne.n	8001238 <HAL_RCC_OscConfig+0x10c>
 8001256:	e000      	b.n	800125a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d063      	beq.n	800132e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001266:	4b4c      	ldr	r3, [pc, #304]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 030c 	and.w	r3, r3, #12
 800126e:	2b00      	cmp	r3, #0
 8001270:	d00b      	beq.n	800128a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001272:	4b49      	ldr	r3, [pc, #292]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b08      	cmp	r3, #8
 800127c:	d11c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x18c>
 800127e:	4b46      	ldr	r3, [pc, #280]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d116      	bne.n	80012b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800128a:	4b43      	ldr	r3, [pc, #268]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d005      	beq.n	80012a2 <HAL_RCC_OscConfig+0x176>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d001      	beq.n	80012a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e1c0      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	4939      	ldr	r1, [pc, #228]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b6:	e03a      	b.n	800132e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	691b      	ldr	r3, [r3, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d020      	beq.n	8001302 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012c0:	4b36      	ldr	r3, [pc, #216]	@ (800139c <HAL_RCC_OscConfig+0x270>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c6:	f7ff fc37 	bl	8000b38 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ce:	f7ff fc33 	bl	8000b38 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e1a1      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4927      	ldr	r1, [pc, #156]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]
 8001300:	e015      	b.n	800132e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001302:	4b26      	ldr	r3, [pc, #152]	@ (800139c <HAL_RCC_OscConfig+0x270>)
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fc16 	bl	8000b38 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130e:	e008      	b.n	8001322 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001310:	f7ff fc12 	bl	8000b38 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e180      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001322:	4b1d      	ldr	r3, [pc, #116]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d1f0      	bne.n	8001310 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	2b00      	cmp	r3, #0
 8001338:	d03a      	beq.n	80013b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d019      	beq.n	8001376 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001342:	4b17      	ldr	r3, [pc, #92]	@ (80013a0 <HAL_RCC_OscConfig+0x274>)
 8001344:	2201      	movs	r2, #1
 8001346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001348:	f7ff fbf6 	bl	8000b38 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001350:	f7ff fbf2 	bl	8000b38 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e160      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001362:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f000 face 	bl	8001910 <RCC_Delay>
 8001374:	e01c      	b.n	80013b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001376:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <HAL_RCC_OscConfig+0x274>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137c:	f7ff fbdc 	bl	8000b38 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001382:	e00f      	b.n	80013a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001384:	f7ff fbd8 	bl	8000b38 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d908      	bls.n	80013a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e146      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	42420000 	.word	0x42420000
 80013a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a4:	4b92      	ldr	r3, [pc, #584]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1e9      	bne.n	8001384 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 80a6 	beq.w	800150a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c2:	4b8b      	ldr	r3, [pc, #556]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d10d      	bne.n	80013ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	4b88      	ldr	r3, [pc, #544]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	4a87      	ldr	r2, [pc, #540]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	61d3      	str	r3, [r2, #28]
 80013da:	4b85      	ldr	r3, [pc, #532]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e6:	2301      	movs	r3, #1
 80013e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ea:	4b82      	ldr	r3, [pc, #520]	@ (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d118      	bne.n	8001428 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f6:	4b7f      	ldr	r3, [pc, #508]	@ (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a7e      	ldr	r2, [pc, #504]	@ (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001402:	f7ff fb99 	bl	8000b38 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140a:	f7ff fb95 	bl	8000b38 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b64      	cmp	r3, #100	@ 0x64
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e103      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	4b75      	ldr	r3, [pc, #468]	@ (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x312>
 8001430:	4b6f      	ldr	r3, [pc, #444]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	4a6e      	ldr	r2, [pc, #440]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6213      	str	r3, [r2, #32]
 800143c:	e02d      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10c      	bne.n	8001460 <HAL_RCC_OscConfig+0x334>
 8001446:	4b6a      	ldr	r3, [pc, #424]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4a69      	ldr	r2, [pc, #420]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	6213      	str	r3, [r2, #32]
 8001452:	4b67      	ldr	r3, [pc, #412]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001454:	6a1b      	ldr	r3, [r3, #32]
 8001456:	4a66      	ldr	r2, [pc, #408]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001458:	f023 0304 	bic.w	r3, r3, #4
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	e01c      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	2b05      	cmp	r3, #5
 8001466:	d10c      	bne.n	8001482 <HAL_RCC_OscConfig+0x356>
 8001468:	4b61      	ldr	r3, [pc, #388]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	4a60      	ldr	r2, [pc, #384]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800146e:	f043 0304 	orr.w	r3, r3, #4
 8001472:	6213      	str	r3, [r2, #32]
 8001474:	4b5e      	ldr	r3, [pc, #376]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	4a5d      	ldr	r2, [pc, #372]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	6213      	str	r3, [r2, #32]
 8001480:	e00b      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 8001482:	4b5b      	ldr	r3, [pc, #364]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	4a5a      	ldr	r2, [pc, #360]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001488:	f023 0301 	bic.w	r3, r3, #1
 800148c:	6213      	str	r3, [r2, #32]
 800148e:	4b58      	ldr	r3, [pc, #352]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4a57      	ldr	r2, [pc, #348]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001494:	f023 0304 	bic.w	r3, r3, #4
 8001498:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d015      	beq.n	80014ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a2:	f7ff fb49 	bl	8000b38 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a8:	e00a      	b.n	80014c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014aa:	f7ff fb45 	bl	8000b38 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e0b1      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c0:	4b4b      	ldr	r3, [pc, #300]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0ee      	beq.n	80014aa <HAL_RCC_OscConfig+0x37e>
 80014cc:	e014      	b.n	80014f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ce:	f7ff fb33 	bl	8000b38 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d4:	e00a      	b.n	80014ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d6:	f7ff fb2f 	bl	8000b38 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e09b      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ec:	4b40      	ldr	r3, [pc, #256]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1ee      	bne.n	80014d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d105      	bne.n	800150a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fe:	4b3c      	ldr	r3, [pc, #240]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a3b      	ldr	r2, [pc, #236]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001508:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 8087 	beq.w	8001622 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001514:	4b36      	ldr	r3, [pc, #216]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 030c 	and.w	r3, r3, #12
 800151c:	2b08      	cmp	r3, #8
 800151e:	d061      	beq.n	80015e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	2b02      	cmp	r3, #2
 8001526:	d146      	bne.n	80015b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001528:	4b33      	ldr	r3, [pc, #204]	@ (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152e:	f7ff fb03 	bl	8000b38 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001534:	e008      	b.n	8001548 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001536:	f7ff faff 	bl	8000b38 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e06d      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001548:	4b29      	ldr	r3, [pc, #164]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1f0      	bne.n	8001536 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800155c:	d108      	bne.n	8001570 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155e:	4b24      	ldr	r3, [pc, #144]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	4921      	ldr	r1, [pc, #132]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001570:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a19      	ldr	r1, [r3, #32]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001580:	430b      	orrs	r3, r1
 8001582:	491b      	ldr	r1, [pc, #108]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	4313      	orrs	r3, r2
 8001586:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001588:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 800158a:	2201      	movs	r2, #1
 800158c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158e:	f7ff fad3 	bl	8000b38 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001596:	f7ff facf 	bl	8000b38 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e03d      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a8:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_RCC_OscConfig+0x46a>
 80015b4:	e035      	b.n	8001622 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b6:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015bc:	f7ff fabc 	bl	8000b38 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c4:	f7ff fab8 	bl	8000b38 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e026      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f0      	bne.n	80015c4 <HAL_RCC_OscConfig+0x498>
 80015e2:	e01e      	b.n	8001622 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d107      	bne.n	80015fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e019      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40007000 	.word	0x40007000
 80015f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <HAL_RCC_OscConfig+0x500>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	429a      	cmp	r2, r3
 800160e:	d106      	bne.n	800161e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161a:	429a      	cmp	r2, r3
 800161c:	d001      	beq.n	8001622 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0d0      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001644:	4b6a      	ldr	r3, [pc, #424]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d910      	bls.n	8001674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b67      	ldr	r3, [pc, #412]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 0207 	bic.w	r2, r3, #7
 800165a:	4965      	ldr	r1, [pc, #404]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	4313      	orrs	r3, r2
 8001660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001662:	4b63      	ldr	r3, [pc, #396]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e0b8      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d020      	beq.n	80016c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800168c:	4b59      	ldr	r3, [pc, #356]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4a58      	ldr	r2, [pc, #352]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001692:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001696:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a4:	4b53      	ldr	r3, [pc, #332]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4a52      	ldr	r2, [pc, #328]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80016ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b0:	4b50      	ldr	r3, [pc, #320]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	494d      	ldr	r1, [pc, #308]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d040      	beq.n	8001750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d107      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d6:	4b47      	ldr	r3, [pc, #284]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d115      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e07f      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ee:	4b41      	ldr	r3, [pc, #260]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e073      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fe:	4b3d      	ldr	r3, [pc, #244]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e06b      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170e:	4b39      	ldr	r3, [pc, #228]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f023 0203 	bic.w	r2, r3, #3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4936      	ldr	r1, [pc, #216]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	4313      	orrs	r3, r2
 800171e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001720:	f7ff fa0a 	bl	8000b38 <HAL_GetTick>
 8001724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001726:	e00a      	b.n	800173e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001728:	f7ff fa06 	bl	8000b38 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e053      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173e:	4b2d      	ldr	r3, [pc, #180]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 020c 	and.w	r2, r3, #12
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	429a      	cmp	r2, r3
 800174e:	d1eb      	bne.n	8001728 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d210      	bcs.n	8001780 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	4b24      	ldr	r3, [pc, #144]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f023 0207 	bic.w	r2, r3, #7
 8001766:	4922      	ldr	r1, [pc, #136]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	4313      	orrs	r3, r2
 800176c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800176e:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e032      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	2b00      	cmp	r3, #0
 800178a:	d008      	beq.n	800179e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800178c:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	4916      	ldr	r1, [pc, #88]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800179a:	4313      	orrs	r3, r2
 800179c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d009      	beq.n	80017be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017aa:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	490e      	ldr	r1, [pc, #56]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017be:	f000 f821 	bl	8001804 <HAL_RCC_GetSysClockFreq>
 80017c2:	4602      	mov	r2, r0
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	091b      	lsrs	r3, r3, #4
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	490a      	ldr	r1, [pc, #40]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017d0:	5ccb      	ldrb	r3, [r1, r3]
 80017d2:	fa22 f303 	lsr.w	r3, r2, r3
 80017d6:	4a09      	ldr	r2, [pc, #36]	@ (80017fc <HAL_RCC_ClockConfig+0x1cc>)
 80017d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <HAL_RCC_ClockConfig+0x1d0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff f968 	bl	8000ab4 <HAL_InitTick>

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40022000 	.word	0x40022000
 80017f4:	40021000 	.word	0x40021000
 80017f8:	080029d8 	.word	0x080029d8
 80017fc:	20000000 	.word	0x20000000
 8001800:	20000004 	.word	0x20000004

08001804 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001804:	b480      	push	{r7}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	2300      	movs	r3, #0
 8001818:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800181e:	4b1e      	ldr	r3, [pc, #120]	@ (8001898 <HAL_RCC_GetSysClockFreq+0x94>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 030c 	and.w	r3, r3, #12
 800182a:	2b04      	cmp	r3, #4
 800182c:	d002      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x30>
 800182e:	2b08      	cmp	r3, #8
 8001830:	d003      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x36>
 8001832:	e027      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001834:	4b19      	ldr	r3, [pc, #100]	@ (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001836:	613b      	str	r3, [r7, #16]
      break;
 8001838:	e027      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	4a17      	ldr	r2, [pc, #92]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001844:	5cd3      	ldrb	r3, [r2, r3]
 8001846:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d010      	beq.n	8001874 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <HAL_RCC_GetSysClockFreq+0x94>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	0c5b      	lsrs	r3, r3, #17
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	4a11      	ldr	r2, [pc, #68]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800185e:	5cd3      	ldrb	r3, [r2, r3]
 8001860:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a0d      	ldr	r2, [pc, #52]	@ (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001866:	fb03 f202 	mul.w	r2, r3, r2
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	e004      	b.n	800187e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a0c      	ldr	r2, [pc, #48]	@ (80018a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001878:	fb02 f303 	mul.w	r3, r2, r3
 800187c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	613b      	str	r3, [r7, #16]
      break;
 8001882:	e002      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001886:	613b      	str	r3, [r7, #16]
      break;
 8001888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188a:	693b      	ldr	r3, [r7, #16]
}
 800188c:	4618      	mov	r0, r3
 800188e:	371c      	adds	r7, #28
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40021000 	.word	0x40021000
 800189c:	007a1200 	.word	0x007a1200
 80018a0:	080029f0 	.word	0x080029f0
 80018a4:	08002a00 	.word	0x08002a00
 80018a8:	003d0900 	.word	0x003d0900

080018ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018b0:	4b02      	ldr	r3, [pc, #8]	@ (80018bc <HAL_RCC_GetHCLKFreq+0x10>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	20000000 	.word	0x20000000

080018c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018c4:	f7ff fff2 	bl	80018ac <HAL_RCC_GetHCLKFreq>
 80018c8:	4602      	mov	r2, r0
 80018ca:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	0a1b      	lsrs	r3, r3, #8
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	4903      	ldr	r1, [pc, #12]	@ (80018e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d6:	5ccb      	ldrb	r3, [r1, r3]
 80018d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	080029e8 	.word	0x080029e8

080018e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018ec:	f7ff ffde 	bl	80018ac <HAL_RCC_GetHCLKFreq>
 80018f0:	4602      	mov	r2, r0
 80018f2:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	0adb      	lsrs	r3, r3, #11
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	4903      	ldr	r1, [pc, #12]	@ (800190c <HAL_RCC_GetPCLK2Freq+0x24>)
 80018fe:	5ccb      	ldrb	r3, [r1, r3]
 8001900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001904:	4618      	mov	r0, r3
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40021000 	.word	0x40021000
 800190c:	080029e8 	.word	0x080029e8

08001910 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001918:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <RCC_Delay+0x34>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0a      	ldr	r2, [pc, #40]	@ (8001948 <RCC_Delay+0x38>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	0a5b      	lsrs	r3, r3, #9
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800192c:	bf00      	nop
  }
  while (Delay --);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	1e5a      	subs	r2, r3, #1
 8001932:	60fa      	str	r2, [r7, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1f9      	bne.n	800192c <RCC_Delay+0x1c>
}
 8001938:	bf00      	nop
 800193a:	bf00      	nop
 800193c:	3714      	adds	r7, #20
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	20000000 	.word	0x20000000
 8001948:	10624dd3 	.word	0x10624dd3

0800194c <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e04a      	b.n	80019f4 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff f818 	bl	80009a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2224      	movs	r2, #36	@ 0x24
 800197c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800198e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f9ad 	bl	8001cf0 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	691a      	ldr	r2, [r3, #16]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80019a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	695a      	ldr	r2, [r3, #20]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80019b4:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	695a      	ldr	r2, [r3, #20]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f042 0208 	orr.w	r2, r2, #8
 80019c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68da      	ldr	r2, [r3, #12]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2220      	movs	r2, #32
 80019e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2220      	movs	r2, #32
 80019e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	@ 0x28
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b20      	cmp	r3, #32
 8001a1a:	d175      	bne.n	8001b08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_UART_Transmit+0x2c>
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e06e      	b.n	8001b0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2221      	movs	r2, #33	@ 0x21
 8001a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a3a:	f7ff f87d 	bl	8000b38 <HAL_GetTick>
 8001a3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	88fa      	ldrh	r2, [r7, #6]
 8001a44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	88fa      	ldrh	r2, [r7, #6]
 8001a4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a54:	d108      	bne.n	8001a68 <HAL_UART_Transmit+0x6c>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d104      	bne.n	8001a68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	e003      	b.n	8001a70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a70:	e02e      	b.n	8001ad0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2180      	movs	r1, #128	@ 0x80
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f000 f87b 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d005      	beq.n	8001a94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e03a      	b.n	8001b0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10b      	bne.n	8001ab2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001aa8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	3302      	adds	r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
 8001ab0:	e007      	b.n	8001ac2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	781a      	ldrb	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1cb      	bne.n	8001a72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2140      	movs	r1, #64	@ 0x40
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	f000 f847 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2220      	movs	r2, #32
 8001af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e006      	b.n	8001b0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2220      	movs	r2, #32
 8001b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	e000      	b.n	8001b0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001b08:	2302      	movs	r3, #2
  }
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3720      	adds	r7, #32
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d101      	bne.n	8001b2c <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8001b28:	2302      	movs	r3, #2
 8001b2a:	e020      	b.n	8001b6e <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2224      	movs	r2, #36	@ 0x24
 8001b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 030c 	bic.w	r3, r3, #12
 8001b4a:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f043 0308 	orr.w	r3, r3, #8
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2220      	movs	r2, #32
 8001b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	603b      	str	r3, [r7, #0]
 8001b84:	4613      	mov	r3, r2
 8001b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b88:	e03b      	b.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b8a:	6a3b      	ldr	r3, [r7, #32]
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b90:	d037      	beq.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b92:	f7fe ffd1 	bl	8000b38 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	6a3a      	ldr	r2, [r7, #32]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d302      	bcc.n	8001ba8 <UART_WaitOnFlagUntilTimeout+0x30>
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e03a      	b.n	8001c22 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d023      	beq.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	2b80      	cmp	r3, #128	@ 0x80
 8001bbe:	d020      	beq.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b40      	cmp	r3, #64	@ 0x40
 8001bc4:	d01d      	beq.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d116      	bne.n	8001c02 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f000 f81d 	bl	8001c2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2208      	movs	r2, #8
 8001bf4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00f      	b.n	8001c22 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	68ba      	ldr	r2, [r7, #8]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	bf0c      	ite	eq
 8001c12:	2301      	moveq	r3, #1
 8001c14:	2300      	movne	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	461a      	mov	r2, r3
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d0b4      	beq.n	8001b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b095      	sub	sp, #84	@ 0x54
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	330c      	adds	r3, #12
 8001c38:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c3c:	e853 3f00 	ldrex	r3, [r3]
 8001c40:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	330c      	adds	r3, #12
 8001c50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c52:	643a      	str	r2, [r7, #64]	@ 0x40
 8001c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c5a:	e841 2300 	strex	r3, r2, [r1]
 8001c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1e5      	bne.n	8001c32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	3314      	adds	r3, #20
 8001c6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	e853 3f00 	ldrex	r3, [r3]
 8001c74:	61fb      	str	r3, [r7, #28]
   return(result);
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	f023 0301 	bic.w	r3, r3, #1
 8001c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	3314      	adds	r3, #20
 8001c84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c8e:	e841 2300 	strex	r3, r2, [r1]
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1e5      	bne.n	8001c66 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d119      	bne.n	8001cd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	330c      	adds	r3, #12
 8001ca8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	e853 3f00 	ldrex	r3, [r3]
 8001cb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	f023 0310 	bic.w	r3, r3, #16
 8001cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	330c      	adds	r3, #12
 8001cc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cc2:	61ba      	str	r2, [r7, #24]
 8001cc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cc6:	6979      	ldr	r1, [r7, #20]
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	e841 2300 	strex	r3, r2, [r1]
 8001cce:	613b      	str	r3, [r7, #16]
   return(result);
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1e5      	bne.n	8001ca2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001ce4:	bf00      	nop
 8001ce6:	3754      	adds	r7, #84	@ 0x54
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
	...

08001cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001d2a:	f023 030c 	bic.w	r3, r3, #12
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	68b9      	ldr	r1, [r7, #8]
 8001d34:	430b      	orrs	r3, r1
 8001d36:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699a      	ldr	r2, [r3, #24]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a2c      	ldr	r2, [pc, #176]	@ (8001e04 <UART_SetConfig+0x114>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d103      	bne.n	8001d60 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d58:	f7ff fdc6 	bl	80018e8 <HAL_RCC_GetPCLK2Freq>
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	e002      	b.n	8001d66 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d60:	f7ff fdae 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 8001d64:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	009a      	lsls	r2, r3, #2
 8001d70:	441a      	add	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7c:	4a22      	ldr	r2, [pc, #136]	@ (8001e08 <UART_SetConfig+0x118>)
 8001d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d82:	095b      	lsrs	r3, r3, #5
 8001d84:	0119      	lsls	r1, r3, #4
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	009a      	lsls	r2, r3, #2
 8001d90:	441a      	add	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <UART_SetConfig+0x118>)
 8001d9e:	fba3 0302 	umull	r0, r3, r3, r2
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	2064      	movs	r0, #100	@ 0x64
 8001da6:	fb00 f303 	mul.w	r3, r0, r3
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	011b      	lsls	r3, r3, #4
 8001dae:	3332      	adds	r3, #50	@ 0x32
 8001db0:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <UART_SetConfig+0x118>)
 8001db2:	fba2 2303 	umull	r2, r3, r2, r3
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dbc:	4419      	add	r1, r3
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009a      	lsls	r2, r3, #2
 8001dc8:	441a      	add	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <UART_SetConfig+0x118>)
 8001dd6:	fba3 0302 	umull	r0, r3, r3, r2
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	2064      	movs	r0, #100	@ 0x64
 8001dde:	fb00 f303 	mul.w	r3, r0, r3
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	3332      	adds	r3, #50	@ 0x32
 8001de8:	4a07      	ldr	r2, [pc, #28]	@ (8001e08 <UART_SetConfig+0x118>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	f003 020f 	and.w	r2, r3, #15
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	440a      	add	r2, r1
 8001dfa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40013800 	.word	0x40013800
 8001e08:	51eb851f 	.word	0x51eb851f

08001e0c <siprintf>:
 8001e0c:	b40e      	push	{r1, r2, r3}
 8001e0e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001e12:	b510      	push	{r4, lr}
 8001e14:	2400      	movs	r4, #0
 8001e16:	b09d      	sub	sp, #116	@ 0x74
 8001e18:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001e1a:	9002      	str	r0, [sp, #8]
 8001e1c:	9006      	str	r0, [sp, #24]
 8001e1e:	9107      	str	r1, [sp, #28]
 8001e20:	9104      	str	r1, [sp, #16]
 8001e22:	4809      	ldr	r0, [pc, #36]	@ (8001e48 <siprintf+0x3c>)
 8001e24:	4909      	ldr	r1, [pc, #36]	@ (8001e4c <siprintf+0x40>)
 8001e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e2a:	9105      	str	r1, [sp, #20]
 8001e2c:	6800      	ldr	r0, [r0, #0]
 8001e2e:	a902      	add	r1, sp, #8
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8001e34:	f000 f992 	bl	800215c <_svfiprintf_r>
 8001e38:	9b02      	ldr	r3, [sp, #8]
 8001e3a:	701c      	strb	r4, [r3, #0]
 8001e3c:	b01d      	add	sp, #116	@ 0x74
 8001e3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e42:	b003      	add	sp, #12
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	2000000c 	.word	0x2000000c
 8001e4c:	ffff0208 	.word	0xffff0208

08001e50 <memset>:
 8001e50:	4603      	mov	r3, r0
 8001e52:	4402      	add	r2, r0
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d100      	bne.n	8001e5a <memset+0xa>
 8001e58:	4770      	bx	lr
 8001e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e5e:	e7f9      	b.n	8001e54 <memset+0x4>

08001e60 <__errno>:
 8001e60:	4b01      	ldr	r3, [pc, #4]	@ (8001e68 <__errno+0x8>)
 8001e62:	6818      	ldr	r0, [r3, #0]
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	2000000c 	.word	0x2000000c

08001e6c <__libc_init_array>:
 8001e6c:	b570      	push	{r4, r5, r6, lr}
 8001e6e:	2600      	movs	r6, #0
 8001e70:	4d0c      	ldr	r5, [pc, #48]	@ (8001ea4 <__libc_init_array+0x38>)
 8001e72:	4c0d      	ldr	r4, [pc, #52]	@ (8001ea8 <__libc_init_array+0x3c>)
 8001e74:	1b64      	subs	r4, r4, r5
 8001e76:	10a4      	asrs	r4, r4, #2
 8001e78:	42a6      	cmp	r6, r4
 8001e7a:	d109      	bne.n	8001e90 <__libc_init_array+0x24>
 8001e7c:	f000 fc76 	bl	800276c <_init>
 8001e80:	2600      	movs	r6, #0
 8001e82:	4d0a      	ldr	r5, [pc, #40]	@ (8001eac <__libc_init_array+0x40>)
 8001e84:	4c0a      	ldr	r4, [pc, #40]	@ (8001eb0 <__libc_init_array+0x44>)
 8001e86:	1b64      	subs	r4, r4, r5
 8001e88:	10a4      	asrs	r4, r4, #2
 8001e8a:	42a6      	cmp	r6, r4
 8001e8c:	d105      	bne.n	8001e9a <__libc_init_array+0x2e>
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}
 8001e90:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e94:	4798      	blx	r3
 8001e96:	3601      	adds	r6, #1
 8001e98:	e7ee      	b.n	8001e78 <__libc_init_array+0xc>
 8001e9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e9e:	4798      	blx	r3
 8001ea0:	3601      	adds	r6, #1
 8001ea2:	e7f2      	b.n	8001e8a <__libc_init_array+0x1e>
 8001ea4:	08002a40 	.word	0x08002a40
 8001ea8:	08002a40 	.word	0x08002a40
 8001eac:	08002a40 	.word	0x08002a40
 8001eb0:	08002a44 	.word	0x08002a44

08001eb4 <__retarget_lock_acquire_recursive>:
 8001eb4:	4770      	bx	lr

08001eb6 <__retarget_lock_release_recursive>:
 8001eb6:	4770      	bx	lr

08001eb8 <_free_r>:
 8001eb8:	b538      	push	{r3, r4, r5, lr}
 8001eba:	4605      	mov	r5, r0
 8001ebc:	2900      	cmp	r1, #0
 8001ebe:	d040      	beq.n	8001f42 <_free_r+0x8a>
 8001ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ec4:	1f0c      	subs	r4, r1, #4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	bfb8      	it	lt
 8001eca:	18e4      	addlt	r4, r4, r3
 8001ecc:	f000 f8de 	bl	800208c <__malloc_lock>
 8001ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f44 <_free_r+0x8c>)
 8001ed2:	6813      	ldr	r3, [r2, #0]
 8001ed4:	b933      	cbnz	r3, 8001ee4 <_free_r+0x2c>
 8001ed6:	6063      	str	r3, [r4, #4]
 8001ed8:	6014      	str	r4, [r2, #0]
 8001eda:	4628      	mov	r0, r5
 8001edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ee0:	f000 b8da 	b.w	8002098 <__malloc_unlock>
 8001ee4:	42a3      	cmp	r3, r4
 8001ee6:	d908      	bls.n	8001efa <_free_r+0x42>
 8001ee8:	6820      	ldr	r0, [r4, #0]
 8001eea:	1821      	adds	r1, r4, r0
 8001eec:	428b      	cmp	r3, r1
 8001eee:	bf01      	itttt	eq
 8001ef0:	6819      	ldreq	r1, [r3, #0]
 8001ef2:	685b      	ldreq	r3, [r3, #4]
 8001ef4:	1809      	addeq	r1, r1, r0
 8001ef6:	6021      	streq	r1, [r4, #0]
 8001ef8:	e7ed      	b.n	8001ed6 <_free_r+0x1e>
 8001efa:	461a      	mov	r2, r3
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	b10b      	cbz	r3, 8001f04 <_free_r+0x4c>
 8001f00:	42a3      	cmp	r3, r4
 8001f02:	d9fa      	bls.n	8001efa <_free_r+0x42>
 8001f04:	6811      	ldr	r1, [r2, #0]
 8001f06:	1850      	adds	r0, r2, r1
 8001f08:	42a0      	cmp	r0, r4
 8001f0a:	d10b      	bne.n	8001f24 <_free_r+0x6c>
 8001f0c:	6820      	ldr	r0, [r4, #0]
 8001f0e:	4401      	add	r1, r0
 8001f10:	1850      	adds	r0, r2, r1
 8001f12:	4283      	cmp	r3, r0
 8001f14:	6011      	str	r1, [r2, #0]
 8001f16:	d1e0      	bne.n	8001eda <_free_r+0x22>
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	4408      	add	r0, r1
 8001f1e:	6010      	str	r0, [r2, #0]
 8001f20:	6053      	str	r3, [r2, #4]
 8001f22:	e7da      	b.n	8001eda <_free_r+0x22>
 8001f24:	d902      	bls.n	8001f2c <_free_r+0x74>
 8001f26:	230c      	movs	r3, #12
 8001f28:	602b      	str	r3, [r5, #0]
 8001f2a:	e7d6      	b.n	8001eda <_free_r+0x22>
 8001f2c:	6820      	ldr	r0, [r4, #0]
 8001f2e:	1821      	adds	r1, r4, r0
 8001f30:	428b      	cmp	r3, r1
 8001f32:	bf01      	itttt	eq
 8001f34:	6819      	ldreq	r1, [r3, #0]
 8001f36:	685b      	ldreq	r3, [r3, #4]
 8001f38:	1809      	addeq	r1, r1, r0
 8001f3a:	6021      	streq	r1, [r4, #0]
 8001f3c:	6063      	str	r3, [r4, #4]
 8001f3e:	6054      	str	r4, [r2, #4]
 8001f40:	e7cb      	b.n	8001eda <_free_r+0x22>
 8001f42:	bd38      	pop	{r3, r4, r5, pc}
 8001f44:	2000030c 	.word	0x2000030c

08001f48 <sbrk_aligned>:
 8001f48:	b570      	push	{r4, r5, r6, lr}
 8001f4a:	4e0f      	ldr	r6, [pc, #60]	@ (8001f88 <sbrk_aligned+0x40>)
 8001f4c:	460c      	mov	r4, r1
 8001f4e:	6831      	ldr	r1, [r6, #0]
 8001f50:	4605      	mov	r5, r0
 8001f52:	b911      	cbnz	r1, 8001f5a <sbrk_aligned+0x12>
 8001f54:	f000 fba8 	bl	80026a8 <_sbrk_r>
 8001f58:	6030      	str	r0, [r6, #0]
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	4628      	mov	r0, r5
 8001f5e:	f000 fba3 	bl	80026a8 <_sbrk_r>
 8001f62:	1c43      	adds	r3, r0, #1
 8001f64:	d103      	bne.n	8001f6e <sbrk_aligned+0x26>
 8001f66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001f6a:	4620      	mov	r0, r4
 8001f6c:	bd70      	pop	{r4, r5, r6, pc}
 8001f6e:	1cc4      	adds	r4, r0, #3
 8001f70:	f024 0403 	bic.w	r4, r4, #3
 8001f74:	42a0      	cmp	r0, r4
 8001f76:	d0f8      	beq.n	8001f6a <sbrk_aligned+0x22>
 8001f78:	1a21      	subs	r1, r4, r0
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	f000 fb94 	bl	80026a8 <_sbrk_r>
 8001f80:	3001      	adds	r0, #1
 8001f82:	d1f2      	bne.n	8001f6a <sbrk_aligned+0x22>
 8001f84:	e7ef      	b.n	8001f66 <sbrk_aligned+0x1e>
 8001f86:	bf00      	nop
 8001f88:	20000308 	.word	0x20000308

08001f8c <_malloc_r>:
 8001f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f90:	1ccd      	adds	r5, r1, #3
 8001f92:	f025 0503 	bic.w	r5, r5, #3
 8001f96:	3508      	adds	r5, #8
 8001f98:	2d0c      	cmp	r5, #12
 8001f9a:	bf38      	it	cc
 8001f9c:	250c      	movcc	r5, #12
 8001f9e:	2d00      	cmp	r5, #0
 8001fa0:	4606      	mov	r6, r0
 8001fa2:	db01      	blt.n	8001fa8 <_malloc_r+0x1c>
 8001fa4:	42a9      	cmp	r1, r5
 8001fa6:	d904      	bls.n	8001fb2 <_malloc_r+0x26>
 8001fa8:	230c      	movs	r3, #12
 8001faa:	6033      	str	r3, [r6, #0]
 8001fac:	2000      	movs	r0, #0
 8001fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001fb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002088 <_malloc_r+0xfc>
 8001fb6:	f000 f869 	bl	800208c <__malloc_lock>
 8001fba:	f8d8 3000 	ldr.w	r3, [r8]
 8001fbe:	461c      	mov	r4, r3
 8001fc0:	bb44      	cbnz	r4, 8002014 <_malloc_r+0x88>
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	4630      	mov	r0, r6
 8001fc6:	f7ff ffbf 	bl	8001f48 <sbrk_aligned>
 8001fca:	1c43      	adds	r3, r0, #1
 8001fcc:	4604      	mov	r4, r0
 8001fce:	d158      	bne.n	8002082 <_malloc_r+0xf6>
 8001fd0:	f8d8 4000 	ldr.w	r4, [r8]
 8001fd4:	4627      	mov	r7, r4
 8001fd6:	2f00      	cmp	r7, #0
 8001fd8:	d143      	bne.n	8002062 <_malloc_r+0xd6>
 8001fda:	2c00      	cmp	r4, #0
 8001fdc:	d04b      	beq.n	8002076 <_malloc_r+0xea>
 8001fde:	6823      	ldr	r3, [r4, #0]
 8001fe0:	4639      	mov	r1, r7
 8001fe2:	4630      	mov	r0, r6
 8001fe4:	eb04 0903 	add.w	r9, r4, r3
 8001fe8:	f000 fb5e 	bl	80026a8 <_sbrk_r>
 8001fec:	4581      	cmp	r9, r0
 8001fee:	d142      	bne.n	8002076 <_malloc_r+0xea>
 8001ff0:	6821      	ldr	r1, [r4, #0]
 8001ff2:	4630      	mov	r0, r6
 8001ff4:	1a6d      	subs	r5, r5, r1
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	f7ff ffa6 	bl	8001f48 <sbrk_aligned>
 8001ffc:	3001      	adds	r0, #1
 8001ffe:	d03a      	beq.n	8002076 <_malloc_r+0xea>
 8002000:	6823      	ldr	r3, [r4, #0]
 8002002:	442b      	add	r3, r5
 8002004:	6023      	str	r3, [r4, #0]
 8002006:	f8d8 3000 	ldr.w	r3, [r8]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	bb62      	cbnz	r2, 8002068 <_malloc_r+0xdc>
 800200e:	f8c8 7000 	str.w	r7, [r8]
 8002012:	e00f      	b.n	8002034 <_malloc_r+0xa8>
 8002014:	6822      	ldr	r2, [r4, #0]
 8002016:	1b52      	subs	r2, r2, r5
 8002018:	d420      	bmi.n	800205c <_malloc_r+0xd0>
 800201a:	2a0b      	cmp	r2, #11
 800201c:	d917      	bls.n	800204e <_malloc_r+0xc2>
 800201e:	1961      	adds	r1, r4, r5
 8002020:	42a3      	cmp	r3, r4
 8002022:	6025      	str	r5, [r4, #0]
 8002024:	bf18      	it	ne
 8002026:	6059      	strne	r1, [r3, #4]
 8002028:	6863      	ldr	r3, [r4, #4]
 800202a:	bf08      	it	eq
 800202c:	f8c8 1000 	streq.w	r1, [r8]
 8002030:	5162      	str	r2, [r4, r5]
 8002032:	604b      	str	r3, [r1, #4]
 8002034:	4630      	mov	r0, r6
 8002036:	f000 f82f 	bl	8002098 <__malloc_unlock>
 800203a:	f104 000b 	add.w	r0, r4, #11
 800203e:	1d23      	adds	r3, r4, #4
 8002040:	f020 0007 	bic.w	r0, r0, #7
 8002044:	1ac2      	subs	r2, r0, r3
 8002046:	bf1c      	itt	ne
 8002048:	1a1b      	subne	r3, r3, r0
 800204a:	50a3      	strne	r3, [r4, r2]
 800204c:	e7af      	b.n	8001fae <_malloc_r+0x22>
 800204e:	6862      	ldr	r2, [r4, #4]
 8002050:	42a3      	cmp	r3, r4
 8002052:	bf0c      	ite	eq
 8002054:	f8c8 2000 	streq.w	r2, [r8]
 8002058:	605a      	strne	r2, [r3, #4]
 800205a:	e7eb      	b.n	8002034 <_malloc_r+0xa8>
 800205c:	4623      	mov	r3, r4
 800205e:	6864      	ldr	r4, [r4, #4]
 8002060:	e7ae      	b.n	8001fc0 <_malloc_r+0x34>
 8002062:	463c      	mov	r4, r7
 8002064:	687f      	ldr	r7, [r7, #4]
 8002066:	e7b6      	b.n	8001fd6 <_malloc_r+0x4a>
 8002068:	461a      	mov	r2, r3
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	42a3      	cmp	r3, r4
 800206e:	d1fb      	bne.n	8002068 <_malloc_r+0xdc>
 8002070:	2300      	movs	r3, #0
 8002072:	6053      	str	r3, [r2, #4]
 8002074:	e7de      	b.n	8002034 <_malloc_r+0xa8>
 8002076:	230c      	movs	r3, #12
 8002078:	4630      	mov	r0, r6
 800207a:	6033      	str	r3, [r6, #0]
 800207c:	f000 f80c 	bl	8002098 <__malloc_unlock>
 8002080:	e794      	b.n	8001fac <_malloc_r+0x20>
 8002082:	6005      	str	r5, [r0, #0]
 8002084:	e7d6      	b.n	8002034 <_malloc_r+0xa8>
 8002086:	bf00      	nop
 8002088:	2000030c 	.word	0x2000030c

0800208c <__malloc_lock>:
 800208c:	4801      	ldr	r0, [pc, #4]	@ (8002094 <__malloc_lock+0x8>)
 800208e:	f7ff bf11 	b.w	8001eb4 <__retarget_lock_acquire_recursive>
 8002092:	bf00      	nop
 8002094:	20000304 	.word	0x20000304

08002098 <__malloc_unlock>:
 8002098:	4801      	ldr	r0, [pc, #4]	@ (80020a0 <__malloc_unlock+0x8>)
 800209a:	f7ff bf0c 	b.w	8001eb6 <__retarget_lock_release_recursive>
 800209e:	bf00      	nop
 80020a0:	20000304 	.word	0x20000304

080020a4 <__ssputs_r>:
 80020a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020a8:	461f      	mov	r7, r3
 80020aa:	688e      	ldr	r6, [r1, #8]
 80020ac:	4682      	mov	sl, r0
 80020ae:	42be      	cmp	r6, r7
 80020b0:	460c      	mov	r4, r1
 80020b2:	4690      	mov	r8, r2
 80020b4:	680b      	ldr	r3, [r1, #0]
 80020b6:	d82d      	bhi.n	8002114 <__ssputs_r+0x70>
 80020b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80020bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80020c0:	d026      	beq.n	8002110 <__ssputs_r+0x6c>
 80020c2:	6965      	ldr	r5, [r4, #20]
 80020c4:	6909      	ldr	r1, [r1, #16]
 80020c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80020ca:	eba3 0901 	sub.w	r9, r3, r1
 80020ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80020d2:	1c7b      	adds	r3, r7, #1
 80020d4:	444b      	add	r3, r9
 80020d6:	106d      	asrs	r5, r5, #1
 80020d8:	429d      	cmp	r5, r3
 80020da:	bf38      	it	cc
 80020dc:	461d      	movcc	r5, r3
 80020de:	0553      	lsls	r3, r2, #21
 80020e0:	d527      	bpl.n	8002132 <__ssputs_r+0x8e>
 80020e2:	4629      	mov	r1, r5
 80020e4:	f7ff ff52 	bl	8001f8c <_malloc_r>
 80020e8:	4606      	mov	r6, r0
 80020ea:	b360      	cbz	r0, 8002146 <__ssputs_r+0xa2>
 80020ec:	464a      	mov	r2, r9
 80020ee:	6921      	ldr	r1, [r4, #16]
 80020f0:	f000 faf8 	bl	80026e4 <memcpy>
 80020f4:	89a3      	ldrh	r3, [r4, #12]
 80020f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80020fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020fe:	81a3      	strh	r3, [r4, #12]
 8002100:	6126      	str	r6, [r4, #16]
 8002102:	444e      	add	r6, r9
 8002104:	6026      	str	r6, [r4, #0]
 8002106:	463e      	mov	r6, r7
 8002108:	6165      	str	r5, [r4, #20]
 800210a:	eba5 0509 	sub.w	r5, r5, r9
 800210e:	60a5      	str	r5, [r4, #8]
 8002110:	42be      	cmp	r6, r7
 8002112:	d900      	bls.n	8002116 <__ssputs_r+0x72>
 8002114:	463e      	mov	r6, r7
 8002116:	4632      	mov	r2, r6
 8002118:	4641      	mov	r1, r8
 800211a:	6820      	ldr	r0, [r4, #0]
 800211c:	f000 faaa 	bl	8002674 <memmove>
 8002120:	2000      	movs	r0, #0
 8002122:	68a3      	ldr	r3, [r4, #8]
 8002124:	1b9b      	subs	r3, r3, r6
 8002126:	60a3      	str	r3, [r4, #8]
 8002128:	6823      	ldr	r3, [r4, #0]
 800212a:	4433      	add	r3, r6
 800212c:	6023      	str	r3, [r4, #0]
 800212e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002132:	462a      	mov	r2, r5
 8002134:	f000 fae4 	bl	8002700 <_realloc_r>
 8002138:	4606      	mov	r6, r0
 800213a:	2800      	cmp	r0, #0
 800213c:	d1e0      	bne.n	8002100 <__ssputs_r+0x5c>
 800213e:	4650      	mov	r0, sl
 8002140:	6921      	ldr	r1, [r4, #16]
 8002142:	f7ff feb9 	bl	8001eb8 <_free_r>
 8002146:	230c      	movs	r3, #12
 8002148:	f8ca 3000 	str.w	r3, [sl]
 800214c:	89a3      	ldrh	r3, [r4, #12]
 800214e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002156:	81a3      	strh	r3, [r4, #12]
 8002158:	e7e9      	b.n	800212e <__ssputs_r+0x8a>
	...

0800215c <_svfiprintf_r>:
 800215c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002160:	4698      	mov	r8, r3
 8002162:	898b      	ldrh	r3, [r1, #12]
 8002164:	4607      	mov	r7, r0
 8002166:	061b      	lsls	r3, r3, #24
 8002168:	460d      	mov	r5, r1
 800216a:	4614      	mov	r4, r2
 800216c:	b09d      	sub	sp, #116	@ 0x74
 800216e:	d510      	bpl.n	8002192 <_svfiprintf_r+0x36>
 8002170:	690b      	ldr	r3, [r1, #16]
 8002172:	b973      	cbnz	r3, 8002192 <_svfiprintf_r+0x36>
 8002174:	2140      	movs	r1, #64	@ 0x40
 8002176:	f7ff ff09 	bl	8001f8c <_malloc_r>
 800217a:	6028      	str	r0, [r5, #0]
 800217c:	6128      	str	r0, [r5, #16]
 800217e:	b930      	cbnz	r0, 800218e <_svfiprintf_r+0x32>
 8002180:	230c      	movs	r3, #12
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002188:	b01d      	add	sp, #116	@ 0x74
 800218a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800218e:	2340      	movs	r3, #64	@ 0x40
 8002190:	616b      	str	r3, [r5, #20]
 8002192:	2300      	movs	r3, #0
 8002194:	9309      	str	r3, [sp, #36]	@ 0x24
 8002196:	2320      	movs	r3, #32
 8002198:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800219c:	2330      	movs	r3, #48	@ 0x30
 800219e:	f04f 0901 	mov.w	r9, #1
 80021a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80021a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002340 <_svfiprintf_r+0x1e4>
 80021aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80021ae:	4623      	mov	r3, r4
 80021b0:	469a      	mov	sl, r3
 80021b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021b6:	b10a      	cbz	r2, 80021bc <_svfiprintf_r+0x60>
 80021b8:	2a25      	cmp	r2, #37	@ 0x25
 80021ba:	d1f9      	bne.n	80021b0 <_svfiprintf_r+0x54>
 80021bc:	ebba 0b04 	subs.w	fp, sl, r4
 80021c0:	d00b      	beq.n	80021da <_svfiprintf_r+0x7e>
 80021c2:	465b      	mov	r3, fp
 80021c4:	4622      	mov	r2, r4
 80021c6:	4629      	mov	r1, r5
 80021c8:	4638      	mov	r0, r7
 80021ca:	f7ff ff6b 	bl	80020a4 <__ssputs_r>
 80021ce:	3001      	adds	r0, #1
 80021d0:	f000 80a7 	beq.w	8002322 <_svfiprintf_r+0x1c6>
 80021d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80021d6:	445a      	add	r2, fp
 80021d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80021da:	f89a 3000 	ldrb.w	r3, [sl]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 809f 	beq.w	8002322 <_svfiprintf_r+0x1c6>
 80021e4:	2300      	movs	r3, #0
 80021e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80021ee:	f10a 0a01 	add.w	sl, sl, #1
 80021f2:	9304      	str	r3, [sp, #16]
 80021f4:	9307      	str	r3, [sp, #28]
 80021f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80021fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80021fc:	4654      	mov	r4, sl
 80021fe:	2205      	movs	r2, #5
 8002200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002204:	484e      	ldr	r0, [pc, #312]	@ (8002340 <_svfiprintf_r+0x1e4>)
 8002206:	f000 fa5f 	bl	80026c8 <memchr>
 800220a:	9a04      	ldr	r2, [sp, #16]
 800220c:	b9d8      	cbnz	r0, 8002246 <_svfiprintf_r+0xea>
 800220e:	06d0      	lsls	r0, r2, #27
 8002210:	bf44      	itt	mi
 8002212:	2320      	movmi	r3, #32
 8002214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002218:	0711      	lsls	r1, r2, #28
 800221a:	bf44      	itt	mi
 800221c:	232b      	movmi	r3, #43	@ 0x2b
 800221e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002222:	f89a 3000 	ldrb.w	r3, [sl]
 8002226:	2b2a      	cmp	r3, #42	@ 0x2a
 8002228:	d015      	beq.n	8002256 <_svfiprintf_r+0xfa>
 800222a:	4654      	mov	r4, sl
 800222c:	2000      	movs	r0, #0
 800222e:	f04f 0c0a 	mov.w	ip, #10
 8002232:	9a07      	ldr	r2, [sp, #28]
 8002234:	4621      	mov	r1, r4
 8002236:	f811 3b01 	ldrb.w	r3, [r1], #1
 800223a:	3b30      	subs	r3, #48	@ 0x30
 800223c:	2b09      	cmp	r3, #9
 800223e:	d94b      	bls.n	80022d8 <_svfiprintf_r+0x17c>
 8002240:	b1b0      	cbz	r0, 8002270 <_svfiprintf_r+0x114>
 8002242:	9207      	str	r2, [sp, #28]
 8002244:	e014      	b.n	8002270 <_svfiprintf_r+0x114>
 8002246:	eba0 0308 	sub.w	r3, r0, r8
 800224a:	fa09 f303 	lsl.w	r3, r9, r3
 800224e:	4313      	orrs	r3, r2
 8002250:	46a2      	mov	sl, r4
 8002252:	9304      	str	r3, [sp, #16]
 8002254:	e7d2      	b.n	80021fc <_svfiprintf_r+0xa0>
 8002256:	9b03      	ldr	r3, [sp, #12]
 8002258:	1d19      	adds	r1, r3, #4
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	9103      	str	r1, [sp, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	bfbb      	ittet	lt
 8002262:	425b      	neglt	r3, r3
 8002264:	f042 0202 	orrlt.w	r2, r2, #2
 8002268:	9307      	strge	r3, [sp, #28]
 800226a:	9307      	strlt	r3, [sp, #28]
 800226c:	bfb8      	it	lt
 800226e:	9204      	strlt	r2, [sp, #16]
 8002270:	7823      	ldrb	r3, [r4, #0]
 8002272:	2b2e      	cmp	r3, #46	@ 0x2e
 8002274:	d10a      	bne.n	800228c <_svfiprintf_r+0x130>
 8002276:	7863      	ldrb	r3, [r4, #1]
 8002278:	2b2a      	cmp	r3, #42	@ 0x2a
 800227a:	d132      	bne.n	80022e2 <_svfiprintf_r+0x186>
 800227c:	9b03      	ldr	r3, [sp, #12]
 800227e:	3402      	adds	r4, #2
 8002280:	1d1a      	adds	r2, r3, #4
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	9203      	str	r2, [sp, #12]
 8002286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800228a:	9305      	str	r3, [sp, #20]
 800228c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002344 <_svfiprintf_r+0x1e8>
 8002290:	2203      	movs	r2, #3
 8002292:	4650      	mov	r0, sl
 8002294:	7821      	ldrb	r1, [r4, #0]
 8002296:	f000 fa17 	bl	80026c8 <memchr>
 800229a:	b138      	cbz	r0, 80022ac <_svfiprintf_r+0x150>
 800229c:	2240      	movs	r2, #64	@ 0x40
 800229e:	9b04      	ldr	r3, [sp, #16]
 80022a0:	eba0 000a 	sub.w	r0, r0, sl
 80022a4:	4082      	lsls	r2, r0
 80022a6:	4313      	orrs	r3, r2
 80022a8:	3401      	adds	r4, #1
 80022aa:	9304      	str	r3, [sp, #16]
 80022ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022b0:	2206      	movs	r2, #6
 80022b2:	4825      	ldr	r0, [pc, #148]	@ (8002348 <_svfiprintf_r+0x1ec>)
 80022b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80022b8:	f000 fa06 	bl	80026c8 <memchr>
 80022bc:	2800      	cmp	r0, #0
 80022be:	d036      	beq.n	800232e <_svfiprintf_r+0x1d2>
 80022c0:	4b22      	ldr	r3, [pc, #136]	@ (800234c <_svfiprintf_r+0x1f0>)
 80022c2:	bb1b      	cbnz	r3, 800230c <_svfiprintf_r+0x1b0>
 80022c4:	9b03      	ldr	r3, [sp, #12]
 80022c6:	3307      	adds	r3, #7
 80022c8:	f023 0307 	bic.w	r3, r3, #7
 80022cc:	3308      	adds	r3, #8
 80022ce:	9303      	str	r3, [sp, #12]
 80022d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80022d2:	4433      	add	r3, r6
 80022d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80022d6:	e76a      	b.n	80021ae <_svfiprintf_r+0x52>
 80022d8:	460c      	mov	r4, r1
 80022da:	2001      	movs	r0, #1
 80022dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80022e0:	e7a8      	b.n	8002234 <_svfiprintf_r+0xd8>
 80022e2:	2300      	movs	r3, #0
 80022e4:	f04f 0c0a 	mov.w	ip, #10
 80022e8:	4619      	mov	r1, r3
 80022ea:	3401      	adds	r4, #1
 80022ec:	9305      	str	r3, [sp, #20]
 80022ee:	4620      	mov	r0, r4
 80022f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80022f4:	3a30      	subs	r2, #48	@ 0x30
 80022f6:	2a09      	cmp	r2, #9
 80022f8:	d903      	bls.n	8002302 <_svfiprintf_r+0x1a6>
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0c6      	beq.n	800228c <_svfiprintf_r+0x130>
 80022fe:	9105      	str	r1, [sp, #20]
 8002300:	e7c4      	b.n	800228c <_svfiprintf_r+0x130>
 8002302:	4604      	mov	r4, r0
 8002304:	2301      	movs	r3, #1
 8002306:	fb0c 2101 	mla	r1, ip, r1, r2
 800230a:	e7f0      	b.n	80022ee <_svfiprintf_r+0x192>
 800230c:	ab03      	add	r3, sp, #12
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	462a      	mov	r2, r5
 8002312:	4638      	mov	r0, r7
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <_svfiprintf_r+0x1f4>)
 8002316:	a904      	add	r1, sp, #16
 8002318:	f3af 8000 	nop.w
 800231c:	1c42      	adds	r2, r0, #1
 800231e:	4606      	mov	r6, r0
 8002320:	d1d6      	bne.n	80022d0 <_svfiprintf_r+0x174>
 8002322:	89ab      	ldrh	r3, [r5, #12]
 8002324:	065b      	lsls	r3, r3, #25
 8002326:	f53f af2d 	bmi.w	8002184 <_svfiprintf_r+0x28>
 800232a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800232c:	e72c      	b.n	8002188 <_svfiprintf_r+0x2c>
 800232e:	ab03      	add	r3, sp, #12
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	462a      	mov	r2, r5
 8002334:	4638      	mov	r0, r7
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <_svfiprintf_r+0x1f4>)
 8002338:	a904      	add	r1, sp, #16
 800233a:	f000 f87d 	bl	8002438 <_printf_i>
 800233e:	e7ed      	b.n	800231c <_svfiprintf_r+0x1c0>
 8002340:	08002a02 	.word	0x08002a02
 8002344:	08002a08 	.word	0x08002a08
 8002348:	08002a0c 	.word	0x08002a0c
 800234c:	00000000 	.word	0x00000000
 8002350:	080020a5 	.word	0x080020a5

08002354 <_printf_common>:
 8002354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002358:	4616      	mov	r6, r2
 800235a:	4698      	mov	r8, r3
 800235c:	688a      	ldr	r2, [r1, #8]
 800235e:	690b      	ldr	r3, [r1, #16]
 8002360:	4607      	mov	r7, r0
 8002362:	4293      	cmp	r3, r2
 8002364:	bfb8      	it	lt
 8002366:	4613      	movlt	r3, r2
 8002368:	6033      	str	r3, [r6, #0]
 800236a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800236e:	460c      	mov	r4, r1
 8002370:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002374:	b10a      	cbz	r2, 800237a <_printf_common+0x26>
 8002376:	3301      	adds	r3, #1
 8002378:	6033      	str	r3, [r6, #0]
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	0699      	lsls	r1, r3, #26
 800237e:	bf42      	ittt	mi
 8002380:	6833      	ldrmi	r3, [r6, #0]
 8002382:	3302      	addmi	r3, #2
 8002384:	6033      	strmi	r3, [r6, #0]
 8002386:	6825      	ldr	r5, [r4, #0]
 8002388:	f015 0506 	ands.w	r5, r5, #6
 800238c:	d106      	bne.n	800239c <_printf_common+0x48>
 800238e:	f104 0a19 	add.w	sl, r4, #25
 8002392:	68e3      	ldr	r3, [r4, #12]
 8002394:	6832      	ldr	r2, [r6, #0]
 8002396:	1a9b      	subs	r3, r3, r2
 8002398:	42ab      	cmp	r3, r5
 800239a:	dc2b      	bgt.n	80023f4 <_printf_common+0xa0>
 800239c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80023a0:	6822      	ldr	r2, [r4, #0]
 80023a2:	3b00      	subs	r3, #0
 80023a4:	bf18      	it	ne
 80023a6:	2301      	movne	r3, #1
 80023a8:	0692      	lsls	r2, r2, #26
 80023aa:	d430      	bmi.n	800240e <_printf_common+0xba>
 80023ac:	4641      	mov	r1, r8
 80023ae:	4638      	mov	r0, r7
 80023b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80023b4:	47c8      	blx	r9
 80023b6:	3001      	adds	r0, #1
 80023b8:	d023      	beq.n	8002402 <_printf_common+0xae>
 80023ba:	6823      	ldr	r3, [r4, #0]
 80023bc:	6922      	ldr	r2, [r4, #16]
 80023be:	f003 0306 	and.w	r3, r3, #6
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	bf14      	ite	ne
 80023c6:	2500      	movne	r5, #0
 80023c8:	6833      	ldreq	r3, [r6, #0]
 80023ca:	f04f 0600 	mov.w	r6, #0
 80023ce:	bf08      	it	eq
 80023d0:	68e5      	ldreq	r5, [r4, #12]
 80023d2:	f104 041a 	add.w	r4, r4, #26
 80023d6:	bf08      	it	eq
 80023d8:	1aed      	subeq	r5, r5, r3
 80023da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80023de:	bf08      	it	eq
 80023e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80023e4:	4293      	cmp	r3, r2
 80023e6:	bfc4      	itt	gt
 80023e8:	1a9b      	subgt	r3, r3, r2
 80023ea:	18ed      	addgt	r5, r5, r3
 80023ec:	42b5      	cmp	r5, r6
 80023ee:	d11a      	bne.n	8002426 <_printf_common+0xd2>
 80023f0:	2000      	movs	r0, #0
 80023f2:	e008      	b.n	8002406 <_printf_common+0xb2>
 80023f4:	2301      	movs	r3, #1
 80023f6:	4652      	mov	r2, sl
 80023f8:	4641      	mov	r1, r8
 80023fa:	4638      	mov	r0, r7
 80023fc:	47c8      	blx	r9
 80023fe:	3001      	adds	r0, #1
 8002400:	d103      	bne.n	800240a <_printf_common+0xb6>
 8002402:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800240a:	3501      	adds	r5, #1
 800240c:	e7c1      	b.n	8002392 <_printf_common+0x3e>
 800240e:	2030      	movs	r0, #48	@ 0x30
 8002410:	18e1      	adds	r1, r4, r3
 8002412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800241c:	4422      	add	r2, r4
 800241e:	3302      	adds	r3, #2
 8002420:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002424:	e7c2      	b.n	80023ac <_printf_common+0x58>
 8002426:	2301      	movs	r3, #1
 8002428:	4622      	mov	r2, r4
 800242a:	4641      	mov	r1, r8
 800242c:	4638      	mov	r0, r7
 800242e:	47c8      	blx	r9
 8002430:	3001      	adds	r0, #1
 8002432:	d0e6      	beq.n	8002402 <_printf_common+0xae>
 8002434:	3601      	adds	r6, #1
 8002436:	e7d9      	b.n	80023ec <_printf_common+0x98>

08002438 <_printf_i>:
 8002438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800243c:	7e0f      	ldrb	r7, [r1, #24]
 800243e:	4691      	mov	r9, r2
 8002440:	2f78      	cmp	r7, #120	@ 0x78
 8002442:	4680      	mov	r8, r0
 8002444:	460c      	mov	r4, r1
 8002446:	469a      	mov	sl, r3
 8002448:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800244a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800244e:	d807      	bhi.n	8002460 <_printf_i+0x28>
 8002450:	2f62      	cmp	r7, #98	@ 0x62
 8002452:	d80a      	bhi.n	800246a <_printf_i+0x32>
 8002454:	2f00      	cmp	r7, #0
 8002456:	f000 80d1 	beq.w	80025fc <_printf_i+0x1c4>
 800245a:	2f58      	cmp	r7, #88	@ 0x58
 800245c:	f000 80b8 	beq.w	80025d0 <_printf_i+0x198>
 8002460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002468:	e03a      	b.n	80024e0 <_printf_i+0xa8>
 800246a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800246e:	2b15      	cmp	r3, #21
 8002470:	d8f6      	bhi.n	8002460 <_printf_i+0x28>
 8002472:	a101      	add	r1, pc, #4	@ (adr r1, 8002478 <_printf_i+0x40>)
 8002474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002478:	080024d1 	.word	0x080024d1
 800247c:	080024e5 	.word	0x080024e5
 8002480:	08002461 	.word	0x08002461
 8002484:	08002461 	.word	0x08002461
 8002488:	08002461 	.word	0x08002461
 800248c:	08002461 	.word	0x08002461
 8002490:	080024e5 	.word	0x080024e5
 8002494:	08002461 	.word	0x08002461
 8002498:	08002461 	.word	0x08002461
 800249c:	08002461 	.word	0x08002461
 80024a0:	08002461 	.word	0x08002461
 80024a4:	080025e3 	.word	0x080025e3
 80024a8:	0800250f 	.word	0x0800250f
 80024ac:	0800259d 	.word	0x0800259d
 80024b0:	08002461 	.word	0x08002461
 80024b4:	08002461 	.word	0x08002461
 80024b8:	08002605 	.word	0x08002605
 80024bc:	08002461 	.word	0x08002461
 80024c0:	0800250f 	.word	0x0800250f
 80024c4:	08002461 	.word	0x08002461
 80024c8:	08002461 	.word	0x08002461
 80024cc:	080025a5 	.word	0x080025a5
 80024d0:	6833      	ldr	r3, [r6, #0]
 80024d2:	1d1a      	adds	r2, r3, #4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6032      	str	r2, [r6, #0]
 80024d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80024dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80024e0:	2301      	movs	r3, #1
 80024e2:	e09c      	b.n	800261e <_printf_i+0x1e6>
 80024e4:	6833      	ldr	r3, [r6, #0]
 80024e6:	6820      	ldr	r0, [r4, #0]
 80024e8:	1d19      	adds	r1, r3, #4
 80024ea:	6031      	str	r1, [r6, #0]
 80024ec:	0606      	lsls	r6, r0, #24
 80024ee:	d501      	bpl.n	80024f4 <_printf_i+0xbc>
 80024f0:	681d      	ldr	r5, [r3, #0]
 80024f2:	e003      	b.n	80024fc <_printf_i+0xc4>
 80024f4:	0645      	lsls	r5, r0, #25
 80024f6:	d5fb      	bpl.n	80024f0 <_printf_i+0xb8>
 80024f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80024fc:	2d00      	cmp	r5, #0
 80024fe:	da03      	bge.n	8002508 <_printf_i+0xd0>
 8002500:	232d      	movs	r3, #45	@ 0x2d
 8002502:	426d      	negs	r5, r5
 8002504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002508:	230a      	movs	r3, #10
 800250a:	4858      	ldr	r0, [pc, #352]	@ (800266c <_printf_i+0x234>)
 800250c:	e011      	b.n	8002532 <_printf_i+0xfa>
 800250e:	6821      	ldr	r1, [r4, #0]
 8002510:	6833      	ldr	r3, [r6, #0]
 8002512:	0608      	lsls	r0, r1, #24
 8002514:	f853 5b04 	ldr.w	r5, [r3], #4
 8002518:	d402      	bmi.n	8002520 <_printf_i+0xe8>
 800251a:	0649      	lsls	r1, r1, #25
 800251c:	bf48      	it	mi
 800251e:	b2ad      	uxthmi	r5, r5
 8002520:	2f6f      	cmp	r7, #111	@ 0x6f
 8002522:	6033      	str	r3, [r6, #0]
 8002524:	bf14      	ite	ne
 8002526:	230a      	movne	r3, #10
 8002528:	2308      	moveq	r3, #8
 800252a:	4850      	ldr	r0, [pc, #320]	@ (800266c <_printf_i+0x234>)
 800252c:	2100      	movs	r1, #0
 800252e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002532:	6866      	ldr	r6, [r4, #4]
 8002534:	2e00      	cmp	r6, #0
 8002536:	60a6      	str	r6, [r4, #8]
 8002538:	db05      	blt.n	8002546 <_printf_i+0x10e>
 800253a:	6821      	ldr	r1, [r4, #0]
 800253c:	432e      	orrs	r6, r5
 800253e:	f021 0104 	bic.w	r1, r1, #4
 8002542:	6021      	str	r1, [r4, #0]
 8002544:	d04b      	beq.n	80025de <_printf_i+0x1a6>
 8002546:	4616      	mov	r6, r2
 8002548:	fbb5 f1f3 	udiv	r1, r5, r3
 800254c:	fb03 5711 	mls	r7, r3, r1, r5
 8002550:	5dc7      	ldrb	r7, [r0, r7]
 8002552:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002556:	462f      	mov	r7, r5
 8002558:	42bb      	cmp	r3, r7
 800255a:	460d      	mov	r5, r1
 800255c:	d9f4      	bls.n	8002548 <_printf_i+0x110>
 800255e:	2b08      	cmp	r3, #8
 8002560:	d10b      	bne.n	800257a <_printf_i+0x142>
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	07df      	lsls	r7, r3, #31
 8002566:	d508      	bpl.n	800257a <_printf_i+0x142>
 8002568:	6923      	ldr	r3, [r4, #16]
 800256a:	6861      	ldr	r1, [r4, #4]
 800256c:	4299      	cmp	r1, r3
 800256e:	bfde      	ittt	le
 8002570:	2330      	movle	r3, #48	@ 0x30
 8002572:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002576:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800257a:	1b92      	subs	r2, r2, r6
 800257c:	6122      	str	r2, [r4, #16]
 800257e:	464b      	mov	r3, r9
 8002580:	4621      	mov	r1, r4
 8002582:	4640      	mov	r0, r8
 8002584:	f8cd a000 	str.w	sl, [sp]
 8002588:	aa03      	add	r2, sp, #12
 800258a:	f7ff fee3 	bl	8002354 <_printf_common>
 800258e:	3001      	adds	r0, #1
 8002590:	d14a      	bne.n	8002628 <_printf_i+0x1f0>
 8002592:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002596:	b004      	add	sp, #16
 8002598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	f043 0320 	orr.w	r3, r3, #32
 80025a2:	6023      	str	r3, [r4, #0]
 80025a4:	2778      	movs	r7, #120	@ 0x78
 80025a6:	4832      	ldr	r0, [pc, #200]	@ (8002670 <_printf_i+0x238>)
 80025a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	6831      	ldr	r1, [r6, #0]
 80025b0:	061f      	lsls	r7, r3, #24
 80025b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80025b6:	d402      	bmi.n	80025be <_printf_i+0x186>
 80025b8:	065f      	lsls	r7, r3, #25
 80025ba:	bf48      	it	mi
 80025bc:	b2ad      	uxthmi	r5, r5
 80025be:	6031      	str	r1, [r6, #0]
 80025c0:	07d9      	lsls	r1, r3, #31
 80025c2:	bf44      	itt	mi
 80025c4:	f043 0320 	orrmi.w	r3, r3, #32
 80025c8:	6023      	strmi	r3, [r4, #0]
 80025ca:	b11d      	cbz	r5, 80025d4 <_printf_i+0x19c>
 80025cc:	2310      	movs	r3, #16
 80025ce:	e7ad      	b.n	800252c <_printf_i+0xf4>
 80025d0:	4826      	ldr	r0, [pc, #152]	@ (800266c <_printf_i+0x234>)
 80025d2:	e7e9      	b.n	80025a8 <_printf_i+0x170>
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	f023 0320 	bic.w	r3, r3, #32
 80025da:	6023      	str	r3, [r4, #0]
 80025dc:	e7f6      	b.n	80025cc <_printf_i+0x194>
 80025de:	4616      	mov	r6, r2
 80025e0:	e7bd      	b.n	800255e <_printf_i+0x126>
 80025e2:	6833      	ldr	r3, [r6, #0]
 80025e4:	6825      	ldr	r5, [r4, #0]
 80025e6:	1d18      	adds	r0, r3, #4
 80025e8:	6961      	ldr	r1, [r4, #20]
 80025ea:	6030      	str	r0, [r6, #0]
 80025ec:	062e      	lsls	r6, r5, #24
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	d501      	bpl.n	80025f6 <_printf_i+0x1be>
 80025f2:	6019      	str	r1, [r3, #0]
 80025f4:	e002      	b.n	80025fc <_printf_i+0x1c4>
 80025f6:	0668      	lsls	r0, r5, #25
 80025f8:	d5fb      	bpl.n	80025f2 <_printf_i+0x1ba>
 80025fa:	8019      	strh	r1, [r3, #0]
 80025fc:	2300      	movs	r3, #0
 80025fe:	4616      	mov	r6, r2
 8002600:	6123      	str	r3, [r4, #16]
 8002602:	e7bc      	b.n	800257e <_printf_i+0x146>
 8002604:	6833      	ldr	r3, [r6, #0]
 8002606:	2100      	movs	r1, #0
 8002608:	1d1a      	adds	r2, r3, #4
 800260a:	6032      	str	r2, [r6, #0]
 800260c:	681e      	ldr	r6, [r3, #0]
 800260e:	6862      	ldr	r2, [r4, #4]
 8002610:	4630      	mov	r0, r6
 8002612:	f000 f859 	bl	80026c8 <memchr>
 8002616:	b108      	cbz	r0, 800261c <_printf_i+0x1e4>
 8002618:	1b80      	subs	r0, r0, r6
 800261a:	6060      	str	r0, [r4, #4]
 800261c:	6863      	ldr	r3, [r4, #4]
 800261e:	6123      	str	r3, [r4, #16]
 8002620:	2300      	movs	r3, #0
 8002622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002626:	e7aa      	b.n	800257e <_printf_i+0x146>
 8002628:	4632      	mov	r2, r6
 800262a:	4649      	mov	r1, r9
 800262c:	4640      	mov	r0, r8
 800262e:	6923      	ldr	r3, [r4, #16]
 8002630:	47d0      	blx	sl
 8002632:	3001      	adds	r0, #1
 8002634:	d0ad      	beq.n	8002592 <_printf_i+0x15a>
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	079b      	lsls	r3, r3, #30
 800263a:	d413      	bmi.n	8002664 <_printf_i+0x22c>
 800263c:	68e0      	ldr	r0, [r4, #12]
 800263e:	9b03      	ldr	r3, [sp, #12]
 8002640:	4298      	cmp	r0, r3
 8002642:	bfb8      	it	lt
 8002644:	4618      	movlt	r0, r3
 8002646:	e7a6      	b.n	8002596 <_printf_i+0x15e>
 8002648:	2301      	movs	r3, #1
 800264a:	4632      	mov	r2, r6
 800264c:	4649      	mov	r1, r9
 800264e:	4640      	mov	r0, r8
 8002650:	47d0      	blx	sl
 8002652:	3001      	adds	r0, #1
 8002654:	d09d      	beq.n	8002592 <_printf_i+0x15a>
 8002656:	3501      	adds	r5, #1
 8002658:	68e3      	ldr	r3, [r4, #12]
 800265a:	9903      	ldr	r1, [sp, #12]
 800265c:	1a5b      	subs	r3, r3, r1
 800265e:	42ab      	cmp	r3, r5
 8002660:	dcf2      	bgt.n	8002648 <_printf_i+0x210>
 8002662:	e7eb      	b.n	800263c <_printf_i+0x204>
 8002664:	2500      	movs	r5, #0
 8002666:	f104 0619 	add.w	r6, r4, #25
 800266a:	e7f5      	b.n	8002658 <_printf_i+0x220>
 800266c:	08002a13 	.word	0x08002a13
 8002670:	08002a24 	.word	0x08002a24

08002674 <memmove>:
 8002674:	4288      	cmp	r0, r1
 8002676:	b510      	push	{r4, lr}
 8002678:	eb01 0402 	add.w	r4, r1, r2
 800267c:	d902      	bls.n	8002684 <memmove+0x10>
 800267e:	4284      	cmp	r4, r0
 8002680:	4623      	mov	r3, r4
 8002682:	d807      	bhi.n	8002694 <memmove+0x20>
 8002684:	1e43      	subs	r3, r0, #1
 8002686:	42a1      	cmp	r1, r4
 8002688:	d008      	beq.n	800269c <memmove+0x28>
 800268a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800268e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002692:	e7f8      	b.n	8002686 <memmove+0x12>
 8002694:	4601      	mov	r1, r0
 8002696:	4402      	add	r2, r0
 8002698:	428a      	cmp	r2, r1
 800269a:	d100      	bne.n	800269e <memmove+0x2a>
 800269c:	bd10      	pop	{r4, pc}
 800269e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80026a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80026a6:	e7f7      	b.n	8002698 <memmove+0x24>

080026a8 <_sbrk_r>:
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	2300      	movs	r3, #0
 80026ac:	4d05      	ldr	r5, [pc, #20]	@ (80026c4 <_sbrk_r+0x1c>)
 80026ae:	4604      	mov	r4, r0
 80026b0:	4608      	mov	r0, r1
 80026b2:	602b      	str	r3, [r5, #0]
 80026b4:	f7fe f912 	bl	80008dc <_sbrk>
 80026b8:	1c43      	adds	r3, r0, #1
 80026ba:	d102      	bne.n	80026c2 <_sbrk_r+0x1a>
 80026bc:	682b      	ldr	r3, [r5, #0]
 80026be:	b103      	cbz	r3, 80026c2 <_sbrk_r+0x1a>
 80026c0:	6023      	str	r3, [r4, #0]
 80026c2:	bd38      	pop	{r3, r4, r5, pc}
 80026c4:	20000300 	.word	0x20000300

080026c8 <memchr>:
 80026c8:	4603      	mov	r3, r0
 80026ca:	b510      	push	{r4, lr}
 80026cc:	b2c9      	uxtb	r1, r1
 80026ce:	4402      	add	r2, r0
 80026d0:	4293      	cmp	r3, r2
 80026d2:	4618      	mov	r0, r3
 80026d4:	d101      	bne.n	80026da <memchr+0x12>
 80026d6:	2000      	movs	r0, #0
 80026d8:	e003      	b.n	80026e2 <memchr+0x1a>
 80026da:	7804      	ldrb	r4, [r0, #0]
 80026dc:	3301      	adds	r3, #1
 80026de:	428c      	cmp	r4, r1
 80026e0:	d1f6      	bne.n	80026d0 <memchr+0x8>
 80026e2:	bd10      	pop	{r4, pc}

080026e4 <memcpy>:
 80026e4:	440a      	add	r2, r1
 80026e6:	4291      	cmp	r1, r2
 80026e8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80026ec:	d100      	bne.n	80026f0 <memcpy+0xc>
 80026ee:	4770      	bx	lr
 80026f0:	b510      	push	{r4, lr}
 80026f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80026f6:	4291      	cmp	r1, r2
 80026f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80026fc:	d1f9      	bne.n	80026f2 <memcpy+0xe>
 80026fe:	bd10      	pop	{r4, pc}

08002700 <_realloc_r>:
 8002700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002704:	4607      	mov	r7, r0
 8002706:	4614      	mov	r4, r2
 8002708:	460d      	mov	r5, r1
 800270a:	b921      	cbnz	r1, 8002716 <_realloc_r+0x16>
 800270c:	4611      	mov	r1, r2
 800270e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002712:	f7ff bc3b 	b.w	8001f8c <_malloc_r>
 8002716:	b92a      	cbnz	r2, 8002724 <_realloc_r+0x24>
 8002718:	f7ff fbce 	bl	8001eb8 <_free_r>
 800271c:	4625      	mov	r5, r4
 800271e:	4628      	mov	r0, r5
 8002720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002724:	f000 f81a 	bl	800275c <_malloc_usable_size_r>
 8002728:	4284      	cmp	r4, r0
 800272a:	4606      	mov	r6, r0
 800272c:	d802      	bhi.n	8002734 <_realloc_r+0x34>
 800272e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002732:	d8f4      	bhi.n	800271e <_realloc_r+0x1e>
 8002734:	4621      	mov	r1, r4
 8002736:	4638      	mov	r0, r7
 8002738:	f7ff fc28 	bl	8001f8c <_malloc_r>
 800273c:	4680      	mov	r8, r0
 800273e:	b908      	cbnz	r0, 8002744 <_realloc_r+0x44>
 8002740:	4645      	mov	r5, r8
 8002742:	e7ec      	b.n	800271e <_realloc_r+0x1e>
 8002744:	42b4      	cmp	r4, r6
 8002746:	4622      	mov	r2, r4
 8002748:	4629      	mov	r1, r5
 800274a:	bf28      	it	cs
 800274c:	4632      	movcs	r2, r6
 800274e:	f7ff ffc9 	bl	80026e4 <memcpy>
 8002752:	4629      	mov	r1, r5
 8002754:	4638      	mov	r0, r7
 8002756:	f7ff fbaf 	bl	8001eb8 <_free_r>
 800275a:	e7f1      	b.n	8002740 <_realloc_r+0x40>

0800275c <_malloc_usable_size_r>:
 800275c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002760:	1f18      	subs	r0, r3, #4
 8002762:	2b00      	cmp	r3, #0
 8002764:	bfbc      	itt	lt
 8002766:	580b      	ldrlt	r3, [r1, r0]
 8002768:	18c0      	addlt	r0, r0, r3
 800276a:	4770      	bx	lr

0800276c <_init>:
 800276c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276e:	bf00      	nop
 8002770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002772:	bc08      	pop	{r3}
 8002774:	469e      	mov	lr, r3
 8002776:	4770      	bx	lr

08002778 <_fini>:
 8002778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277a:	bf00      	nop
 800277c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800277e:	bc08      	pop	{r3}
 8002780:	469e      	mov	lr, r3
 8002782:	4770      	bx	lr
