

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Feb  9 11:27:43 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        009_cosimulation_vivado
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.956 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     16|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     16|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |and_ln8_fu_69_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln9_1_fu_95_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln9_2_fu_101_p2  |    and   |      0|  0|   2|           1|           1|
    |and_ln9_fu_89_p2     |    and   |      0|  0|   2|           1|           1|
    |or_ln9_fu_107_p2     |    or    |      0|  0|   2|           1|           1|
    |xor_ln8_1_fu_63_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_fu_57_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln9_fu_83_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  16|           8|          11|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_start      |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      top     | return value |
|sw_V          |  in |    4|   ap_none  |     sw_V     |    scalar    |
|led_V         | out |    3|   ap_vld   |     led_V    |    pointer   |
|led_V_ap_vld  | out |    1|   ap_vld   |     led_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %sw_V), !map !25"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %led_V), !map !31"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sw_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %sw_V)" [009_cosimulation_vivado/top.cpp:7]   --->   Operation 5 'read' 'sw_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 3)" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 2)" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.97ns)   --->   "%xor_ln8 = xor i1 %tmp, true" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 8 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%xor_ln8_1 = xor i1 %tmp_1, true" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 9 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "%and_ln8 = and i1 %xor_ln8_1, %xor_ln8" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 10 'and' 'and_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 1)" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 11 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%xor_ln9 = xor i1 %tmp_2, true" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 12 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9 = and i1 %xor_ln8_1, %xor_ln9" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 13 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9_1 = and i1 %and_ln9, %tmp" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 14 'and' 'and_ln9_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9_2 = and i1 %tmp_1, %xor_ln8" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 15 'and' 'and_ln9_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln9 = or i1 %and_ln9_2, %and_ln9_1" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 16 'or' 'or_ln9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 false, i1 %or_ln9, i1 %and_ln8)" [009_cosimulation_vivado/top.cpp:10]   --->   Operation 17 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %led_V, i3 %p_Result_s)" [009_cosimulation_vivado/top.cpp:10]   --->   Operation 18 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [009_cosimulation_vivado/top.cpp:11]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sw_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ led_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
spectopmodule_ln0 (spectopmodule ) [ 00]
sw_V_read         (read          ) [ 00]
tmp               (bitselect     ) [ 00]
tmp_1             (bitselect     ) [ 00]
xor_ln8           (xor           ) [ 00]
xor_ln8_1         (xor           ) [ 00]
and_ln8           (and           ) [ 00]
tmp_2             (bitselect     ) [ 00]
xor_ln9           (xor           ) [ 00]
and_ln9           (and           ) [ 00]
and_ln9_1         (and           ) [ 00]
and_ln9_2         (and           ) [ 00]
or_ln9            (or            ) [ 00]
p_Result_s        (bitconcatenate) [ 00]
write_ln10        (write         ) [ 00]
ret_ln11          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sw_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sw_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="led_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="sw_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="4" slack="0"/>
<pin id="30" dir="0" index="1" bw="4" slack="0"/>
<pin id="31" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sw_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln10_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="3" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="1" slack="0"/>
<pin id="43" dir="0" index="1" bw="4" slack="0"/>
<pin id="44" dir="0" index="2" bw="3" slack="0"/>
<pin id="45" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="tmp_1_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="4" slack="0"/>
<pin id="52" dir="0" index="2" bw="3" slack="0"/>
<pin id="53" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="xor_ln8_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="xor_ln8_1_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="and_ln8_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="xor_ln9_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="and_ln9_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="and_ln9_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="and_ln9_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="or_ln9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_Result_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="0" index="3" bw="1" slack="0"/>
<pin id="118" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="41" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="41" pin=2"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="61"><net_src comp="41" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="49" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="63" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="57" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="63" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="83" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="41" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="49" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="57" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="95" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="107" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="69" pin="2"/><net_sink comp="113" pin=3"/></net>

<net id="123"><net_src comp="113" pin="4"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_V | {1 }
 - Input state : 
	Port: top : sw_V | {1 }
  - Chain level:
	State 1
		xor_ln8 : 1
		xor_ln8_1 : 1
		and_ln8 : 1
		xor_ln9 : 1
		and_ln9 : 1
		and_ln9_1 : 1
		and_ln9_2 : 1
		or_ln9 : 1
		p_Result_s : 1
		write_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      and_ln8_fu_69     |    0    |    2    |
|    and   |      and_ln9_fu_89     |    0    |    2    |
|          |     and_ln9_1_fu_95    |    0    |    2    |
|          |    and_ln9_2_fu_101    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |      xor_ln8_fu_57     |    0    |    2    |
|    xor   |     xor_ln8_1_fu_63    |    0    |    2    |
|          |      xor_ln9_fu_83     |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |      or_ln9_fu_107     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  sw_V_read_read_fu_28  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln10_write_fu_34 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        tmp_fu_41       |    0    |    0    |
| bitselect|       tmp_1_fu_49      |    0    |    0    |
|          |       tmp_2_fu_75      |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_113   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    16   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   16   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   16   |
+-----------+--------+--------+
