{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693781456215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693781456222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 19:50:55 2023 " "Processing started: Sun Sep 03 19:50:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693781456222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781456222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput " "Command: quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781456222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693781457542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693781457542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpermission.v 1 1 " "Found 1 design units, including 1 entities, in source file allpermission.v" { { "Info" "ISGN_ENTITY_NAME" "1 allpermission " "Found entity 1: allpermission" {  } { { "allpermission.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/allpermission.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6to3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6to3 " "Found entity 1: mux6to3" {  } { { "mux6to3.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux6to3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7to14.v 1 1 " "Found 1 design units, including 1 entities, in source file mux7to14.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7to14 " "Found entity 1: mux7to14" {  } { { "mux7to14.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux7to14.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentdisplay " "Found entity 1: sevensegmentdisplay" {  } { { "sevensegmentdisplay.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevensegmentdisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entryinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file entryinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 entryinterfaceselector " "Found entity 1: entryinterfaceselector" {  } { { "entryinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/entryinterfaceselector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "featureconflictchecker.v 1 1 " "Found 1 design units, including 1 entities, in source file featureconflictchecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 featureconflictchecker " "Found entity 1: featureconflictchecker" {  } { { "featureconflictchecker.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/featureconflictchecker.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevendisplayselector " "Found entity 1: sevendisplayselector" {  } { { "sevendisplayselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevendisplayselector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472089 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "unidirbustrans3b unidirbustrans3b.v(4) " "Verilog Module Declaration warning at unidirbustrans3b.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"unidirbustrans3b\"" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidirbustrans3b.v 1 1 " "Found 1 design units, including 1 entities, in source file unidirbustrans3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidirbustrans3b " "Found entity 1: unidirbustrans3b" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayvalidator.v 1 1 " "Found 1 design units, including 1 entities, in source file displayvalidator.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayvalidator " "Found entity 1: displayvalidator" {  } { { "displayvalidator.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/displayvalidator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file ledinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledinterfaceselector " "Found entity 1: ledinterfaceselector" {  } { { "ledinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledinterfaceselector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledsequencedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ledsequencedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledsequencedecoder " "Found entity 1: ledsequencedecoder" {  } { { "ledsequencedecoder.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledsequencedecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693781472170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781472170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C sevendisplayselector.v(24) " "Verilog HDL Implicit Net warning at sevendisplayselector.v(24): created implicit net for \"C\"" {  } { { "sevendisplayselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevendisplayselector.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693781472322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allpermission allpermission:allperm_IE01 " "Elaborating entity \"allpermission\" for hierarchy \"allpermission:allperm_IE01\"" {  } { { "mainmodule.v" "allperm_IE01" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entryinterfaceselector entryinterfaceselector:eisel_0 " "Elaborating entity \"entryinterfaceselector\" for hierarchy \"entryinterfaceselector:eisel_0\"" {  } { { "mainmodule.v" "eisel_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "featureconflictchecker featureconflictchecker:ftcftchk_0 " "Elaborating entity \"featureconflictchecker\" for hierarchy \"featureconflictchecker:ftcftchk_0\"" {  } { { "mainmodule.v" "ftcftchk_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidirbustrans3b unidirbustrans3b:gatedbus_IE01 " "Elaborating entity \"unidirbustrans3b\" for hierarchy \"unidirbustrans3b:gatedbus_IE01\"" {  } { { "mainmodule.v" "gatedbus_IE01" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayvalidator displayvalidator:dpval_0 " "Elaborating entity \"displayvalidator\" for hierarchy \"displayvalidator:dpval_0\"" {  } { { "mainmodule.v" "dpval_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472339 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "validout displayvalidator.v(12) " "Output port \"validout\" at displayvalidator.v(12) has no driver" {  } { { "displayvalidator.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/displayvalidator.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693781472346 "|mainmodule|displayvalidator:dpval_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevendisplayselector sevendisplayselector:sevensel_0 " "Elaborating entity \"sevendisplayselector\" for hierarchy \"sevendisplayselector:sevensel_0\"" {  } { { "mainmodule.v" "sevensel_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472347 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 sevendisplayselector.v(24) " "Net \"C\" at sevendisplayselector.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "sevendisplayselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevendisplayselector.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693781472356 "|mainmodule|sevendisplayselector:sevensel_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:dpvalidatormux_0 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:dpvalidatormux_0\"" {  } { { "mainmodule.v" "dpvalidatormux_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to3 mux6to3:displaymux_0 " "Elaborating entity \"mux6to3\" for hierarchy \"mux6to3:displaymux_0\"" {  } { { "mainmodule.v" "displaymux_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegmentdisplay sevensegmentdisplay:ssdisplay_0 " "Elaborating entity \"sevensegmentdisplay\" for hierarchy \"sevensegmentdisplay:ssdisplay_0\"" {  } { { "mainmodule.v" "ssdisplay_0" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledsequencedecoder ledsequencedecoder:ledseqdec_IE01 " "Elaborating entity \"ledsequencedecoder\" for hierarchy \"ledsequencedecoder:ledseqdec_IE01\"" {  } { { "mainmodule.v" "ledseqdec_IE01" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledinterfaceselector ledinterfaceselector:ledifsel_IE01 " "Elaborating entity \"ledinterfaceselector\" for hierarchy \"ledinterfaceselector:ledifsel_IE01\"" {  } { { "mainmodule.v" "ledifsel_IE01" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7to14 mux7to14:mux7to14_IE01 " "Elaborating entity \"mux7to14\" for hierarchy \"mux7to14:mux7to14_IE01\"" {  } { { "mainmodule.v" "mux7to14_IE01" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693781472374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SGDA VCC " "Pin \"SGDA\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDB VCC " "Pin \"SGDB\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDC VCC " "Pin \"SGDC\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDD VCC " "Pin \"SGDD\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDE VCC " "Pin \"SGDE\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDF VCC " "Pin \"SGDF\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDF"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDG VCC " "Pin \"SGDG\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693781473656 "|mainmodule|SGDG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693781473656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693781473957 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693781473957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693781473957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693781473957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693781474571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 19:51:14 2023 " "Processing ended: Sun Sep 03 19:51:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693781474571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693781474571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693781474571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693781474571 ""}
