// Seed: 4205620727
module module_0;
  logic id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4
);
  logic id_6 = 1;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6 = id_0;
  logic id_7;
endmodule
