#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 19 16:06:30 2019
# Process ID: 3744
# Current directory: D:/Vivado/Xilinx/single-cycle-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20112 D:\Vivado\Xilinx\single-cycle-CPU\single-cycle-CPU.xpr
# Log file: D:/Vivado/Xilinx/single-cycle-CPU/vivado.log
# Journal file: D:/Vivado/Xilinx/single-cycle-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_4/S_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_4]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:single_cycle_cpu:1.0 single_cycle_cpu_0
endgroup
set_property location {4 1154 84} [get_bd_cells single_cycle_cpu_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins single_cycle_cpu_0/clk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins single_cycle_cpu_0/rst_n]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_a_o] [get_bd_pins axi_gpio_1/gpio_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_b_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_b] [get_bd_pins axi_gpio_2/gpio_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_a] [get_bd_pins axi_gpio_2/gpio2_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/imm] [get_bd_pins axi_gpio_3/gpio_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/cur_pc] [get_bd_pins axi_gpio_3/gpio2_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/inst] [get_bd_pins axi_gpio_4/gpio_io_i]
delete_bd_objs [get_bd_nets single_cycle_cpu_0_inst]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_wo] [get_bd_pins axi_gpio_4/gpio_io_i]
connect_bd_net [get_bd_pins single_cycle_cpu_0/next_pc] [get_bd_pins axi_gpio_4/gpio2_io_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_5]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_5/S_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins single_cycle_cpu_0/inst] [get_bd_pins axi_gpio_5/gpio_io_i]
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
write_bd_tcl -force D:/Vivado/Xilinx/single-cycle-CPU/design_1.tcl
regenerate_bd_layout
save_bd_design
