
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.27

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.38    0.01    0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00422_ (net)
                  0.01    0.00    0.06 ^ _15909_/A (XNOR2_X1)
     2    3.99    0.01    0.02    0.08 v _15909_/ZN (XNOR2_X1)
                                         _06748_ (net)
                  0.01    0.00    0.08 v _16009_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.11 ^ _16009_/ZN (AOI21_X1)
                                         _00325_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.01    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   23.46    0.02    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.13 ^ _18259_/A (BUF_X8)
    10   35.49    0.01    0.03    0.16 ^ _18259_/Z (BUF_X8)
                                         _08971_ (net)
                  0.01    0.00    0.16 ^ _18260_/A (BUF_X8)
    10   26.19    0.01    0.03    0.19 ^ _18260_/Z (BUF_X8)
                                         _08972_ (net)
                  0.01    0.00    0.19 ^ _18261_/A (BUF_X4)
    10   39.33    0.02    0.04    0.23 ^ _18261_/Z (BUF_X4)
                                         _08973_ (net)
                  0.02    0.01    0.24 ^ _18262_/A (BUF_X8)
    10   35.63    0.01    0.03    0.27 ^ _18262_/Z (BUF_X8)
                                         _08974_ (net)
                  0.01    0.01    0.27 ^ _18263_/A (BUF_X4)
    10   32.27    0.02    0.03    0.30 ^ _18263_/Z (BUF_X4)
                                         _08975_ (net)
                  0.02    0.00    0.30 ^ _18265_/A2 (NOR2_X1)
     1    1.04    0.01    0.01    0.32 v _18265_/ZN (NOR2_X1)
                                         _08977_ (net)
                  0.01    0.00    0.32 v _18279_/B (MUX2_X1)
     4   14.93    0.02    0.08    0.40 v _18279_/Z (MUX2_X1)
                                         _08991_ (net)
                  0.02    0.00    0.40 v _18290_/A2 (NOR2_X4)
     5   21.52    0.03    0.05    0.45 ^ _18290_/ZN (NOR2_X4)
                                         _09002_ (net)
                  0.03    0.00    0.45 ^ _18502_/A (BUF_X8)
     6   29.36    0.01    0.03    0.49 ^ _18502_/Z (BUF_X8)
                                         _09209_ (net)
                  0.01    0.00    0.49 ^ _18583_/A (BUF_X16)
     5   35.43    0.01    0.02    0.51 ^ _18583_/Z (BUF_X16)
                                         _09290_ (net)
                  0.01    0.00    0.51 ^ _18584_/A (BUF_X32)
    16   45.98    0.01    0.02    0.53 ^ _18584_/Z (BUF_X32)
                                         _14795_ (net)
                  0.01    0.00    0.53 ^ _29606_/B (HA_X1)
     1    3.76    0.03    0.05    0.59 ^ _29606_/S (HA_X1)
                                         _14797_ (net)
                  0.03    0.00    0.59 ^ _18422_/A (BUF_X4)
     5   21.66    0.02    0.04    0.62 ^ _18422_/Z (BUF_X4)
                                         _09129_ (net)
                  0.02    0.00    0.62 ^ _18529_/A (INV_X8)
     4   14.34    0.01    0.01    0.63 v _18529_/ZN (INV_X8)
                                         _09236_ (net)
                  0.01    0.00    0.63 v _18530_/A (BUF_X8)
     5   15.57    0.01    0.02    0.66 v _18530_/Z (BUF_X8)
                                         _09237_ (net)
                  0.01    0.00    0.66 v _19001_/A (MUX2_X1)
     1    1.08    0.01    0.05    0.71 v _19001_/Z (MUX2_X1)
                                         _09700_ (net)
                  0.01    0.00    0.71 v _19002_/B (MUX2_X1)
     1    2.80    0.01    0.06    0.77 v _19002_/Z (MUX2_X1)
                                         _09701_ (net)
                  0.01    0.00    0.77 v _19003_/B1 (OAI22_X2)
     1    2.05    0.03    0.04    0.81 ^ _19003_/ZN (OAI22_X2)
                                         _09702_ (net)
                  0.03    0.00    0.81 ^ _19004_/A2 (OR4_X2)
     1    2.01    0.01    0.03    0.84 ^ _19004_/ZN (OR4_X2)
                                         _09703_ (net)
                  0.01    0.00    0.84 ^ _19009_/B1 (OAI221_X1)
     1    2.59    0.02    0.03    0.87 v _19009_/ZN (OAI221_X1)
                                         _09708_ (net)
                  0.02    0.00    0.87 v _19010_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.93 v _19010_/Z (MUX2_X1)
                                         _00039_ (net)
                  0.01    0.00    0.93 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.01    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   23.46    0.02    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.13 ^ _18259_/A (BUF_X8)
    10   35.49    0.01    0.03    0.16 ^ _18259_/Z (BUF_X8)
                                         _08971_ (net)
                  0.01    0.00    0.16 ^ _18260_/A (BUF_X8)
    10   26.19    0.01    0.03    0.19 ^ _18260_/Z (BUF_X8)
                                         _08972_ (net)
                  0.01    0.00    0.19 ^ _18261_/A (BUF_X4)
    10   39.33    0.02    0.04    0.23 ^ _18261_/Z (BUF_X4)
                                         _08973_ (net)
                  0.02    0.01    0.24 ^ _18262_/A (BUF_X8)
    10   35.63    0.01    0.03    0.27 ^ _18262_/Z (BUF_X8)
                                         _08974_ (net)
                  0.01    0.01    0.27 ^ _18263_/A (BUF_X4)
    10   32.27    0.02    0.03    0.30 ^ _18263_/Z (BUF_X4)
                                         _08975_ (net)
                  0.02    0.00    0.30 ^ _18265_/A2 (NOR2_X1)
     1    1.04    0.01    0.01    0.32 v _18265_/ZN (NOR2_X1)
                                         _08977_ (net)
                  0.01    0.00    0.32 v _18279_/B (MUX2_X1)
     4   14.93    0.02    0.08    0.40 v _18279_/Z (MUX2_X1)
                                         _08991_ (net)
                  0.02    0.00    0.40 v _18290_/A2 (NOR2_X4)
     5   21.52    0.03    0.05    0.45 ^ _18290_/ZN (NOR2_X4)
                                         _09002_ (net)
                  0.03    0.00    0.45 ^ _18502_/A (BUF_X8)
     6   29.36    0.01    0.03    0.49 ^ _18502_/Z (BUF_X8)
                                         _09209_ (net)
                  0.01    0.00    0.49 ^ _18583_/A (BUF_X16)
     5   35.43    0.01    0.02    0.51 ^ _18583_/Z (BUF_X16)
                                         _09290_ (net)
                  0.01    0.00    0.51 ^ _18584_/A (BUF_X32)
    16   45.98    0.01    0.02    0.53 ^ _18584_/Z (BUF_X32)
                                         _14795_ (net)
                  0.01    0.00    0.53 ^ _29606_/B (HA_X1)
     1    3.76    0.03    0.05    0.59 ^ _29606_/S (HA_X1)
                                         _14797_ (net)
                  0.03    0.00    0.59 ^ _18422_/A (BUF_X4)
     5   21.66    0.02    0.04    0.62 ^ _18422_/Z (BUF_X4)
                                         _09129_ (net)
                  0.02    0.00    0.62 ^ _18529_/A (INV_X8)
     4   14.34    0.01    0.01    0.63 v _18529_/ZN (INV_X8)
                                         _09236_ (net)
                  0.01    0.00    0.63 v _18530_/A (BUF_X8)
     5   15.57    0.01    0.02    0.66 v _18530_/Z (BUF_X8)
                                         _09237_ (net)
                  0.01    0.00    0.66 v _19001_/A (MUX2_X1)
     1    1.08    0.01    0.05    0.71 v _19001_/Z (MUX2_X1)
                                         _09700_ (net)
                  0.01    0.00    0.71 v _19002_/B (MUX2_X1)
     1    2.80    0.01    0.06    0.77 v _19002_/Z (MUX2_X1)
                                         _09701_ (net)
                  0.01    0.00    0.77 v _19003_/B1 (OAI22_X2)
     1    2.05    0.03    0.04    0.81 ^ _19003_/ZN (OAI22_X2)
                                         _09702_ (net)
                  0.03    0.00    0.81 ^ _19004_/A2 (OR4_X2)
     1    2.01    0.01    0.03    0.84 ^ _19004_/ZN (OR4_X2)
                                         _09703_ (net)
                  0.01    0.00    0.84 ^ _19009_/B1 (OAI221_X1)
     1    2.59    0.02    0.03    0.87 v _19009_/ZN (OAI221_X1)
                                         _09708_ (net)
                  0.02    0.00    0.87 v _19010_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.93 v _19010_/Z (MUX2_X1)
                                         _00039_ (net)
                  0.01    0.00    0.93 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21903_/ZN                             16.02   16.76   -0.74 (VIOLATED)
_17290_/ZN                             10.47   10.92   -0.45 (VIOLATED)
_28714_/ZN                             16.02   16.14   -0.12 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07080347836017609

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3566

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.741163969039917

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0463

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.13 ^ _18258_/Z (BUF_X4)
   0.03    0.16 ^ _18259_/Z (BUF_X8)
   0.03    0.19 ^ _18260_/Z (BUF_X8)
   0.04    0.23 ^ _18261_/Z (BUF_X4)
   0.04    0.27 ^ _18262_/Z (BUF_X8)
   0.04    0.30 ^ _18263_/Z (BUF_X4)
   0.01    0.32 v _18265_/ZN (NOR2_X1)
   0.08    0.40 v _18279_/Z (MUX2_X1)
   0.05    0.45 ^ _18290_/ZN (NOR2_X4)
   0.03    0.49 ^ _18502_/Z (BUF_X8)
   0.03    0.51 ^ _18583_/Z (BUF_X16)
   0.02    0.53 ^ _18584_/Z (BUF_X32)
   0.06    0.59 ^ _29606_/S (HA_X1)
   0.04    0.62 ^ _18422_/Z (BUF_X4)
   0.01    0.63 v _18529_/ZN (INV_X8)
   0.02    0.66 v _18530_/Z (BUF_X8)
   0.05    0.71 v _19001_/Z (MUX2_X1)
   0.06    0.77 v _19002_/Z (MUX2_X1)
   0.04    0.81 ^ _19003_/ZN (OAI22_X2)
   0.03    0.84 ^ _19004_/ZN (OR4_X2)
   0.03    0.87 v _19009_/ZN (OAI221_X1)
   0.06    0.93 v _19010_/Z (MUX2_X1)
   0.00    0.93 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15909_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16009_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9303

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1512

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.252822

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   9.77e-04   4.44e-05   1.02e-02   2.9%
Combinational          1.67e-01   1.74e-01   5.07e-04   3.41e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.75e-01   5.51e-04   3.52e-01 100.0%
                          50.0%      49.8%       0.2%
