Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Instantiation Template".

WARNING:DesignEntry:218 - Net "gReset" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "gClock" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "iClockEnable" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
DRC Check completed: No Error found.
Verilog instantiation template file generated.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

WARNING:DesignEntry:218 - Net "gReset" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "gClock" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "iClockEnable" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op3_Join.v"
Module <Op3_Join> compiled
Compiling verilog file "Op3_Join32.v"
Module <Op3_Join32> compiled
Compiling verilog file "PWD_Judge_FSM.vf"
Module <PWD_Judge_FSM> compiled
Compiling verilog file "PWD_Judge_Top.v"
Module <PWD_Judge_Top> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"PWD_Judge_Top.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:261 - "PWD_Judge_Top.v" line 60 Connection to output port 'oLED' does not match port size
Analyzing top module <PWD_Judge_Top>.
Module <PWD_Judge_Top> is correct for synthesis.
 
Analyzing module <PWD_Judge_FSM>.
Module <PWD_Judge_FSM> is correct for synthesis.
 
Analyzing module <Op3_Join>.
Module <Op3_Join> is correct for synthesis.
 
Analyzing module <Op3_Join32>.
Module <Op3_Join32> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op3_Join32>.
    Related source file is "Op3_Join32.v".
Unit <Op3_Join32> synthesized.


Synthesizing Unit <Op3_Join>.
    Related source file is "Op3_Join.v".
Unit <Op3_Join> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <PWD_Judge_FSM>.
    Related source file is "PWD_Judge_FSM.vf".
WARNING:Xst:647 - Input <gClock> is never used.
WARNING:Xst:647 - Input <gReset> is never used.
WARNING:Xst:647 - Input <iClockEnable> is never used.
Unit <PWD_Judge_FSM> synthesized.


Synthesizing Unit <PWD_Judge_Top>.
    Related source file is "PWD_Judge_Top.v".
WARNING:Xst:1306 - Output <oSingleStepLED> is never assigned.
Unit <PWD_Judge_Top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit adder                      : 1
 27-bit adder                      : 1
# Counters                         : 7
 19-bit down counter               : 4
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 46
 1-bit register                    : 44
 26-bit register                   : 1
 27-bit register                   : 1
# Multiplexers                     : 2
 1-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 4
 1-bit xor2                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentA> equivalent to <oSegmentB> has been removed
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentD> has been removed
Register <oSegmentD> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentG> has been removed

Optimizing unit <PWD_Judge_Top> ...

Optimizing unit <Debouncer> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PWD_Judge_Top, actual ratio is 12.
FlipFlop Display/oSegmentG has been replicated 6 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     235  out of   1920    12%  
 Number of Slice Flip Flops:           213  out of   3840     5%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 213   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.260ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_1f\xilinx\pwd_judge_system/_ngo -nt timestamp -i
-p xc3s200-ft256-4 PWD_Judge_Top.ngc PWD_Judge_Top.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_1F/xilinx/PWD_Judge_System/PWD_Judge_Top.ngc'
...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "PWD_Judge_Top.ngd" ...

Writing NGDBUILD log file "PWD_Judge_Top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         197 out of   3,840    5%
  Number of 4 input LUTs:             372 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          239 out of   1,920   12%
    Number of Slices containing only related logic:     239 out of     239  100%
    Number of Slices containing unrelated logic:          0 out of     239    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            429 out of   3,840   11%
  Number used as logic:                372
  Number used as a route-thru:          57
  Number of bonded IOBs:               26 out of     173   15%
    IOB Flip Flops:                    16
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,956
Additional JTAG gate count for IOBs:  1,248
Peak Memory Usage:  109 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "PWD_Judge_Top_map.mrp" for details.




Started process "Place & Route".




Constraints file: PWD_Judge_Top.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            26 out of 173    15%
      Number of LOCed IOBs             0 out of 26      0%

   Number of Slices                  239 out of 1920   12%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b80) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.8
.......
Phase 6.8 (Checksum:9d2e79) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 secs 

Writing design to file PWD_Judge_Top.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1283 unrouted;       REAL time: 2 secs 

Phase 2: 1139 unrouted;       REAL time: 2 secs 

Phase 3: 258 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  127 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file PWD_Judge_Top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Analysis completed Fri Oct 20 12:05:40 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_1f\xilinx\pwd_judge_system/_ngo -nt timestamp
-uc PWD_Judge_Top.ucf -p xc3s200-ft256-4 PWD_Judge_Top.ngc PWD_Judge_Top.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_1F/xilinx/PWD_Judge_System/PWD_Judge_Top.ngc'
...

Applying constraints in "PWD_Judge_Top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "PWD_Judge_Top.ngd" ...

Writing NGDBUILD log file "PWD_Judge_Top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         197 out of   3,840    5%
  Number of 4 input LUTs:             372 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          239 out of   1,920   12%
    Number of Slices containing only related logic:     239 out of     239  100%
    Number of Slices containing unrelated logic:          0 out of     239    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            429 out of   3,840   11%
  Number used as logic:                372
  Number used as a route-thru:          57
  Number of bonded IOBs:               27 out of     173   15%
    IOB Flip Flops:                    16
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,956
Additional JTAG gate count for IOBs:  1,296
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "PWD_Judge_Top_map.mrp" for details.




Started process "Place & Route".




Constraints file: PWD_Judge_Top.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            27 out of 173    15%
      Number of LOCed IOBs            27 out of 27    100%

   Number of Slices                  239 out of 1920   12%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:275 - The signal oSingleStepLED_OBUF has no driver

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b87) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
........................
Phase 4.8 (Checksum:9b788b) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file PWD_Judge_Top.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1284 unrouted;       REAL time: 1 secs 

Phase 2: 1140 unrouted;       REAL time: 1 secs 

Phase 3: 314 unrouted;       REAL time: 1 secs 

Phase 4: 1 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  127 |  0.042     |  1.052      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file PWD_Judge_Top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Analysis completed Fri Oct 20 14:13:50 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".

ERROR:PhysDesignRules:368 - The signal <oSingleStepLED_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:10 - The network <oSingleStepLED_OBUF> is completely
   unrouted.
ERROR:Bitgen:25 - DRC detected 2 errors and 0 warnings.
Error: bitgen failed
Reason: 
Process "Generate Programming File" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op3_Join.v"
Module <Op3_Join> compiled
Compiling verilog file "Op3_Join32.v"
Module <Op3_Join32> compiled
Compiling verilog file "PWD_Judge_FSM.vf"
Module <PWD_Judge_FSM> compiled
Compiling verilog file "PWD_Judge_Top.v"
Module <PWD_Judge_Top> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"PWD_Judge_Top.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PWD_Judge_Top>.
Module <PWD_Judge_Top> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <PWD_Judge_Top>.
Analyzing module <PWD_Judge_FSM>.
Module <PWD_Judge_FSM> is correct for synthesis.
 
Analyzing module <Op3_Join>.
Module <Op3_Join> is correct for synthesis.
 
Analyzing module <Op3_Join32>.
Module <Op3_Join32> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op3_Join32>.
    Related source file is "Op3_Join32.v".
Unit <Op3_Join32> synthesized.


Synthesizing Unit <Op3_Join>.
    Related source file is "Op3_Join.v".
Unit <Op3_Join> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <PWD_Judge_FSM>.
    Related source file is "PWD_Judge_FSM.vf".
WARNING:Xst:647 - Input <gClock> is never used.
WARNING:Xst:647 - Input <gReset> is never used.
WARNING:Xst:647 - Input <iClockEnable> is never used.
Unit <PWD_Judge_FSM> synthesized.


Synthesizing Unit <PWD_Judge_Top>.
    Related source file is "PWD_Judge_Top.v".
Unit <PWD_Judge_Top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit adder                      : 1
 27-bit adder                      : 1
# Counters                         : 7
 19-bit down counter               : 4
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 46
 1-bit register                    : 44
 26-bit register                   : 1
 27-bit register                   : 1
# Multiplexers                     : 2
 1-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 4
 1-bit xor2                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentA> equivalent to <oSegmentB> has been removed
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentD> has been removed
Register <oSegmentD> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentG> has been removed

Optimizing unit <PWD_Judge_Top> ...

Optimizing unit <Debouncer> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PWD_Judge_Top, actual ratio is 12.
FlipFlop Display/oSegmentG has been replicated 6 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     235  out of   1920    12%  
 Number of Slice Flip Flops:           213  out of   3840     5%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 213   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.290ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_1f\xilinx\pwd_judge_system/_ngo -nt timestamp
-uc PWD_Judge_Top.ucf -p xc3s200-ft256-4 PWD_Judge_Top.ngc PWD_Judge_Top.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_1F/xilinx/PWD_Judge_System/PWD_Judge_Top.ngc'
...

Applying constraints in "PWD_Judge_Top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "PWD_Judge_Top.ngd" ...

Writing NGDBUILD log file "PWD_Judge_Top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         197 out of   3,840    5%
  Number of 4 input LUTs:             372 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          239 out of   1,920   12%
    Number of Slices containing only related logic:     239 out of     239  100%
    Number of Slices containing unrelated logic:          0 out of     239    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            429 out of   3,840   11%
  Number used as logic:                372
  Number used as a route-thru:          57
  Number of bonded IOBs:               27 out of     173   15%
    IOB Flip Flops:                    16
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,956
Additional JTAG gate count for IOBs:  1,296
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "PWD_Judge_Top_map.mrp" for details.




Started process "Place & Route".




Constraints file: PWD_Judge_Top.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            27 out of 173    15%
      Number of LOCed IOBs            27 out of 27    100%

   Number of Slices                  239 out of 1920   12%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b87) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
..............
Phase 4.8 (Checksum:9b6733) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file PWD_Judge_Top.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1284 unrouted;       REAL time: 1 secs 

Phase 2: 1140 unrouted;       REAL time: 1 secs 

Phase 3: 303 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  127 |  0.042     |  1.052      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file PWD_Judge_Top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Analysis completed Fri Oct 20 14:16:24 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

WARNING:DesignEntry:218 - Net "gReset" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "gClock" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "iClockEnable" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op3_Join.v"
Module <Op3_Join> compiled
Compiling verilog file "Op3_Join32.v"
Module <Op3_Join32> compiled
Compiling verilog file "PWD_Judge_FSM.vf"
Module <PWD_Judge_FSM> compiled
Compiling verilog file "PWD_Judge_Top.v"
Module <PWD_Judge_Top> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"PWD_Judge_Top.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PWD_Judge_Top>.
Module <PWD_Judge_Top> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <PWD_Judge_Top>.
Analyzing module <PWD_Judge_FSM>.
Module <PWD_Judge_FSM> is correct for synthesis.
 
Analyzing module <Op3_Join>.
Module <Op3_Join> is correct for synthesis.
 
Analyzing module <Op3_Join32>.
Module <Op3_Join32> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op3_Join32>.
    Related source file is "Op3_Join32.v".
Unit <Op3_Join32> synthesized.


Synthesizing Unit <Op3_Join>.
    Related source file is "Op3_Join.v".
Unit <Op3_Join> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <PWD_Judge_FSM>.
    Related source file is "PWD_Judge_FSM.vf".
WARNING:Xst:647 - Input <gClock> is never used.
WARNING:Xst:647 - Input <gReset> is never used.
WARNING:Xst:647 - Input <iClockEnable> is never used.
Unit <PWD_Judge_FSM> synthesized.


Synthesizing Unit <PWD_Judge_Top>.
    Related source file is "PWD_Judge_Top.v".
Unit <PWD_Judge_Top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit adder                      : 1
 27-bit adder                      : 1
# Counters                         : 7
 19-bit down counter               : 4
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 46
 1-bit register                    : 44
 26-bit register                   : 1
 27-bit register                   : 1
# Multiplexers                     : 2
 1-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 4
 1-bit xor2                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentA> equivalent to <oSegmentB> has been removed
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentD> has been removed
Register <oSegmentD> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentG> has been removed

Optimizing unit <PWD_Judge_Top> ...

Optimizing unit <Debouncer> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PWD_Judge_Top, actual ratio is 12.
FlipFlop Display/oSegmentG has been replicated 6 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     235  out of   1920    12%  
 Number of Slice Flip Flops:           213  out of   3840     5%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 213   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.290ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_1f\xilinx\pwd_judge_system/_ngo -nt timestamp
-uc PWD_Judge_Top.ucf -p xc3s200-ft256-4 PWD_Judge_Top.ngc PWD_Judge_Top.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_1F/xilinx/PWD_Judge_System/PWD_Judge_Top.ngc'
...

Applying constraints in "PWD_Judge_Top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "PWD_Judge_Top.ngd" ...

Writing NGDBUILD log file "PWD_Judge_Top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         197 out of   3,840    5%
  Number of 4 input LUTs:             372 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          239 out of   1,920   12%
    Number of Slices containing only related logic:     239 out of     239  100%
    Number of Slices containing unrelated logic:          0 out of     239    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            429 out of   3,840   11%
  Number used as logic:                372
  Number used as a route-thru:          57
  Number of bonded IOBs:               27 out of     173   15%
    IOB Flip Flops:                    16
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,956
Additional JTAG gate count for IOBs:  1,296
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "PWD_Judge_Top_map.mrp" for details.




Started process "Place & Route".




Constraints file: PWD_Judge_Top.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            27 out of 173    15%
      Number of LOCed IOBs            27 out of 27    100%

   Number of Slices                  239 out of 1920   12%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b87) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
................
Phase 4.8 (Checksum:9c1e17) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file PWD_Judge_Top.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1284 unrouted;       REAL time: 1 secs 

Phase 2: 1140 unrouted;       REAL time: 1 secs 

Phase 3: 323 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  127 |  0.042     |  1.052      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file PWD_Judge_Top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Analysis completed Fri Oct 20 14:23:14 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

WARNING:DesignEntry:218 - Net "gReset" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "gClock" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:218 - Net "iClockEnable" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op3_Join.v"
Module <Op3_Join> compiled
Compiling verilog file "Op3_Join32.v"
Module <Op3_Join32> compiled
Compiling verilog file "PWD_Judge_FSM.vf"
Module <PWD_Judge_FSM> compiled
Compiling verilog file "PWD_Judge_Top.v"
Module <PWD_Judge_Top> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"PWD_Judge_Top.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PWD_Judge_Top>.
Module <PWD_Judge_Top> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <PWD_Judge_Top>.
Analyzing module <PWD_Judge_FSM>.
Module <PWD_Judge_FSM> is correct for synthesis.
 
Analyzing module <Op3_Join>.
Module <Op3_Join> is correct for synthesis.
 
Analyzing module <Op3_Join32>.
Module <Op3_Join32> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op3_Join32>.
    Related source file is "Op3_Join32.v".
Unit <Op3_Join32> synthesized.


Synthesizing Unit <Op3_Join>.
    Related source file is "Op3_Join.v".
Unit <Op3_Join> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <PWD_Judge_FSM>.
    Related source file is "PWD_Judge_FSM.vf".
WARNING:Xst:647 - Input <gClock> is never used.
WARNING:Xst:647 - Input <gReset> is never used.
WARNING:Xst:647 - Input <iClockEnable> is never used.
Unit <PWD_Judge_FSM> synthesized.


Synthesizing Unit <PWD_Judge_Top>.
    Related source file is "PWD_Judge_Top.v".
Unit <PWD_Judge_Top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit adder                      : 1
 27-bit adder                      : 1
# Counters                         : 7
 19-bit down counter               : 4
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 46
 1-bit register                    : 44
 26-bit register                   : 1
 27-bit register                   : 1
# Multiplexers                     : 2
 1-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 4
 1-bit xor2                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerC>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerB>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebouncerA>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentA> equivalent to <oSegmentB> has been removed
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentD> has been removed
Register <oSegmentD> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentG> has been removed

Optimizing unit <PWD_Judge_Top> ...

Optimizing unit <Debouncer> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerA/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerB/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnRisingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <DebouncerC/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <PWD_Judge_Top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PWD_Judge_Top, actual ratio is 12.
FlipFlop Display/oSegmentG has been replicated 6 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     235  out of   1920    12%  
 Number of Slice Flip Flops:           213  out of   3840     5%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 213   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.290ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_1f\xilinx\pwd_judge_system/_ngo -nt timestamp
-uc PWD_Judge_Top.ucf -p xc3s200-ft256-4 PWD_Judge_Top.ngc PWD_Judge_Top.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_1F/xilinx/PWD_Judge_System/PWD_Judge_Top.ngc'
...

Applying constraints in "PWD_Judge_Top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "PWD_Judge_Top.ngd" ...

Writing NGDBUILD log file "PWD_Judge_Top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         197 out of   3,840    5%
  Number of 4 input LUTs:             372 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          239 out of   1,920   12%
    Number of Slices containing only related logic:     239 out of     239  100%
    Number of Slices containing unrelated logic:          0 out of     239    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            429 out of   3,840   11%
  Number used as logic:                372
  Number used as a route-thru:          57
  Number of bonded IOBs:               27 out of     173   15%
    IOB Flip Flops:                    16
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,956
Additional JTAG gate count for IOBs:  1,296
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "PWD_Judge_Top_map.mrp" for details.




Started process "Place & Route".




Constraints file: PWD_Judge_Top.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            27 out of 173    15%
      Number of LOCed IOBs            27 out of 27    100%

   Number of Slices                  239 out of 1920   12%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b87) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
............
Phase 4.8 (Checksum:9b9b63) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file PWD_Judge_Top.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1284 unrouted;       REAL time: 1 secs 

Phase 2: 1140 unrouted;       REAL time: 1 secs 

Phase 3: 292 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  127 |  0.042     |  1.052      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file PWD_Judge_Top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "PWD_Judge_Top" is an NCD, version 3.1, device xc3s200, package ft256, speed
-4

Analysis completed Fri Oct 20 14:29:14 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Compile HDL Simulation Libraries".

XILINX = 'C:\Xilinx'
Library Source => 'C:\Xilinx'

Compilation Mode = FAST
Scheduling library compilation for SPARTAN-3 
Compiling Xilinx HDL Libraries for NCSim (NC-Verilog) Simulator
Language => verilog
Backing up setup files if any...
Output directory => 'C:\Xilinx\verilog\ncsim'

--> Compiling verilog unisim library
    > Unisim compiled to C:\Xilinx\verilog\ncsim\unisims_ver
    > Log file C:\Xilinx\verilog\ncsim\unisims_ver\cxl_unisim.log generated
    > Library mapping successful, setup file(s) cds.lib, hdl.var updated

compxlib[unisims_ver]: No error(s), no warning(s)

--> Compiling verilog simprim library
    > Simprim compiled to C:\Xilinx\verilog\ncsim\simprims_ver
    > Log file C:\Xilinx\verilog\ncsim\simprims_ver\cxl_simprim.log generated
    > Library mapping successful, setup file(s) cds.lib, hdl.var updated

compxlib[simprims_ver]: No error(s), no warning(s)

--> Compiling verilog XilinxCoreLib library
    > XilinxCoreLib compiled to C:\Xilinx\verilog\ncsim\XilinxCoreLib_ver
    > Log file C:\Xilinx\verilog\ncsim\XilinxCoreLib_ver\cxl_XilinxCoreLib.log generated
    > Library mapping successful, setup file(s) cds.lib, hdl.var updated

compxlib[XilinxCoreLib_ver]: No error(s), 6 warning(s)

Log file (compxlib.log) generated.



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TSC_TOPLEVEL.v"
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 44 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 52 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 56 expecting '.', found ')'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 62 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 65 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 66 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 69 unexpected token: '.'
ERROR:HDLCompilers:26 - "TSC_TOPLEVEL.v" line 70 unexpected token: '.'
Module <TSC_TOPLEVEL> compiled
Analysis of file <"TSC_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
ERROR:HDLCompilers:28 - "Op2_NSD.v" line 9 'NSD' has not been declared
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
ERROR:HDLCompilers:28 - "Op1_OD.v" line 8 'OD' has not been declared
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
ERROR:HDLCompilers:28 - "TrafficSignalController_TOPLEVEL.v" line 44 'wClockEnable' has not been declared
ERROR:HDLCompilers:28 - "TrafficSignalController_TOPLEVEL.v" line 45 'wStartTimer' has not been declared
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 81 expecting '.', found ')'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 87 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 90 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 91 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 94 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 95 unexpected token: '.'
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :   10 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
ERROR:HDLCompilers:28 - "Op2_NSD.v" line 9 'NSD' has not been declared
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
ERROR:HDLCompilers:28 - "Op1_OD.v" line 8 'OD' has not been declared
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 59 expecting '.', found ')'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 65 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 68 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 69 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 72 unexpected token: '.'
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 73 unexpected token: '.'
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
ERROR:HDLCompilers:28 - "Op2_NSD.v" line 9 'NSD' has not been declared
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
ERROR:HDLCompilers:28 - "Op1_OD.v" line 8 'OD' has not been declared
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 119.
    Found 3-bit register for signal <rTimer>.
    Found 8-bit 8-to-1 multiplexer for signal <rTimerDisplay>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 4
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
 8-bit 8-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 11.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     222  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               329  out of   3840     8%  
 Number of bonded IOBs:                 26  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.534ns
   Maximum combinational path delay: 7.372ns

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController_base/TrafficS
ignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             349 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            405 out of   3,840   10%
  Number used as logic:                349
  Number used as a route-thru:          56
  Number of bonded IOBs:               26 out of     173   15%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,578
Additional JTAG gate count for IOBs:  1,248
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            26 out of 173    15%
      Number of LOCed IOBs            26 out of 26    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b4f) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.8
.....................
Phase 4.8 (Checksum:9b7b33) REAL time: 2 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1249 unrouted;       REAL time: 2 secs 

Phase 2: 1122 unrouted;       REAL time: 2 secs 

Phase 3: 307 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 13:27:24 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
ERROR:HDLCompilers:26 - "TrafficSignalController_TOPLEVEL.v" line 127 expecting ';', found 'begin'
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 129 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 130 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 131 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 132 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 133 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 134 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 135 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 136 Illegal nonblocking assignment within function
ERROR:HDLCompilers:13 - "TrafficSignalController_TOPLEVEL.v" line 137 Illegal nonblocking assignment within function
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 74952 kilobytes

Number of errors   :    9 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:259 - "TrafficSignalController_TOPLEVEL.v" line 152 Connection to input port 'iRight' does not match port size
WARNING:HDLCompilers:259 - "TrafficSignalController_TOPLEVEL.v" line 151 Connection to input port 'iMiddleRight' does not match port size
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1306 - Output <oState> is never assigned.
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 120.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentDP> has been removed

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 11.
FlipFlop Display/oSegmentDP has been replicated 4 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     215  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               317  out of   3840     8%  
 Number of bonded IOBs:                 26  out of    173    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController_base/TrafficS
ignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             337 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          216 out of   1,920   11%
    Number of Slices containing only related logic:     216 out of     216  100%
    Number of Slices containing unrelated logic:          0 out of     216    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            393 out of   3,840   10%
  Number used as logic:                337
  Number used as a route-thru:          56
  Number of bonded IOBs:               26 out of     173   15%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,500
Additional JTAG gate count for IOBs:  1,248
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            26 out of 173    15%
      Number of LOCed IOBs            26 out of 26    100%

   Number of Slices                  216 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:275 - The signal oState<0>_OBUF has no driver
WARNING:Par:275 - The signal oState<1>_OBUF has no driver
WARNING:Par:275 - The signal oState<2>_OBUF has no driver
WARNING:Par:275 - The signal oState<3>_OBUF has no driver

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b1e) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
........................
Phase 4.8 (Checksum:9b5aef) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1207 unrouted;       REAL time: 1 secs 

Phase 2: 1080 unrouted;       REAL time: 1 secs 

Phase 3: 287 unrouted;       REAL time: 1 secs 

Phase 4: 4 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  116 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 13:38:30 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".

ERROR:PhysDesignRules:368 - The signal <oState<0>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:368 - The signal <oState<1>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:368 - The signal <oState<2>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:368 - The signal <oState<3>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:10 - The network <oState<0>_OBUF> is completely unrouted.
ERROR:PhysDesignRules:10 - The network <oState<1>_OBUF> is completely unrouted.
ERROR:PhysDesignRules:10 - The network <oState<2>_OBUF> is completely unrouted.
ERROR:PhysDesignRules:10 - The network <oState<3>_OBUF> is completely unrouted.
ERROR:Bitgen:25 - DRC detected 8 errors and 0 warnings.
Error: bitgen failed
Reason: 
Process "Generate Programming File" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:259 - "TrafficSignalController_TOPLEVEL.v" line 155 Connection to input port 'iRight' does not match port size
WARNING:HDLCompilers:259 - "TrafficSignalController_TOPLEVEL.v" line 154 Connection to input port 'iMiddleRight' does not match port size
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
Register <oSegmentB> equivalent to <oSegmentC> has been removed
Register <oSegmentC> equivalent to <oSegmentE> has been removed
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentDP> has been removed

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 11.
FlipFlop Display/oSegmentDP has been replicated 4 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     215  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               317  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController_base/TrafficS
ignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             337 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          216 out of   1,920   11%
    Number of Slices containing only related logic:     216 out of     216  100%
    Number of Slices containing unrelated logic:          0 out of     216    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            393 out of   3,840   10%
  Number used as logic:                337
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,500
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  216 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b10) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
........................
Phase 4.8 (Checksum:9b5eaf) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1205 unrouted;       REAL time: 1 secs 

Phase 2: 1078 unrouted;       REAL time: 1 secs 

Phase 3: 283 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  116 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 13:42:07 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               329  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController_base/TrafficS
ignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             349 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            405 out of   3,840   10%
  Number used as logic:                349
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,590
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.......................
Phase 4.8 (Checksum:9b6e8b) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1259 unrouted;       REAL time: 1 secs 

Phase 2: 1135 unrouted;       REAL time: 1 secs 

Phase 3: 331 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 13:46:20 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               329  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController_base/TrafficS
ignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             349 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            405 out of   3,840   10%
  Number used as logic:                349
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,590
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.......................
Phase 4.8 (Checksum:9b6e8b) REAL time: 2 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1259 unrouted;       REAL time: 2 secs 

Phase 2: 1135 unrouted;       REAL time: 2 secs 

Phase 3: 331 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 16:45:48 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "TSC_TOPLEVEL.lso"
deleting "TSC_TOPLEVEL.stx"
deleting "TrafficSignalController_FSM.vf"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "TrafficSignalController_FSM.vf"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller_base/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TSC_TOPLEVEL.prj"
deleting "TSC_TOPLEVEL.sprj"
deleting "__projnav/TSC_TOPLEVEL.xst"
deleting "xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "__projnav/TrafficSignalController_base.gfl"
deleting "__projnav/TrafficSignalController_base_flowplus.gfl"
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op1_Buffer.v"
Module <Op1_Buffer> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op2_NSD.v"
Module <Reg_w4_iv0> compiled
Module <Op2_NSD> compiled
Compiling verilog file "Op1_OD.v"
Module <Op1_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
Analyzing module <TrafficSignalController_FSM>.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Op1_Buffer>.
Module <Op1_Buffer> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op1_OD>.
Module <Op1_OD> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_OD>.
    Related source file is "Op1_OD.v".
Unit <Op1_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Op1_Buffer>.
    Related source file is "Op1_Buffer.v".
Unit <Op1_Buffer> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op1_OD> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_13/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               329  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller/_ngo -nt
timestamp -uc TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file
'C:/doering/Class/ECE130/2006-07_2W/xilinx/TrafficSignalController/TrafficSignal
Controller_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             349 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            405 out of   3,840   10%
  Number used as logic:                349
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,590
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.......................
Phase 4.8 (Checksum:9b6e8b) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 1259 unrouted;       REAL time: 1 secs 

Phase 2: 1135 unrouted;       REAL time: 1 secs 

Phase 3: 331 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Thu Jan 25 16:56:30 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_FSM.vf"
deleting "TrafficSignalController_TOPLEVEL.lso"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.syr"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.sprj"
deleting "TrafficSignalController_TOPLEVEL.ana"
deleting "TrafficSignalController_TOPLEVEL.stx"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL.ngc"
deleting "TrafficSignalController_TOPLEVEL.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\doering\class\ece130\2006-07_2w\xilinx\trafficsignalcontroller/_ngo""
deleting "TrafficSignalController_TOPLEVEL.ngd"
deleting "TrafficSignalController_TOPLEVEL_ngdbuild.nav"
deleting "TrafficSignalController_TOPLEVEL.bld"
deleting "TrafficSignalController_TOPLEVEL.ucf.untf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL_map.ncd"
deleting "TrafficSignalController_TOPLEVEL.ngm"
deleting "TrafficSignalController_TOPLEVEL.pcf"
deleting "TrafficSignalController_TOPLEVEL.nc1"
deleting "TrafficSignalController_TOPLEVEL.mrp"
deleting "TrafficSignalController_TOPLEVEL_map.mrp"
deleting "TrafficSignalController_TOPLEVEL.mdf"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.twr"
deleting "TrafficSignalController_TOPLEVEL.twx"
deleting "TrafficSignalController_TOPLEVEL.tsi"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL.ncd"
deleting "TrafficSignalController_TOPLEVEL.par"
deleting "TrafficSignalController_TOPLEVEL.pad"
deleting "TrafficSignalController_TOPLEVEL_pad.txt"
deleting "TrafficSignalController_TOPLEVEL_pad.csv"
deleting "TrafficSignalController_TOPLEVEL.pad_txt"
deleting "TrafficSignalController_TOPLEVEL.dly"
deleting "reportgen.log"
deleting "TrafficSignalController_TOPLEVEL.xpi"
deleting "TrafficSignalController_TOPLEVEL.grf"
deleting "TrafficSignalController_TOPLEVEL.itr"
deleting "TrafficSignalController_TOPLEVEL_last_par.ncd"
deleting "TrafficSignalController_TOPLEVEL.placed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.routed_ncd_tracker"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_TOPLEVEL_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "TrafficSignalController_TOPLEVEL.ut"
deleting "TrafficSignalController_TOPLEVEL.bgn"
deleting "TrafficSignalController_TOPLEVEL.rbt"
deleting "TrafficSignalController_TOPLEVEL.ll"
deleting "TrafficSignalController_TOPLEVEL.msk"
deleting "TrafficSignalController_TOPLEVEL.drc"
deleting "TrafficSignalController_TOPLEVEL.nky"
deleting "TrafficSignalController_TOPLEVEL.bit"
deleting "TrafficSignalController_TOPLEVEL.bin"
deleting "TrafficSignalController_TOPLEVEL.isc"
deleting "TrafficSignalController_TOPLEVEL.cmd_log"
deleting "__projnav/TrafficSignalController_FSM_jhdparse_tcl.rsp"
deleting "TrafficSignalController_TOPLEVEL_summary.html"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "TrafficSignalController_TOPLEVEL.prj"
deleting "__projnav/TrafficSignalController_TOPLEVEL.xst"
deleting "./xst"
deleting "__projnav/TrafficSignalController.gfl"
deleting "__projnav/TrafficSignalController_flowplus.gfl"
deleting TrafficSignalController.dhp
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Archive".


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 18 unexpected token: '0'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 19 expecting '=', found '=='
Compiling verilog file "Reg_w4_iv0.v"
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 unexpected token: 'input'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 expecting '=', found ','
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 8 unexpected token: 'input'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 8 expecting '=', found ','
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 11 'clk' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 11 'res' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 12 'res' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 15 'ce' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 16 'i' has not been declared
Compiling verilog file "Op3_OD.v"
Module <Op2_NSD> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Analysis of file <"TrafficSignalController_FSM.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :   11 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 18 unexpected token: '0'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 19 expecting '=', found '=='
Compiling verilog file "Reg_w4_iv0.v"
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 unexpected token: 'input'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 expecting '=', found ','
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 8 unexpected token: 'input'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 8 expecting '=', found ','
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 11 'clk' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 11 'res' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 12 'res' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 15 'ce' has not been declared
ERROR:HDLCompilers:28 - "Reg_w4_iv0.v" line 16 'i' has not been declared
Compiling verilog file "Op3_OD.v"
Module <Op2_NSD> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :   13 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 18 unexpected token: '0'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 19 expecting '=', found '=='
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 18 unexpected token: '0'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 19 expecting '=', found '=='
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 27 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 27 expecting ')', found ':'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 28 expecting ':', found ')'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 30 expecting ';', found ':'
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 31 expecting 'endmodule', found '('
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    9 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 expecting ';', found ':'
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 26 expecting 'endmodule', found '('
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 expecting ';', found ':'
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 26 expecting 'endmodule', found '('
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 expecting ';', found ':'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 unexpected token: '=='
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 expecting 'endmodule', found '3'
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 21 expecting ';', found ':'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 22 unexpected token: '=='
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 22 expecting 'endmodule', found '3'
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 21 expecting ';', found ':'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 22 unexpected token: '=='
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 22 expecting 'endmodule', found '3'
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 expecting ';', found ':'
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 expecting 'endmodule', found '('
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 22 expecting ';', found ':'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 unexpected token: '=='
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 23 expecting 'endmodule', found '4'
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 25 unexpected token: 'state'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 26 expecting ';', found ':'
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 27 expecting 'endmodule', found '('
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 29 unexpected token: '0'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 29 unexpected token: ';'
Compiling verilog file "Reg_w4_iv0.v"
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 5 expecting ')', found ','
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 expecting ';', found ']'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 unexpected token: ','
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 7 expecting 'endmodule', found 'input'
Compiling verilog file "Op3_OD.v"
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 27 expecting ':', found ';'
Compiling verilog file "Reg_w4_iv0.v"
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 5 expecting ')', found ','
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 expecting ';', found ']'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 unexpected token: ','
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 7 expecting 'endmodule', found 'input'
Compiling verilog file "Op3_OD.v"
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
ERROR:HDLParsers:3464 - Library work mapped to physical location xst/work does not exist.
ERROR:HDLCompilers:219 - Open of logical library 'work' failed
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:91 - "TrafficSignalController_TOPLEVEL.v" line 60 Module 'TrafficSignalController_FSM' does not have a port named 'gClock'
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>, o<2>, _n0002, o<1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     222  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               331  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             351 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          225 out of   1,920   11%
    Number of Slices containing only related logic:     225 out of     225  100%
    Number of Slices containing unrelated logic:          0 out of     225    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            407 out of   3,840   10%
  Number used as logic:                351
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,596
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  225 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b4f) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.........................
Phase 4.8 (Checksum:9b39cf) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1260 unrouted;       REAL time: 1 secs 

Phase 2: 1136 unrouted;       REAL time: 2 secs 

Phase 3: 291 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 02:21:19 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>, _n0008, o<0>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     223  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               333  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.369ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             353 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          226 out of   1,920   11%
    Number of Slices containing only related logic:     226 out of     226  100%
    Number of Slices containing unrelated logic:          0 out of     226    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            409 out of   3,840   10%
  Number used as logic:                353
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,608
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  226 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b56) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
.................
Phase 4.8 (Checksum:9b80e7) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1271 unrouted;       REAL time: 0 secs 

Phase 2: 1147 unrouted;       REAL time: 1 secs 

Phase 3: 336 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 02:44:09 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>, o<0>, o<2>, _n0002.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     222  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               331  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             351 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          225 out of   1,920   11%
    Number of Slices containing only related logic:     225 out of     225  100%
    Number of Slices containing unrelated logic:          0 out of     225    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            407 out of   3,840   10%
  Number used as logic:                351
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,596
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  225 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b4f) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
.........................
Phase 4.8 (Checksum:9b39cf) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1260 unrouted;       REAL time: 0 secs 

Phase 2: 1136 unrouted;       REAL time: 1 secs 

Phase 3: 291 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 02:45:27 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:28 - "Op2_NSD.v" line 24 'iAutonSensed' has not been declared
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>, o<0>, _n0002, o<2>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               328  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 6.070ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             348 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            404 out of   3,840   10%
  Number used as logic:                348
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,578
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
..........................
Phase 4.8 (Checksum:9b909b) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1245 unrouted;       REAL time: 0 secs 

Phase 2: 1125 unrouted;       REAL time: 1 secs 

Phase 3: 315 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  113 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 02:57:41 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>, o<0>, _n0002, o<2>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               328  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 6.070ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             348 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            404 out of   3,840   10%
  Number used as logic:                348
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,578
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
..........................
Phase 4.8 (Checksum:9b909b) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1245 unrouted;       REAL time: 0 secs 

Phase 2: 1125 unrouted;       REAL time: 1 secs 

Phase 3: 315 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  113 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 03:06:28 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
ERROR:HDLCompilers:26 - "Op3_OD.v" line 28 unexpected token: ''b'
ERROR:HDLCompilers:26 - "Op3_OD.v" line 28 expecting ':', found ';'
Compiling verilog file "Op1_a.v"
ERROR:HDLCompilers:26 - "Op1_a.v" line 6 unexpected token: 'output'
ERROR:HDLCompilers:26 - "Op1_a.v" line 7 expecting '=', found ')'
Module <Op3_OD> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>, _n0007, o<2>, _n0008.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:2170 - Unit TrafficSignalController_TOPLEVEL : the following signal(s) form a combinatorial loop: TrafficSignalController_FSM/XLXN_1<2>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     224  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             355 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          227 out of   1,920   11%
    Number of Slices containing only related logic:     227 out of     227  100%
    Number of Slices containing unrelated logic:          0 out of     227    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            411 out of   3,840   10%
  Number used as logic:                355
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,620
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  227 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b5d) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
..............
Phase 4.8 (Checksum:9b8a83) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1277 unrouted;       REAL time: 0 secs 

Phase 2: 1153 unrouted;       REAL time: 1 secs 

Phase 3: 332 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 04:16:45 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
WARNING:Xst:647 - Input <b> is never used.
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1290 - Hierarchical block <XLXI_16> is unconnected in block <TrafficSignalController_FSM>.
   It will be removed from the design.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<0>, _n0007, o<2>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<1>.
WARNING:Xst:2170 - Unit Op2_NSD : the following signal(s) form a combinatorial loop: o<2>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               328  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             347 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            403 out of   3,840   10%
  Number used as logic:                347
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,572
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
...............
Phase 4.8 (Checksum:9b148b) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1241 unrouted;       REAL time: 0 secs 

Phase 2: 1119 unrouted;       REAL time: 1 secs 

Phase 3: 291 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  115 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 04:35:42 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1290 - Hierarchical block <XLXI_16> is unconnected in block <TrafficSignalController_FSM>.
   It will be removed from the design.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     223  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               332  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             352 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          225 out of   1,920   11%
    Number of Slices containing only related logic:     225 out of     225  100%
    Number of Slices containing unrelated logic:          0 out of     225    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            408 out of   3,840   10%
  Number used as logic:                352
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,608
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  225 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b4f) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
....................................
Phase 4.8 (Checksum:9b743f) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1270 unrouted;       REAL time: 0 secs 

Phase 2: 1145 unrouted;       REAL time: 1 secs 

Phase 3: 337 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  118 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 04:41:59 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 unexpected token: '='
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 24 expecting ':', found ')'
ERROR:HDLCompilers:26 - "Op2_NSD.v" line 28 unexpected token: ';'
Compiling verilog file "Reg_w4_iv0.v"
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 5 expecting ')', found ','
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 expecting ';', found ']'
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 6 unexpected token: ','
Module <Op2_NSD> compiled
ERROR:HDLCompilers:26 - "Reg_w4_iv0.v" line 7 expecting 'endmodule', found 'input'
Compiling verilog file "Op3_OD.v"
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> failed.
--> 

Total memory usage is 75336 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.
WARNING:Xst:1290 - Hierarchical block <XLXI_16> is unconnected in block <TrafficSignalController_FSM>.
   It will be removed from the design.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     221  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               329  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             349 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          223 out of   1,920   11%
    Number of Slices containing only related logic:     223 out of     223  100%
    Number of Slices containing unrelated logic:          0 out of     223    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            405 out of   3,840   10%
  Number used as logic:                349
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,590
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  223 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b41) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
........................
Phase 4.8 (Checksum:9bade7) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1259 unrouted;       REAL time: 0 secs 

Phase 2: 1135 unrouted;       REAL time: 1 secs 

Phase 3: 337 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  117 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 04:46:31 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Op2_NSD.v"
Module <Op2_NSD> compiled
Compiling verilog file "Reg_w4_iv0.v"
Compiling verilog file "Op3_OD.v"
Module <Reg_w4_iv0> compiled
Module <Op3_OD> compiled
Compiling verilog file "Op1_a.v"
Module <Op1_a> compiled
Compiling verilog file "TrafficSignalController_FSM.vf"
Module <TrafficSignalController_FSM> compiled
Compiling verilog file "TrafficSignalController_TOPLEVEL.v"
Module <TrafficSignalController_TOPLEVEL> compiled
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
No errors in compilation
Analysis of file <"TrafficSignalController_TOPLEVEL.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficSignalController_TOPLEVEL>.
	Calling function <FontGenerator>.
	Calling function <FontGenerator>.
Module <TrafficSignalController_TOPLEVEL> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <TrafficSignalController_TOPLEVEL>.
Analyzing module <TrafficSignalController_FSM>.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'b' of instance 'XLXI_7' is tied to GND.
WARNING:Xst:852 - "TrafficSignalController_FSM.vf" line 66: Unconnected input port 'c' of instance 'XLXI_7' is tied to GND.
Module <TrafficSignalController_FSM> is correct for synthesis.
 
Analyzing module <Reg_w4_iv0>.
Module <Reg_w4_iv0> is correct for synthesis.
 
Analyzing module <Op2_NSD>.
Module <Op2_NSD> is correct for synthesis.
 
Analyzing module <Op3_OD>.
Module <Op3_OD> is correct for synthesis.
 
Analyzing module <Op1_a>.
Module <Op1_a> is correct for synthesis.
 
Analyzing module <ClockEnabler>.
Module <ClockEnabler> is correct for synthesis.
 
Analyzing module <Debouncer_1>.
	pInitialValue = 0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer_1> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 100000000
	pBits = 27
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <FrequencyDivider_1>.
	pDivisor = 50000000
	pBits = 26
	pInitialValue = 0
Module <FrequencyDivider_1> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 21
	pPulseLength = 2000000
Module <OneShot> is correct for synthesis.
 
Analyzing module <MUX4>.
	pWidth = 1
Module <MUX4> is correct for synthesis.
 
Analyzing module <Debouncer>.
	pInitialValue = <u>0
	pTimerWidth = 19
	pInitialTimerValue = 500000
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MUX4>.
    Related source file is "130d.v".
    Found 1-bit 4-to-1 multiplexer for signal <oOutput<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 21-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <FrequencyDivider_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 26-bit adder for signal <$n0002> created at line 513.
    Found 26-bit register for signal <rCount>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider_1> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 27-bit adder for signal <$n0002> created at line 513.
    Found 27-bit register for signal <rCount>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <Debouncer_1>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer_1> synthesized.


Synthesizing Unit <Op1_a>.
    Related source file is "Op1_a.v".
Unit <Op1_a> synthesized.


Synthesizing Unit <Op3_OD>.
    Related source file is "Op3_OD.v".
WARNING:Xst:647 - Input <b> is never used.
WARNING:Xst:647 - Input <c> is never used.
Unit <Op3_OD> synthesized.


Synthesizing Unit <Op2_NSD>.
    Related source file is "Op2_NSD.v".
Unit <Op2_NSD> synthesized.


Synthesizing Unit <Reg_w4_iv0>.
    Related source file is "Reg_w4_iv0.v".
    Found 4-bit register for signal <o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_w4_iv0> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oPulseOnRisingEdge>.
    Found 1-bit register for signal <oDebounced>.
    Found 1-bit register for signal <oPulseOnFallingEdge>.
    Found 1-bit register for signal <rBouncy_Syncd>.
    Found 1-bit register for signal <rInitializeTimer>.
    Found 1-bit register for signal <rSaveInput>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Found 1-bit xor2 for signal <wTransitionDetected>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <ClockEnabler>.
    Related source file is "130d.v".
Unit <ClockEnabler> synthesized.


Synthesizing Unit <TrafficSignalController_FSM>.
    Related source file is "TrafficSignalController_FSM.vf".
Unit <TrafficSignalController_FSM> synthesized.


Synthesizing Unit <TrafficSignalController_TOPLEVEL>.
    Related source file is "TrafficSignalController_TOPLEVEL.v".
WARNING:Xst:1780 - Signal <rTimerDisplay> is never used or assigned.
    Found 16x8-bit ROM for signal <FontGenerator/1/FontGenerator>.
    Found 16x8-bit ROM for signal <FontGenerator/2/FontGenerator>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0000>.
    Found 3-bit subtractor for signal <$n0001> created at line 123.
    Found 3-bit register for signal <rTimer>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <TrafficSignalController_TOPLEVEL> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
 16x8-bit ROM                      : 2
# Adders/Subtractors               : 3
 26-bit adder                      : 1
 27-bit adder                      : 1
 3-bit subtractor                  : 1
# Counters                         : 6
 19-bit down counter               : 3
 2-bit down counter                : 1
 21-bit down counter               : 1
 24-bit up counter                 : 1
# Registers                        : 41
 1-bit register                    : 37
 26-bit register                   : 1
 27-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
# Multiplexers                     : 3
 1-bit 4-to-1 multiplexer          : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Xors                             : 3
 1-bit xor2                        : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceStartSystem>.
WARNING:Xst:1291 - FF/Latch <oPulseOnRisingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <DebounceAutoSensor>.
WARNING:Xst:1291 - FF/Latch <oPulseOnFallingEdge> is unconnected in block <U1>.

Optimizing unit <TrafficSignalController_TOPLEVEL> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <Op2_NSD> ...

Optimizing unit <Op3_OD> ...

Optimizing unit <FrequencyDivider_1> ...

Optimizing unit <OneShot> ...

Optimizing unit <Debouncer_1> ...

Optimizing unit <Display> ...

Optimizing unit <Debouncer> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <TrafficSignalController_FSM/XLXI_5/o_3> (without init value) has a constant value of 0 in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <ClockEnabler/U1/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceAutoSensor/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnRisingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
WARNING:Xst:1291 - FF/Latch <DebounceStartSystem/oPulseOnFallingEdge> is unconnected in block <TrafficSignalController_TOPLEVEL>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficSignalController_TOPLEVEL, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     223  out of   1920    11%  
 Number of Slice Flip Flops:           195  out of   3840     5%  
 Number of 4 input LUTs:               332  out of   3840     8%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 195   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.496ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: 7.372ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and settings\pickdp\my
documents\courses\ece 130\trafficcontroller/_ngo" -nt timestamp -uc
TrafficSignalController_TOPLEVEL.ucf -p xc3s200-ft256-4
TrafficSignalController_TOPLEVEL.ngc TrafficSignalController_TOPLEVEL.ngd 

Reading NGO file 'C:/Documents and Settings/pickdp/My Documents/Courses/ECE
130/TrafficController/TrafficSignalController_TOPLEVEL.ngc' ...

Applying constraints in "TrafficSignalController_TOPLEVEL.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "TrafficSignalController_TOPLEVEL.ngd" ...

Writing NGDBUILD log file "TrafficSignalController_TOPLEVEL.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         180 out of   3,840    4%
  Number of 4 input LUTs:             352 out of   3,840    9%
Logic Distribution:
  Number of occupied Slices:                          225 out of   1,920   11%
    Number of Slices containing only related logic:     225 out of     225  100%
    Number of Slices containing unrelated logic:          0 out of     225    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            408 out of   3,840   10%
  Number used as logic:                352
  Number used as a route-thru:          56
  Number of bonded IOBs:               24 out of     173   13%
    IOB Flip Flops:                    15
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  4,608
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "TrafficSignalController_TOPLEVEL_map.mrp" for details.




Started process "Place & Route".




Constraints file: TrafficSignalController_TOPLEVEL.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs            24 out of 173    13%
      Number of LOCed IOBs            24 out of 24    100%

   Number of Slices                  225 out of 1920   11%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989b4f) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.8
....................
Phase 4.8 (Checksum:9bb62f) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file TrafficSignalController_TOPLEVEL.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 1270 unrouted;       REAL time: 0 secs 

Phase 2: 1145 unrouted;       REAL time: 0 secs 

Phase 3: 341 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        gClock_BUFGP |      BUFGMUX0| No   |  118 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file TrafficSignalController_TOPLEVEL.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "TrafficSignalController_TOPLEVEL" is an NCD, version 3.1, device xc3s200,
package ft256, speed -4

Analysis completed Fri Feb 01 04:47:59 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------







