<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p82" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_82{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_82{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_82{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_82{left:69px;bottom:1088px;letter-spacing:-0.17px;}
#t5_82{left:124px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t6_82{left:535px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_82{left:124px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#t8_82{left:719px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t9_82{left:124px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_82{left:451px;bottom:1037px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tb_82{left:124px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tc_82{left:69px;bottom:996px;letter-spacing:-0.18px;}
#td_82{left:124px;bottom:979px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#te_82{left:630px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_82{left:124px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1px;}
#tg_82{left:124px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.72px;}
#th_82{left:124px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_82{left:69px;bottom:904px;letter-spacing:-0.18px;}
#tj_82{left:124px;bottom:888px;letter-spacing:-0.18px;word-spacing:-1.26px;}
#tk_82{left:439px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tl_82{left:124px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_82{left:69px;bottom:846px;letter-spacing:-0.16px;}
#tn_82{left:124px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#to_82{left:394px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_82{left:124px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_82{left:124px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tr_82{left:69px;bottom:737px;letter-spacing:0.13px;}
#ts_82{left:151px;bottom:737px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_82{left:69px;bottom:713px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#tu_82{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_82{left:69px;bottom:680px;letter-spacing:-0.11px;}
#tw_82{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_82{left:69px;bottom:587px;letter-spacing:0.14px;}
#ty_82{left:150px;bottom:587px;letter-spacing:0.2px;word-spacing:0.01px;}
#tz_82{left:69px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_82{left:585px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_82{left:793px;bottom:562px;letter-spacing:-0.15px;}
#t12_82{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t13_82{left:69px;bottom:529px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_82{left:69px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_82{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_82{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_82{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_82{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_82{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_82{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_82{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts82" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg82Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg82" style="-webkit-user-select: none;"><object width="935" height="1210" data="82/82.svg" type="image/svg+xml" id="pdf82" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_82" class="t s1_82">2-20 </span><span id="t2_82" class="t s1_82">Vol. 3A </span>
<span id="t3_82" class="t s2_82">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_82" class="t s3_82">CR4.CET </span>
<span id="t5_82" class="t s4_82">Control-flow Enforcement Technology (bit 23 of CR4) </span><span id="t6_82" class="t s3_82">— Enables control-flow enforcement tech- </span>
<span id="t7_82" class="t s3_82">nology when set. See Chapter 17, “Control-flow Enforcement Technology (CET)‚” of the </span><span id="t8_82" class="t s5_82">IA-32 Intel® Archi- </span>
<span id="t9_82" class="t s5_82">tecture Software Developer’s Manual, Volume 1</span><span id="ta_82" class="t s3_82">. This flag can be set only if CR0.WP is set, and it must be </span>
<span id="tb_82" class="t s3_82">clear before CR0.WP can be cleared (see below). </span>
<span id="tc_82" class="t s3_82">CR4.PKS </span>
<span id="td_82" class="t s4_82">Enable protection keys for supervisor-mode pages (bit 24 of CR4) </span><span id="te_82" class="t s3_82">— 4-level paging and 5-level </span>
<span id="tf_82" class="t s3_82">paging associate each supervisor-mode linear address with a protection key. When set, this flag allows use </span>
<span id="tg_82" class="t s3_82">of the IA32_PKRS MSR to specify, for each protection key, whether supervisor-mode linear addresses with </span>
<span id="th_82" class="t s3_82">that protection key can be read or written. </span>
<span id="ti_82" class="t s3_82">CR4.UINTR </span>
<span id="tj_82" class="t s4_82">User Interrupts Enable Bit (bit 25 of CR4) </span><span id="tk_82" class="t s3_82">— Enables user interrupts when set, including user-interrupt </span>
<span id="tl_82" class="t s3_82">delivery, user-interrupt notification identification, and the user-interrupt instructions. </span>
<span id="tm_82" class="t s3_82">CR8.TPL </span>
<span id="tn_82" class="t s4_82">Task Priority Level (bit 3:0 of CR8) </span><span id="to_82" class="t s3_82">— This sets the threshold value corresponding to the highest- </span>
<span id="tp_82" class="t s3_82">priority interrupt to be blocked. A value of 0 means all interrupts are enabled. This field is available in 64- </span>
<span id="tq_82" class="t s3_82">bit mode. A value of 15 means all interrupts will be disabled. </span>
<span id="tr_82" class="t s6_82">2.5.1 </span><span id="ts_82" class="t s6_82">CPUID Qualification of Control Register Flags </span>
<span id="tt_82" class="t s3_82">Not all flags in control register CR4 are implemented on all processors. With the exception of the PCE flag, they can </span>
<span id="tu_82" class="t s3_82">be qualified with the CPUID instruction to determine if they are implemented on the processor before they are </span>
<span id="tv_82" class="t s3_82">used. </span>
<span id="tw_82" class="t s3_82">The CR8 register is available on processors that support Intel 64 architecture. </span>
<span id="tx_82" class="t s7_82">2.6 </span><span id="ty_82" class="t s7_82">EXTENDED CONTROL REGISTERS (INCLUDING XCR0) </span>
<span id="tz_82" class="t s3_82">If CPUID.01H:ECX.XSAVE[bit 26] is 1, the processor supports one or more </span><span id="t10_82" class="t s4_82">extended control registers </span><span id="t11_82" class="t s3_82">(XCRs). </span>
<span id="t12_82" class="t s3_82">Currently, the only such register defined is XCR0. This register specifies the set of processor state components for </span>
<span id="t13_82" class="t s3_82">which the operating system provides context management, e.g., x87 FPU state, SSE state, AVX state. The OS </span>
<span id="t14_82" class="t s3_82">programs XCR0 to reflect the features for which it provides context management. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
