# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s

---
name:            insert_gprx
legalized:       true
regBankSelected: true

body:             |
  bb.0:
    liveins: $x0

    ; CHECK-LABEL: name: insert_gprx
    ; CHECK: liveins: $x0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:gpr64 = IMPLICIT_DEF
    ; CHECK-NEXT: [[SUBREG_TO_REG:%[0-9]+]]:gpr64 = SUBREG_TO_REG 0, [[COPY]], %subreg.sub_32
    ; CHECK-NEXT: [[BFMXri:%[0-9]+]]:gpr64 = BFMXri [[DEF]], [[SUBREG_TO_REG]], 0, 31
    ; CHECK-NEXT: [[SUBREG_TO_REG1:%[0-9]+]]:gpr64 = SUBREG_TO_REG 0, [[COPY]], %subreg.sub_32
    ; CHECK-NEXT: [[BFMXri1:%[0-9]+]]:gpr64 = BFMXri [[DEF]], [[SUBREG_TO_REG1]], 51, 31
    ; CHECK-NEXT: $x0 = COPY [[BFMXri]]
    ; CHECK-NEXT: $x1 = COPY [[BFMXri1]]
    %0:gpr(s32) = COPY $w0

    %1:gpr(s64) = G_IMPLICIT_DEF

    %2:gpr(s64) = G_INSERT %1, %0, 0

    %3:gpr(s64) = G_INSERT %1, %0, 13

    $x0 = COPY %2
    $x1 = COPY %3
...

---
name:            insert_gprw
legalized:       true
regBankSelected: true

body:             |
  bb.0:
    liveins: $w0, $w1
    ; CHECK-LABEL: name: insert_gprw
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:gpr32 = IMPLICIT_DEF
    ; CHECK-NEXT: [[BFMWri:%[0-9]+]]:gpr32 = BFMWri [[DEF]], [[COPY]], 0, 15
    ; CHECK-NEXT: [[BFMWri1:%[0-9]+]]:gpr32 = BFMWri [[BFMWri]], [[COPY]], 16, 15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32all = COPY [[BFMWri1]]
    ; CHECK-NEXT: $w0 = COPY [[COPY1]]
    %1:gpr(s32) = COPY $w0
    %2:gpr(s32) = COPY $w1
    %3:gpr(s16) = G_TRUNC %1(s32)
    %4:gpr(s16) = G_TRUNC %1(s32)
    %5:gpr(s32) = G_IMPLICIT_DEF
    %6:gpr(s32) = G_INSERT %5, %3(s16), 0
    %7:gpr(s32) = G_INSERT %6, %4(s16), 16
    %0:gpr(s32) = COPY %7(s32)
    $w0 = COPY %0
...

---
name:            extract_gprs
legalized:       true
regBankSelected: true

body:             |
  bb.0:
    liveins: $x0

    ; CHECK-LABEL: name: extract_gprs
    ; CHECK: liveins: $x0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
    ; CHECK-NEXT: [[UBFMXri:%[0-9]+]]:gpr64 = UBFMXri [[COPY]], 0, 31
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32 = COPY [[UBFMXri]].sub_32
    ; CHECK-NEXT: [[UBFMXri1:%[0-9]+]]:gpr64 = UBFMXri [[COPY]], 13, 44
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr32 = COPY [[UBFMXri1]].sub_32
    ; CHECK-NEXT: $w0 = COPY [[COPY1]]
    ; CHECK-NEXT: $w1 = COPY [[COPY2]]
    %0:gpr(s64) = COPY $x0

    %1:gpr(s32) = G_EXTRACT %0, 0

    %2:gpr(s32) = G_EXTRACT %0, 13

    $w0 = COPY %1
    $w1 = COPY %2
...

---
name:            extract_gprw
legalized:       true
regBankSelected: true

body:             |
  bb.0:
    liveins: $w0

    ; CHECK-LABEL: name: extract_gprw
    ; CHECK: liveins: $w0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
    ; CHECK-NEXT: [[UBFMWri:%[0-9]+]]:gpr32 = UBFMWri [[COPY]], 0, 15
    ; CHECK-NEXT: [[UBFMWri1:%[0-9]+]]:gpr32 = UBFMWri [[COPY]], 15, 30
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr32 = COPY [[UBFMWri]]
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr16 = COPY [[COPY1]].hsub
    ; CHECK-NEXT: $h0 = COPY [[COPY2]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:fpr32 = COPY [[UBFMWri1]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:fpr16 = COPY [[COPY3]].hsub
    ; CHECK-NEXT: $h1 = COPY [[COPY4]]
    %0:gpr(s32) = COPY $w0

    %1:gpr(s16) = G_EXTRACT %0, 0

    %2:gpr(s16) = G_EXTRACT %0, 15

    $h0 = COPY %1
    $h1 = COPY %2
...
