// Seed: 671592539
module module_0 ();
  reg id_1, id_2;
  initial id_1 <= 1;
  supply1 id_3;
  assign id_1 = !id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7
);
  always $display;
  reg   id_9;
  module_0();
  uwire id_10 = 1'b0;
  tri0  id_11;
  assign id_11 = 1;
  always if (id_2) id_9 <= 1'b0;
endmodule
