verilog work "frq_div1.v"
verilog work "ring_counter_frq.v"
