m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2
vascii_dec_to_7_seg
Z0 !s110 1710986113
!i10b 1
!s100 gY>^RmFeCen0?BI9PB9ek3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I^]CLcl_25H^b3>PiZjfz_3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2_MULTI
w1710899009
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v
!i122 838
L0 2 71
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1710986112.000000
!s107 C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v|
!i113 1
o-work work
Z6 tCvgOpt 0
vcounter
Z7 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z8 DXx4 work 13 UART_MIKE_pkg 0 22 d@bY@`6]<gTQm^UT=MnlU1
DXx4 work 15 counter_sv_unit 0 22 Fm2H_=>[aGQ9d2=E;Jk`V0
R0
R2
r1
!s85 0
!i10b 1
!s100 iLXd_8I?2S5hn0z2cbFUP3
Ilc7K7AD5[YAN5LID]11o53
!s105 counter_sv_unit
S1
R3
Z9 w1706057822
Z10 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv
Z11 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv
!i122 839
L0 6 51
R4
31
Z12 !s108 1710986113.000000
Z13 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv|
!i113 1
Z15 o-work work -sv
R6
Xcounter_sv_unit
R7
R8
R0
VFm2H_=>[aGQ9d2=E;Jk`V0
r1
!s85 0
!i10b 1
!s100 >K`:BLzSe929W=>ND3cad2
IFm2H_=>[aGQ9d2=E;Jk`V0
!i103 1
S1
R3
R9
R10
R11
Z16 FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh
!i122 839
Z17 L0 1 0
R4
31
R12
R13
R14
!i113 1
R15
R6
vreg_file_tb
R7
Z18 DXx4 work 15 risc_v_mike_pkg 0 22 CcUPN82;g<<8hWSH<C__?1
DXx4 work 19 reg_file_tb_sv_unit 0 22 CJDUX?K2S7ePW@EGM;JQV2
Z19 !s110 1710986106
R2
r1
!s85 0
!i10b 1
!s100 `mTcjmhGjfc23TRTEQ8CL1
I`<:H8doA4X:?Nd9?K[PdQ3
!s105 reg_file_tb_sv_unit
S1
R3
R9
Z20 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv
Z21 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv
!i122 827
L0 5 65
R4
31
Z22 !s108 1710986106.000000
Z23 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv|
Z24 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv|
!i113 1
R15
R6
Xreg_file_tb_sv_unit
R7
R18
R19
VCJDUX?K2S7ePW@EGM;JQV2
r1
!s85 0
!i10b 1
!s100 oFB^2DUH@7oPnX0O?@i7@1
ICJDUX?K2S7ePW@EGM;JQV2
!i103 1
S1
R3
Z25 w1710904013
R20
R21
Z26 FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh
!i122 827
R17
R4
31
R22
R23
R24
!i113 1
R15
R6
vrisc_v_mem_ctrl
R7
R18
DXx4 work 23 risc_v_mem_ctrl_sv_unit 0 22 a;Vm7nf12N2h>9dOTIaBb0
Z27 !s110 1710986107
R2
r1
!s85 0
!i10b 1
!s100 [QITilOo@cE@dB6kUGb@21
I=[ZIz1z:DIXMOgBQY2M>K3
!s105 risc_v_mem_ctrl_sv_unit
S1
R3
w1709521555
Z28 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
Z29 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
!i122 828
L0 7 97
R4
31
R22
Z30 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
Z31 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
!i113 1
R15
R6
Xrisc_v_mem_ctrl_sv_unit
R7
R18
R27
Va;Vm7nf12N2h>9dOTIaBb0
r1
!s85 0
!i10b 1
!s100 cP=B2XeJ6o1fo:>h30Km23
Ia;Vm7nf12N2h>9dOTIaBb0
!i103 1
S1
R3
R25
R28
R29
R26
!i122 828
R17
R4
31
R22
R30
R31
!i113 1
R15
R6
vrisc_v_mike_alu
R7
R18
DXx4 work 23 risc_v_mike_alu_sv_unit 0 22 mX1oLacTMBYki5Q[k<jbo1
R27
R2
r1
!s85 0
!i10b 1
!s100 hoBjfH6A1U3EYH2o0^nM?0
ILM`n6XdOK:N[BT[?7BV[S0
!s105 risc_v_mike_alu_sv_unit
S1
R3
R9
Z32 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
Z33 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
!i122 829
L0 5 70
R4
31
Z34 !s108 1710986107.000000
Z35 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
!i113 1
R15
R6
Xrisc_v_mike_alu_sv_unit
R7
R18
R27
VmX1oLacTMBYki5Q[k<jbo1
r1
!s85 0
!i10b 1
!s100 bMDe>9^dh3MOMz3S6DOl01
ImX1oLacTMBYki5Q[k<jbo1
!i103 1
S1
R3
R25
R32
R33
R26
!i122 829
R17
R4
31
R34
R35
R36
!i113 1
R15
R6
vrisc_v_mike_ctrl
R7
R18
DXx4 work 24 risc_v_mike_ctrl_sv_unit 0 22 :]2F1`kMG1:g[YTIEaZl13
Z37 !s110 1710986108
R2
r1
!s85 0
!i10b 1
!s100 0N8D:6^2B2K33Nn;nn7=[1
I3MXPZMR]Z[Y[07kJ_8lC92
!s105 risc_v_mike_ctrl_sv_unit
S1
R3
w1710830731
Z38 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
Z39 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
!i122 830
L0 5 637
R4
31
R34
Z40 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
Z41 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
!i113 1
R15
R6
Xrisc_v_mike_ctrl_sv_unit
R7
R18
R37
V:]2F1`kMG1:g[YTIEaZl13
r1
!s85 0
!i10b 1
!s100 XJN59ge0jg:V1;`F3k=XM1
I:]2F1`kMG1:g[YTIEaZl13
!i103 1
S1
R3
R25
R38
R39
R26
!i122 830
R17
R4
31
R34
R40
R41
!i113 1
R15
R6
vrisc_v_mike_data_memory
R7
R18
DXx4 work 31 risc_v_mike_data_memory_sv_unit 0 22 _zanHkbC?K1A?MZToF3bU0
Z42 !s110 1710986109
R2
r1
!s85 0
!i10b 1
!s100 S?E<SAE5]Eh^3<JH4zeKa2
IFC3l^jf`RCm]P[hEg6B8A0
!s105 risc_v_mike_data_memory_sv_unit
S1
R3
w1709519635
Z43 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
Z44 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
!i122 831
L0 7 41
R4
31
Z45 !s108 1710986108.000000
Z46 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
Z47 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
!i113 1
R15
R6
Xrisc_v_mike_data_memory_sv_unit
R7
R18
R42
V_zanHkbC?K1A?MZToF3bU0
r1
!s85 0
!i10b 1
!s100 RKGj`50LnZJnmmdIhWH]m2
I_zanHkbC?K1A?MZToF3bU0
!i103 1
S1
R3
R25
R43
R44
R26
!i122 831
R17
R4
31
R45
R46
R47
!i113 1
R15
R6
vrisc_v_mike_gpio_module
R7
R18
R8
DXx4 work 31 risc_v_mike_gpio_module_sv_unit 0 22 ag98BniRZblh;096CC_9O3
R42
R2
r1
!s85 0
!i10b 1
!s100 kB0V`a@Fl10?AUEI]ARb11
IUh3;Q9hnh4fKo;onU7]0T2
!s105 risc_v_mike_gpio_module_sv_unit
S1
R3
Z48 w1710986047
Z49 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
Z50 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
!i122 832
L0 9 72
R4
31
Z51 !s108 1710986109.000000
Z52 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
Z53 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
!i113 1
R15
R6
Xrisc_v_mike_gpio_module_sv_unit
R7
R18
R8
R42
Vag98BniRZblh;096CC_9O3
r1
!s85 0
!i10b 1
!s100 U<@cC]BW;fQDoOnDlfCbE3
Iag98BniRZblh;096CC_9O3
!i103 1
S1
R3
R48
R49
R50
R16
R26
!i122 832
L0 2 0
R4
31
R51
R52
R53
!i113 1
R15
R6
vrisc_v_mike_instruction_memory
R7
R18
DXx4 work 38 risc_v_mike_instruction_memory_sv_unit 0 22 ^omMl0Z_L@1?A]Njb>^kj3
Z54 !s110 1710990346
R2
r1
!s85 0
!i10b 1
!s100 IEHUaLj;FhiDXAYL2C0242
IaoY<48ecDJc_k_fgf`e=90
!s105 risc_v_mike_instruction_memory_sv_unit
S1
R3
Z55 w1710990317
Z56 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
Z57 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
!i122 847
L0 5 258
R4
31
Z58 !s108 1710990345.000000
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
Z59 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
!i113 1
R15
R6
Xrisc_v_mike_instruction_memory_sv_unit
R7
R18
R54
V^omMl0Z_L@1?A]Njb>^kj3
r1
!s85 0
!i10b 1
!s100 JWi;9QKLce;l:zkTD@i4>1
I^omMl0Z_L@1?A]Njb>^kj3
!i103 1
S1
R3
R55
R56
R57
R26
!i122 847
R17
R4
31
R58
Z60 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
R59
!i113 1
R15
R6
Xrisc_v_mike_pkg
R7
!s110 1710986105
!i10b 1
!s100 I?MjH@_2W;oZo:V[OfBz63
R1
ICcUPN82;g<<8hWSH<C__?1
VCcUPN82;g<<8hWSH<C__?1
S1
R3
R25
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
R26
!i122 826
R17
R4
r1
!s85 0
31
!s108 1710986105.000000
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!i113 1
R15
R6
vrisc_v_mike_reg_file
R7
R18
DXx4 work 28 risc_v_mike_reg_file_sv_unit 0 22 PCH;QC6VbHGQVHZ3^DL9@1
Z61 !s110 1710986111
R2
r1
!s85 0
!i10b 1
!s100 o<Ei_A7<YIjjAR:VMP7Wc3
ILPAbM@=d`C;Tmc;0f[R293
!s105 risc_v_mike_reg_file_sv_unit
S1
R3
w1709526463
Z62 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
Z63 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
!i122 834
L0 5 43
R4
31
Z64 !s108 1710986110.000000
Z65 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
Z66 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
!i113 1
R15
R6
Xrisc_v_mike_reg_file_sv_unit
R7
R18
R61
VPCH;QC6VbHGQVHZ3^DL9@1
r1
!s85 0
!i10b 1
!s100 V;KMQ79H`5Ljf1jO5zg_Y0
IPCH;QC6VbHGQVHZ3^DL9@1
!i103 1
S1
R3
R25
R62
R63
R26
!i122 834
R17
R4
31
R64
R65
R66
!i113 1
R15
R6
vrisc_v_mike_sign_extend
R7
R18
DXx4 work 31 risc_v_mike_sign_extend_sv_unit 0 22 `mhN@doHN:Xbo:B1<ef;S3
R61
R2
r1
!s85 0
!i10b 1
!s100 XBALiA^R2O`]eBB>RK?[@0
I7^UzeTe8]14M_Y6VeZIkg1
!s105 risc_v_mike_sign_extend_sv_unit
S1
R3
w1709513233
Z67 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
Z68 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
!i122 835
L0 5 18
R4
31
Z69 !s108 1710986111.000000
Z70 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
Z71 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
!i113 1
R15
R6
Xrisc_v_mike_sign_extend_sv_unit
R7
R18
R61
V`mhN@doHN:Xbo:B1<ef;S3
r1
!s85 0
!i10b 1
!s100 WWMkfZ?mm9b?BNbi:39b^0
I`mhN@doHN:Xbo:B1<ef;S3
!i103 1
S1
R3
R25
R67
R68
R26
!i122 835
R17
R4
31
R69
R70
R71
!i113 1
R15
R6
vrisc_v_mike_tb_uni
R7
R18
DXx4 work 26 risc_v_mike_tb_uni_sv_unit 0 22 ><E1:zgCi2A[ZC8MMK[5j0
Z72 !s110 1710986112
R2
r1
!s85 0
!i10b 1
!s100 zCiTDMM5USfz?k[;L;7Wf3
IfQkg1<_oXH0hz17ZNY]e10
!s105 risc_v_mike_tb_uni_sv_unit
S1
R3
w1710825207
Z73 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
Z74 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
!i122 837
L0 5 47
R4
31
R5
Z75 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\val\..\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
Z76 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
!i113 1
R15
R6
Xrisc_v_mike_tb_uni_sv_unit
R7
R18
R72
V><E1:zgCi2A[ZC8MMK[5j0
r1
!s85 0
!i10b 1
!s100 b4j`;mzaBgHER8dK4Be671
I><E1:zgCi2A[ZC8MMK[5j0
!i103 1
S1
R3
R25
R73
R74
FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\val\..\src\rtl\risc_v_mike_header.svh
!i122 837
R17
R4
31
R5
R75
R76
!i113 1
R15
R6
vrisc_v_mike_top
R7
R18
DXx4 work 23 risc_v_mike_top_sv_unit 0 22 CW8cL9QJTzdXHdYniP^z13
R72
R2
r1
!s85 0
!i10b 1
!s100 <TdRGj<O5IXe`fVllVCd`1
I9n3Uo=P2FVUo6Le=D6i3P3
!s105 risc_v_mike_top_sv_unit
S1
R3
w1710899107
Z77 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
Z78 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
!i122 836
L0 6 371
R4
31
R69
Z79 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
Z80 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
!i113 1
R15
R6
Xrisc_v_mike_top_sv_unit
R7
R18
R72
VCW8cL9QJTzdXHdYniP^z13
r1
!s85 0
!i10b 1
!s100 i5d6J?OKF5QATcoNf58R;1
ICW8cL9QJTzdXHdYniP^z13
!i103 1
S1
R3
R25
R77
R78
R26
!i122 836
R17
R4
31
R69
R79
R80
!i113 1
R15
R6
vrx_shifter
R7
R8
DXx4 work 18 rx_shifter_sv_unit 0 22 k@a`0;R^bT2jLSTKHN5NY1
Z81 !s110 1710986114
R2
r1
!s85 0
!i10b 1
!s100 P9BLInmCC52K^;JZ5zB`b0
I9zJm`PQlM:2`EG2<f6aF42
!s105 rx_shifter_sv_unit
S1
R3
R9
Z82 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv
Z83 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv
!i122 840
L0 5 63
R4
31
Z84 !s108 1710986114.000000
Z85 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv|
Z86 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv|
!i113 1
R15
R6
Xrx_shifter_sv_unit
R7
R8
R81
Vk@a`0;R^bT2jLSTKHN5NY1
r1
!s85 0
!i10b 1
!s100 4ia?_WNDn2ffGER@0I<lD0
Ik@a`0;R^bT2jLSTKHN5NY1
!i103 1
S1
R3
R9
R82
R83
R16
!i122 840
R17
R4
31
R84
R85
R86
!i113 1
R15
R6
vtop_UART_MIKE
R7
R8
DXx4 work 21 top_UART_MIKE_sv_unit 0 22 SOcoXCLY?EIdZR:ih;6lD1
R81
R2
r1
!s85 0
!i10b 1
!s100 A5<;YS?<C>YY:LDjb<mAM3
Ij2:YL<WfLi]<<Td9P`kOU1
!s105 top_UART_MIKE_sv_unit
S1
R3
R9
Z87 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv
Z88 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv
!i122 841
L0 6 91
R4
31
R84
Z89 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv|
Z90 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv|
!i113 1
R15
R6
ntop_@u@a@r@t_@m@i@k@e
Xtop_UART_MIKE_sv_unit
R7
R8
R81
VSOcoXCLY?EIdZR:ih;6lD1
r1
!s85 0
!i10b 1
!s100 zfzYYd_W07P1j7:?h=SjI2
ISOcoXCLY?EIdZR:ih;6lD1
!i103 1
S1
R3
R9
R87
R88
R16
!i122 841
R17
R4
31
R84
R89
R90
!i113 1
R15
R6
ntop_@u@a@r@t_@m@i@k@e_sv_unit
vtx_shifter
R7
R8
DXx4 work 18 tx_shifter_sv_unit 0 22 b9ZLo5]LUI][9KNXinAfh3
Z91 !s110 1710986115
R2
r1
!s85 0
!i10b 1
!s100 P@c:c^UTYLWLS6@fGaPFi1
IbVN1Hl0lJd2HP7`;Omacm0
!s105 tx_shifter_sv_unit
S1
R3
R9
Z92 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv
Z93 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv
!i122 842
L0 5 31
R4
31
Z94 !s108 1710986115.000000
Z95 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv|
Z96 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv|
!i113 1
R15
R6
Xtx_shifter_sv_unit
R7
R8
R91
Vb9ZLo5]LUI][9KNXinAfh3
r1
!s85 0
!i10b 1
!s100 SfGlWaW3g7SRMH=m[MOn90
Ib9ZLo5]LUI][9KNXinAfh3
!i103 1
S1
R3
R9
R92
R93
R16
!i122 842
R17
R4
31
R94
R95
R96
!i113 1
R15
R6
vUART_MIKE
R7
R8
DXx4 work 17 UART_MIKE_sv_unit 0 22 f9KFbYFeS3PR0ezdKT>DC0
R91
R2
r1
!s85 0
!i10b 1
!s100 :Fb2M46Nc=DAAnB9>2AYV2
If2]NgVgmM]O3jAJDZ;9XN2
!s105 UART_MIKE_sv_unit
S1
R3
Z97 w1710898779
Z98 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv
Z99 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv
!i122 843
L0 6 264
R4
31
R94
Z100 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv|
Z101 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv|
!i113 1
R15
R6
n@u@a@r@t_@m@i@k@e
vUART_MIKE_ctrl
R7
R8
DXx4 work 22 UART_MIKE_ctrl_sv_unit 0 22 c=zT2FUkOfg<`fL@S0d=V0
Z102 !s110 1710986116
R2
r1
!s85 0
!i10b 1
!s100 J8njzVPYoYR4WU>_8P`AX1
I>>5;K]aV18?h5@KFE^LAf0
!s105 UART_MIKE_ctrl_sv_unit
S1
R3
R9
Z103 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv
Z104 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv
!i122 844
L0 7 62
R4
31
Z105 !s108 1710986116.000000
Z106 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv|
Z107 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv|
!i113 1
R15
R6
n@u@a@r@t_@m@i@k@e_ctrl
XUART_MIKE_ctrl_sv_unit
R7
R8
R102
Vc=zT2FUkOfg<`fL@S0d=V0
r1
!s85 0
!i10b 1
!s100 JjYHI2`kVSZ>>gGXG<IFG2
Ic=zT2FUkOfg<`fL@S0d=V0
!i103 1
S1
R3
R9
R103
R104
R16
!i122 844
R17
R4
31
R105
R106
R107
!i113 1
R15
R6
n@u@a@r@t_@m@i@k@e_ctrl_sv_unit
XUART_MIKE_pkg
R7
Z108 !s110 1710986117
!i10b 1
!s100 ^j]RcS[;gYL7?8l:Tg@e]1
R1
Id@bY@`6]<gTQm^UT=MnlU1
Vd@bY@`6]<gTQm^UT=MnlU1
S1
R3
w1710915964
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv
!i122 845
R17
R4
r1
!s85 0
31
Z109 !s108 1710986117.000000
!s107 C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv|
!i113 1
R15
R6
n@u@a@r@t_@m@i@k@e_pkg
XUART_MIKE_sv_unit
R7
R8
R91
Vf9KFbYFeS3PR0ezdKT>DC0
r1
!s85 0
!i10b 1
!s100 Jo=D9A=>Y08dGIB5:lTFM3
If9KFbYFeS3PR0ezdKT>DC0
!i103 1
S1
R3
R97
R98
R99
R16
!i122 843
R17
R4
31
R94
R100
R101
!i113 1
R15
R6
n@u@a@r@t_@m@i@k@e_sv_unit
vUART_UNCORE
R7
R8
R18
DXx4 work 19 UART_UNCORE_sv_unit 0 22 VFY1R13K78dL6hD:0LS8]3
R108
R2
r1
!s85 0
!i10b 1
!s100 [QDBL8F>i5g4KfOCBf1DQ0
IBf^c;S<Z2Bd9c>b=B9]D[3
!s105 UART_UNCORE_sv_unit
S1
R3
Z110 w1710922045
Z111 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv
Z112 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv
!i122 846
L0 9 89
R4
31
R109
Z113 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\..\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv|
Z114 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv|
!i113 1
R15
R6
n@u@a@r@t_@u@n@c@o@r@e
XUART_UNCORE_sv_unit
R7
R8
R18
R108
VVFY1R13K78dL6hD:0LS8]3
r1
!s85 0
!i10b 1
!s100 _bN[^hH```=XiG8HS=c6b3
IVFY1R13K78dL6hD:0LS8]3
!i103 1
S1
R3
R110
R111
R112
FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\..\risc_v_mike_header.svh
R16
!i122 846
R17
R4
31
R109
R113
R114
!i113 1
R15
R6
n@u@a@r@t_@u@n@c@o@r@e_sv_unit
