{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745310400068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745310400068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 15:26:39 2025 " "Processing started: Tue Apr 22 15:26:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745310400068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745310400068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745310400068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745310400497 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper.sv(112) " "Verilog HDL Module Instantiation warning at wrapper.sv(112): ignored dangling comma in List of Port Connections" {  } { { "wrapper.sv" "" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 112 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1745310400529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk wrapper.sv(12) " "Verilog HDL Declaration information at wrapper.sv(12): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "wrapper.sv" "" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745310400529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310400529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/nguye/Desktop/temp/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310400529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745310400545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_board.sv(28) " "Verilog HDL information at key_board.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "key_board.sv" "" { Text "C:/Users/nguye/Desktop/temp/key_board.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1745310400561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_board.sv 1 1 " "Using design file key_board.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_board " "Found entity 1: key_board" {  } { { "key_board.sv" "" { Text "C:/Users/nguye/Desktop/temp/key_board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_board key_board:key_inst " "Elaborating entity \"key_board\" for hierarchy \"key_board:key_inst\"" {  } { { "wrapper.sv" "key_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.sv 1 1 " "Using design file debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "C:/Users/nguye/Desktop/temp/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce key_board:key_inst\|debounce:db0 " "Elaborating entity \"debounce\" for hierarchy \"key_board:key_inst\|debounce:db0\"" {  } { { "key_board.sv" "db0" { Text "C:/Users/nguye/Desktop/temp/key_board.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 debounce.sv(21) " "Verilog HDL assignment warning at debounce.sv(21): truncated value with size 32 to match size of target (24)" {  } { { "debounce.sv" "" { Text "C:/Users/nguye/Desktop/temp/debounce.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400577 "|wrapper|key_board:key_inst|debounce:db0"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_vga.sv 1 1 " "Using design file clk_vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_VGA " "Found entity 1: clk_VGA" {  } { { "clk_vga.sv" "" { Text "C:/Users/nguye/Desktop/temp/clk_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_VGA clk_VGA:clk_VGA1 " "Elaborating entity \"clk_VGA\" for hierarchy \"clk_VGA:clk_VGA1\"" {  } { { "wrapper.sv" "clk_VGA1" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "speed_control.sv 1 1 " "Using design file speed_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "speed_control.sv" "" { Text "C:/Users/nguye/Desktop/temp/speed_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:speed_inst " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:speed_inst\"" {  } { { "wrapper.sv" "speed_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 speed_control.sv(9) " "Verilog HDL assignment warning at speed_control.sv(9): truncated value with size 32 to match size of target (25)" {  } { { "speed_control.sv" "" { Text "C:/Users/nguye/Desktop/temp/speed_control.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400593 "|wrapper|speed_control:speed_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.sv 1 1 " "Using design file vga_controller.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/nguye/Desktop/temp/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_inst " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_inst\"" {  } { { "wrapper.sv" "vga_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hmaxxed vga_controller.sv(12) " "Verilog HDL or VHDL warning at vga_controller.sv(12): object \"hmaxxed\" assigned a value but never read" {  } { { "vga_controller.sv" "" { Text "C:/Users/nguye/Desktop/temp/vga_controller.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745310400593 "|wrapper|VGA_controller:vga_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmaxxed vga_controller.sv(13) " "Verilog HDL or VHDL warning at vga_controller.sv(13): object \"vmaxxed\" assigned a value but never read" {  } { { "vga_controller.sv" "" { Text "C:/Users/nguye/Desktop/temp/vga_controller.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745310400593 "|wrapper|VGA_controller:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(40) " "Verilog HDL assignment warning at vga_controller.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/nguye/Desktop/temp/vga_controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400593 "|wrapper|VGA_controller:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(49) " "Verilog HDL assignment warning at vga_controller.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/nguye/Desktop/temp/vga_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400593 "|wrapper|VGA_controller:vga_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "game_stage_machine.sv 1 1 " "Using design file game_stage_machine.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game_stage_machine " "Found entity 1: game_stage_machine" {  } { { "game_stage_machine.sv" "" { Text "C:/Users/nguye/Desktop/temp/game_stage_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_stage_machine game_stage_machine:state_inst " "Elaborating entity \"game_stage_machine\" for hierarchy \"game_stage_machine:state_inst\"" {  } { { "wrapper.sv" "state_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snake_and_apple.sv 1 1 " "Using design file snake_and_apple.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 snake_and_apple " "Found entity 1: snake_and_apple" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_and_apple snake_and_apple:snake_inst " "Elaborating entity \"snake_and_apple\" for hierarchy \"snake_and_apple:snake_inst\"" {  } { { "wrapper.sv" "snake_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(77) " "Verilog HDL assignment warning at snake_and_apple.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(78) " "Verilog HDL assignment warning at snake_and_apple.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(134) " "Verilog HDL assignment warning at snake_and_apple.sv(134): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(135) " "Verilog HDL assignment warning at snake_and_apple.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(136) " "Verilog HDL assignment warning at snake_and_apple.sv(136): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_and_apple.sv(137) " "Verilog HDL assignment warning at snake_and_apple.sv(137): truncated value with size 32 to match size of target (10)" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "snake_and_apple.sv(133) " "Verilog HDL Case Statement information at snake_and_apple.sv(133): all case item expressions in this case statement are onehot" {  } { { "snake_and_apple.sv" "" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random snake_and_apple:snake_inst\|random:lfsr_gen_x " "Elaborating entity \"random\" for hierarchy \"snake_and_apple:snake_inst\|random:lfsr_gen_x\"" {  } { { "snake_and_apple.sv" "lfsr_gen_x" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "apple_generator.sv 1 1 " "Using design file apple_generator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 apple_generator " "Found entity 1: apple_generator" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_generator snake_and_apple:snake_inst\|apple_generator:apple_gen_inst " "Elaborating entity \"apple_generator\" for hierarchy \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\"" {  } { { "snake_and_apple.sv" "apple_gen_inst" { Text "C:/Users/nguye/Desktop/temp/snake_and_apple.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apple_generator.sv(27) " "Verilog HDL assignment warning at apple_generator.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apple_generator.sv(28) " "Verilog HDL assignment warning at apple_generator.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 apple_generator.sv(43) " "Verilog HDL assignment warning at apple_generator.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 apple_generator.sv(44) " "Verilog HDL assignment warning at apple_generator.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 apple_generator.sv(52) " "Verilog HDL assignment warning at apple_generator.sv(52): truncated value with size 32 to match size of target (9)" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400624 "|wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "drawer.sv 1 1 " "Using design file drawer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.sv" "" { Text "C:/Users/nguye/Desktop/temp/drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawer drawer:draw_inst " "Elaborating entity \"drawer\" for hierarchy \"drawer:draw_inst\"" {  } { { "wrapper.sv" "draw_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led_7_doan.sv 1 1 " "Using design file led_7_doan.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_7_doan " "Found entity 1: led_7_doan" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310400641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745310400641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_7_doan led_7_doan:led_7_doan_inst " "Elaborating entity \"led_7_doan\" for hierarchy \"led_7_doan:led_7_doan_inst\"" {  } { { "wrapper.sv" "led_7_doan_inst" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310400656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 led_7_doan.sv(46) " "Verilog HDL assignment warning at led_7_doan.sv(46): truncated value with size 9 to match size of target (4)" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400656 "|wrapper|led_7_doan:led_7_doan_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 led_7_doan.sv(47) " "Verilog HDL assignment warning at led_7_doan.sv(47): truncated value with size 9 to match size of target (4)" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745310400656 "|wrapper|led_7_doan:led_7_doan_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_7_doan:led_7_doan_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_7_doan:led_7_doan_inst\|Div0\"" {  } { { "led_7_doan.sv" "Div0" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_7_doan:led_7_doan_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_7_doan:led_7_doan_inst\|Mod0\"" {  } { { "led_7_doan.sv" "Mod0" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_7_doan:led_7_doan_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_7_doan:led_7_doan_inst\|Div1\"" {  } { { "led_7_doan.sv" "Div1" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|Mod0\"" {  } { { "apple_generator.sv" "Mod0" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|Mod1\"" {  } { { "apple_generator.sv" "Mod1" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409902 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745310409902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_7_doan:led_7_doan_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"led_7_doan:led_7_doan_inst\|lpm_divide:Div0\"" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310409934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_7_doan:led_7_doan_inst\|lpm_divide:Div0 " "Instantiated megafunction \"led_7_doan:led_7_doan_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310409934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310409934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310409934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310409934 ""}  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745310409934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310409965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310409965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310409965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310409965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310409981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310409981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_7_doan:led_7_doan_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"led_7_doan:led_7_doan_inst\|lpm_divide:Mod0\"" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310410061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_7_doan:led_7_doan_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"led_7_doan:led_7_doan_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410061 ""}  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745310410061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_7_doan:led_7_doan_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"led_7_doan:led_7_doan_inst\|lpm_divide:Div1\"" {  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310410124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_7_doan:led_7_doan_inst\|lpm_divide:Div1 " "Instantiated megafunction \"led_7_doan:led_7_doan_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410124 ""}  } { { "led_7_doan.sv" "" { Text "C:/Users/nguye/Desktop/temp/led_7_doan.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745310410124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod0\"" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310410156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410156 ""}  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745310410156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod1\"" {  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310410228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"snake_and_apple:snake_inst\|apple_generator:apple_gen_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745310410230 ""}  } { { "apple_generator.sv" "" { Text "C:/Users/nguye/Desktop/temp/apple_generator.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745310410230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/nguye/Desktop/temp/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745310410267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745310410267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "random.sv" "" { Text "C:/Users/nguye/Desktop/temp/random.sv" 12 -1 0 } } { "debounce.sv" "" { Text "C:/Users/nguye/Desktop/temp/debounce.sv" 6 -1 0 } } { "debounce.sv" "" { Text "C:/Users/nguye/Desktop/temp/debounce.sv" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745310410570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745310410570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1745310411903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nguye/Desktop/temp/output_files/wrapper.map.smsg " "Generated suppressed messages file C:/Users/nguye/Desktop/temp/output_files/wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1745310411983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745310412221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310412221 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/nguye/Desktop/temp/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745310412367 "|wrapper|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1745310412367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4302 " "Implemented 4302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745310412367 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745310412367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4246 " "Implemented 4246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745310412367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745310412367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745310412407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 15:26:52 2025 " "Processing ended: Tue Apr 22 15:26:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745310412407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745310412407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745310412407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745310412407 ""}
