<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Pandora Head Sensors: LPC_UART4_TypeDef Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pandora Head Sensors
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('structLPC__UART4__TypeDef.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_UART4_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="LPC_UART4_TypeDef" -->
<p><code>#include &lt;<a class="el" href="LPC407x__8x__177x__8x_8h_source.html">LPC407x_8x_177x_8x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#adeff6b8ba33964c6f9513d74dd213b05">RBR</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#ade8c7820628bca861840163bd3dc7822">THR</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#a3756b2ae589b406b6557d17d1e8736bd">DLL</a></td></tr>
<tr><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#a58593d36841f01114bab76ef36065055">DLM</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#a26695fd2cedf54235c93346540c38ec1">IER</a></td></tr>
<tr><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#a59265237158ad22dd731d8b09944f6ad">IIR</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__UART4__TypeDef.html#aabfc68d1ea7d538c744f541335822e1b">FCR</a></td></tr>
<tr><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a1a405b88dfe980973027f7f9273b37b7">LCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a6099d60dc96c8a18b843f578260b5961">MCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a8e982fc2b417d9944bfd927b0546d217">LSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a94e0d5d77dd6ed4f974e6c38d939c073">MSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#af44b7f3f374a51063f7a66606b7424b3">SCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a67015ac014c209b729fd9bd94dff4864">ACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#abd192ab8c34c794d34f2de7368c7de39">ICR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#aeca16d684f05fb19f492a93898cc475b">FDR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#ac3799761d5bb333d838e4593d14305e1">OSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a3f038c50826af75bbd3251252887ce8e">POP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#ab8b96d670ce4832241e069dcd99ff3cd">MODE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a42f8dd432ab541690cb35b4f3e59f95b">RESERVED0</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a4f820373b25a4b1aa1cf0c0c3022327c">HDEN</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#ad7d8237963100974b6950aca45131835">RESERVED1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#afc3ff5add380571bdcd501a2001ee6fd">SCI_CTRL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a6e42d3f9e0ff7e37017b01cd8775d605">RS485CTRL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#aa02a443d4441b860b98d7a61c475fdc1">ADRMATCH</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#af8df75cc75b5cb5726be4e773084bbe5">RS485DLY</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#afcc9eceff2ec718d0a90d992fbd147dd">SYNCCTRL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a11bd3371806415a2d186c48459f5daea">TER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#aaa984af0a265d78531537f874cbd05f7">RESERVED2</a> [989]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a8baaf1b61d0b0d3a7dc03c3209b5ad6d">CFG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a21fac54a3afb7b8456ebff6683c91109">INTCE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a515b8ab77ca1d899f2787cafb70b02ec">INTSE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a8895934a77967d3059a13560519a31e6">INTS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a3905c7d78ec7ba154746feb24b760c41">INTE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a3beab274778555b4d82324df3074bcfc">INTCS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a8a1ea52d079463c4e82cafcd9df48136">INTSS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a57ee85c830df85448bbd038c17b53613">RESERVED3</a> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__UART4__TypeDef.html#a321d070b93fa574ab4ae5e969692b500">MID</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a3751003e1e165e905f15320705c86739"></a><!-- doxytag: member="LPC_UART4_TypeDef::@44" ref="a3751003e1e165e905f15320705c86739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeec40bb59cc048d605a402ce9d48e302"></a><!-- doxytag: member="LPC_UART4_TypeDef::@46" ref="aeec40bb59cc048d605a402ce9d48e302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c5f8bab7cdda197fa564de3b30a750e"></a><!-- doxytag: member="LPC_UART4_TypeDef::@48" ref="a1c5f8bab7cdda197fa564de3b30a750e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a67015ac014c209b729fd9bd94dff4864"></a><!-- doxytag: member="LPC_UART4_TypeDef::ACR" ref="a67015ac014c209b729fd9bd94dff4864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a67015ac014c209b729fd9bd94dff4864">LPC_UART4_TypeDef::ACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x020 Auto-baud Control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="aa02a443d4441b860b98d7a61c475fdc1"></a><!-- doxytag: member="LPC_UART4_TypeDef::ADRMATCH" ref="aa02a443d4441b860b98d7a61c475fdc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#aa02a443d4441b860b98d7a61c475fdc1">LPC_UART4_TypeDef::ADRMATCH</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x050 RS-485/EIA-485 address match Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a8baaf1b61d0b0d3a7dc03c3209b5ad6d"></a><!-- doxytag: member="LPC_UART4_TypeDef::CFG" ref="a8baaf1b61d0b0d3a7dc03c3209b5ad6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a8baaf1b61d0b0d3a7dc03c3209b5ad6d">LPC_UART4_TypeDef::CFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFD4 Configuration Register (R) </p>

</div>
</div>
<a class="anchor" id="a3756b2ae589b406b6557d17d1e8736bd"></a><!-- doxytag: member="LPC_UART4_TypeDef::DLL" ref="a3756b2ae589b406b6557d17d1e8736bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a3756b2ae589b406b6557d17d1e8736bd">LPC_UART4_TypeDef::DLL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 Divisor Latch LSB (R/W) </p>

</div>
</div>
<a class="anchor" id="a58593d36841f01114bab76ef36065055"></a><!-- doxytag: member="LPC_UART4_TypeDef::DLM" ref="a58593d36841f01114bab76ef36065055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a58593d36841f01114bab76ef36065055">LPC_UART4_TypeDef::DLM</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x004 Divisor Latch MSB (R/W) </p>

</div>
</div>
<a class="anchor" id="aabfc68d1ea7d538c744f541335822e1b"></a><!-- doxytag: member="LPC_UART4_TypeDef::FCR" ref="aabfc68d1ea7d538c744f541335822e1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#aabfc68d1ea7d538c744f541335822e1b">LPC_UART4_TypeDef::FCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x008 FIFO Control Register ( /W) </p>

</div>
</div>
<a class="anchor" id="aeca16d684f05fb19f492a93898cc475b"></a><!-- doxytag: member="LPC_UART4_TypeDef::FDR" ref="aeca16d684f05fb19f492a93898cc475b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#aeca16d684f05fb19f492a93898cc475b">LPC_UART4_TypeDef::FDR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x028 Fractional Divider Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a4f820373b25a4b1aa1cf0c0c3022327c"></a><!-- doxytag: member="LPC_UART4_TypeDef::HDEN" ref="a4f820373b25a4b1aa1cf0c0c3022327c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a4f820373b25a4b1aa1cf0c0c3022327c">LPC_UART4_TypeDef::HDEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x040 Half duplex Enable Register (R/W) </p>

</div>
</div>
<a class="anchor" id="abd192ab8c34c794d34f2de7368c7de39"></a><!-- doxytag: member="LPC_UART4_TypeDef::ICR" ref="abd192ab8c34c794d34f2de7368c7de39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#abd192ab8c34c794d34f2de7368c7de39">LPC_UART4_TypeDef::ICR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x024 irDA Control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a26695fd2cedf54235c93346540c38ec1"></a><!-- doxytag: member="LPC_UART4_TypeDef::IER" ref="a26695fd2cedf54235c93346540c38ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a26695fd2cedf54235c93346540c38ec1">LPC_UART4_TypeDef::IER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 Interrupt Enable Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a59265237158ad22dd731d8b09944f6ad"></a><!-- doxytag: member="LPC_UART4_TypeDef::IIR" ref="a59265237158ad22dd731d8b09944f6ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a59265237158ad22dd731d8b09944f6ad">LPC_UART4_TypeDef::IIR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x008 Interrupt ID Register (R/ ) </p>

</div>
</div>
<a class="anchor" id="a21fac54a3afb7b8456ebff6683c91109"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTCE" ref="a21fac54a3afb7b8456ebff6683c91109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a21fac54a3afb7b8456ebff6683c91109">LPC_UART4_TypeDef::INTCE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFD8 Interrupt Clear Enable Register (W) </p>

</div>
</div>
<a class="anchor" id="a3beab274778555b4d82324df3074bcfc"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTCS" ref="a3beab274778555b4d82324df3074bcfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a3beab274778555b4d82324df3074bcfc">LPC_UART4_TypeDef::INTCS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE8 Interrupt Clear Status Register (W) </p>

</div>
</div>
<a class="anchor" id="a3905c7d78ec7ba154746feb24b760c41"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTE" ref="a3905c7d78ec7ba154746feb24b760c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a3905c7d78ec7ba154746feb24b760c41">LPC_UART4_TypeDef::INTE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE4 Interrupt Enable Register (R) </p>

</div>
</div>
<a class="anchor" id="a8895934a77967d3059a13560519a31e6"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTS" ref="a8895934a77967d3059a13560519a31e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a8895934a77967d3059a13560519a31e6">LPC_UART4_TypeDef::INTS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE0 Interrupt Status Register (R) </p>

</div>
</div>
<a class="anchor" id="a515b8ab77ca1d899f2787cafb70b02ec"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTSE" ref="a515b8ab77ca1d899f2787cafb70b02ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a515b8ab77ca1d899f2787cafb70b02ec">LPC_UART4_TypeDef::INTSE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFDC Interrupt Set Enable Register (W) </p>

</div>
</div>
<a class="anchor" id="a8a1ea52d079463c4e82cafcd9df48136"></a><!-- doxytag: member="LPC_UART4_TypeDef::INTSS" ref="a8a1ea52d079463c4e82cafcd9df48136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a8a1ea52d079463c4e82cafcd9df48136">LPC_UART4_TypeDef::INTSS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFEC Interrupt Set Status Register (W) </p>

</div>
</div>
<a class="anchor" id="a1a405b88dfe980973027f7f9273b37b7"></a><!-- doxytag: member="LPC_UART4_TypeDef::LCR" ref="a1a405b88dfe980973027f7f9273b37b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a1a405b88dfe980973027f7f9273b37b7">LPC_UART4_TypeDef::LCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x00C Line Control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a8e982fc2b417d9944bfd927b0546d217"></a><!-- doxytag: member="LPC_UART4_TypeDef::LSR" ref="a8e982fc2b417d9944bfd927b0546d217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a8e982fc2b417d9944bfd927b0546d217">LPC_UART4_TypeDef::LSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x014 Line Status Register (R/ ) </p>

</div>
</div>
<a class="anchor" id="a6099d60dc96c8a18b843f578260b5961"></a><!-- doxytag: member="LPC_UART4_TypeDef::MCR" ref="a6099d60dc96c8a18b843f578260b5961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a6099d60dc96c8a18b843f578260b5961">LPC_UART4_TypeDef::MCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x010 Modem control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a321d070b93fa574ab4ae5e969692b500"></a><!-- doxytag: member="LPC_UART4_TypeDef::MID" ref="a321d070b93fa574ab4ae5e969692b500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a321d070b93fa574ab4ae5e969692b500">LPC_UART4_TypeDef::MID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFFC Module Identification Register (R) </p>

</div>
</div>
<a class="anchor" id="ab8b96d670ce4832241e069dcd99ff3cd"></a><!-- doxytag: member="LPC_UART4_TypeDef::MODE" ref="ab8b96d670ce4832241e069dcd99ff3cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#ab8b96d670ce4832241e069dcd99ff3cd">LPC_UART4_TypeDef::MODE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x034 NHP Mode selection Register (W) </p>

</div>
</div>
<a class="anchor" id="a94e0d5d77dd6ed4f974e6c38d939c073"></a><!-- doxytag: member="LPC_UART4_TypeDef::MSR" ref="a94e0d5d77dd6ed4f974e6c38d939c073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a94e0d5d77dd6ed4f974e6c38d939c073">LPC_UART4_TypeDef::MSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x018 Modem status Register (R/ ) </p>

</div>
</div>
<a class="anchor" id="ac3799761d5bb333d838e4593d14305e1"></a><!-- doxytag: member="LPC_UART4_TypeDef::OSR" ref="ac3799761d5bb333d838e4593d14305e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#ac3799761d5bb333d838e4593d14305e1">LPC_UART4_TypeDef::OSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x02C Over sampling Register (R/W) </p>

</div>
</div>
<a class="anchor" id="a3f038c50826af75bbd3251252887ce8e"></a><!-- doxytag: member="LPC_UART4_TypeDef::POP" ref="a3f038c50826af75bbd3251252887ce8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a3f038c50826af75bbd3251252887ce8e">LPC_UART4_TypeDef::POP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x030 NHP Pop Register (W) </p>

</div>
</div>
<a class="anchor" id="adeff6b8ba33964c6f9513d74dd213b05"></a><!-- doxytag: member="LPC_UART4_TypeDef::RBR" ref="adeff6b8ba33964c6f9513d74dd213b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#adeff6b8ba33964c6f9513d74dd213b05">LPC_UART4_TypeDef::RBR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 Receiver Buffer Register (R/ ) </p>

</div>
</div>
<a class="anchor" id="a42f8dd432ab541690cb35b4f3e59f95b"></a><!-- doxytag: member="LPC_UART4_TypeDef::RESERVED0" ref="a42f8dd432ab541690cb35b4f3e59f95b" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a42f8dd432ab541690cb35b4f3e59f95b">LPC_UART4_TypeDef::RESERVED0</a>[2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7d8237963100974b6950aca45131835"></a><!-- doxytag: member="LPC_UART4_TypeDef::RESERVED1" ref="ad7d8237963100974b6950aca45131835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#ad7d8237963100974b6950aca45131835">LPC_UART4_TypeDef::RESERVED1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa984af0a265d78531537f874cbd05f7"></a><!-- doxytag: member="LPC_UART4_TypeDef::RESERVED2" ref="aaa984af0a265d78531537f874cbd05f7" args="[989]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#aaa984af0a265d78531537f874cbd05f7">LPC_UART4_TypeDef::RESERVED2</a>[989]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a57ee85c830df85448bbd038c17b53613"></a><!-- doxytag: member="LPC_UART4_TypeDef::RESERVED3" ref="a57ee85c830df85448bbd038c17b53613" args="[3]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a57ee85c830df85448bbd038c17b53613">LPC_UART4_TypeDef::RESERVED3</a>[3]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e42d3f9e0ff7e37017b01cd8775d605"></a><!-- doxytag: member="LPC_UART4_TypeDef::RS485CTRL" ref="a6e42d3f9e0ff7e37017b01cd8775d605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a6e42d3f9e0ff7e37017b01cd8775d605">LPC_UART4_TypeDef::RS485CTRL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x04C RS-485/EIA-485 Control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="af8df75cc75b5cb5726be4e773084bbe5"></a><!-- doxytag: member="LPC_UART4_TypeDef::RS485DLY" ref="af8df75cc75b5cb5726be4e773084bbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#af8df75cc75b5cb5726be4e773084bbe5">LPC_UART4_TypeDef::RS485DLY</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x054 RS-485/EIA-485 direction control delay Register (R/W) </p>

</div>
</div>
<a class="anchor" id="afc3ff5add380571bdcd501a2001ee6fd"></a><!-- doxytag: member="LPC_UART4_TypeDef::SCI_CTRL" ref="afc3ff5add380571bdcd501a2001ee6fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#afc3ff5add380571bdcd501a2001ee6fd">LPC_UART4_TypeDef::SCI_CTRL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x048 Smart card Interface Control Register (R/W) </p>

</div>
</div>
<a class="anchor" id="af44b7f3f374a51063f7a66606b7424b3"></a><!-- doxytag: member="LPC_UART4_TypeDef::SCR" ref="af44b7f3f374a51063f7a66606b7424b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#af44b7f3f374a51063f7a66606b7424b3">LPC_UART4_TypeDef::SCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x01C Scratch Pad Register (R/W) </p>

</div>
</div>
<a class="anchor" id="afcc9eceff2ec718d0a90d992fbd147dd"></a><!-- doxytag: member="LPC_UART4_TypeDef::SYNCCTRL" ref="afcc9eceff2ec718d0a90d992fbd147dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#afcc9eceff2ec718d0a90d992fbd147dd">LPC_UART4_TypeDef::SYNCCTRL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x058 Synchronous Mode Control Register (R/W ) </p>

</div>
</div>
<a class="anchor" id="a11bd3371806415a2d186c48459f5daea"></a><!-- doxytag: member="LPC_UART4_TypeDef::TER" ref="a11bd3371806415a2d186c48459f5daea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#a11bd3371806415a2d186c48459f5daea">LPC_UART4_TypeDef::TER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x05C Transmit Enable Register (R/W) </p>

</div>
</div>
<a class="anchor" id="ade8c7820628bca861840163bd3dc7822"></a><!-- doxytag: member="LPC_UART4_TypeDef::THR" ref="ade8c7820628bca861840163bd3dc7822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="structLPC__UART4__TypeDef.html#ade8c7820628bca861840163bd3dc7822">LPC_UART4_TypeDef::THR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 Transmit Holding Register ( /W) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>mbed-src/targets/cmsis/TARGET_NXP/TARGET_LPC408X/<a class="el" href="LPC407x__8x__177x__8x_8h_source.html">LPC407x_8x_177x_8x.h</a></li>
</ul>
</div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="structLPC__UART4__TypeDef.html">LPC_UART4_TypeDef</a>      </li>

    <li class="footer">Generated on Mon May 5 2014 23:16:57 for Pandora Head Sensors by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
