###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID eda25)
#  Generated on:      Fri Jan  6 19:04:06 2017
#  Design:            CHIP
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin LZSS/codeword_reg_2_/CK 
Endpoint:   LZSS/codeword_reg_2_/D      (v) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__4_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.067
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.333
- Arrival Time                  9.964
= Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   0.500 |    0.869 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.000 |   0.500 |    0.869 | 
     | LZSS/data_queue_reg_1__4_ | CK ^ -> Q v  | DFFSRX4   | 0.520 |   1.020 |    1.388 | 
     | LZSS/FE_RC_592_0          | A v -> Y v   | BUFX20    | 0.179 |   1.198 |    1.567 | 
     | LZSS/U25602               | A v -> Y ^   | INVX20    | 0.175 |   1.374 |    1.742 | 
     | LZSS/U33224               | B ^ -> Y ^   | XOR2X1    | 0.259 |   1.633 |    2.001 | 
     | LZSS/U27289               | D ^ -> Y v   | NOR4X2    | 0.141 |   1.774 |    2.142 | 
     | LZSS/U27287               | A v -> Y ^   | NAND4X2   | 0.130 |   1.904 |    2.272 | 
     | LZSS/U25730               | A ^ -> Y v   | CLKINVX3  | 0.131 |   2.035 |    2.404 | 
     | LZSS/U32701               | A0 v -> Y ^  | AOI21XL   | 0.465 |   2.500 |    2.869 | 
     | LZSS/U33147               | A1 ^ -> Y v  | OAI21X2   | 0.175 |   2.676 |    3.044 | 
     | LZSS/U33429               | A0 v -> Y ^  | AOI31X1   | 0.288 |   2.964 |    3.332 | 
     | LZSS/U26378               | A1 ^ -> Y v  | OAI21X2   | 0.230 |   3.194 |    3.562 | 
     | LZSS/U26377               | A1 v -> Y v  | AO21X4    | 0.268 |   3.462 |    3.830 | 
     | LZSS/U34253               | A0N v -> Y v | OAI2BB1X4 | 0.176 |   3.637 |    4.006 | 
     | LZSS/U34189               | A1 v -> Y v  | AO21X2    | 0.289 |   3.927 |    4.295 | 
     | LZSS/U34188               | A0N v -> Y v | OAI2BB1X4 | 0.199 |   4.125 |    4.494 | 
     | LZSS/U44075               | A1 v -> Y ^  | AOI21X4   | 0.136 |   4.262 |    4.630 | 
     | LZSS/FE_OFC1256_n48382    | A ^ -> Y ^   | BUFX8     | 0.157 |   4.418 |    4.787 | 
     | LZSS/U44072               | A0 ^ -> Y v  | OAI21X4   | 0.127 |   4.545 |    4.914 | 
     | LZSS/U34183               | A1 v -> Y v  | AO21X4    | 0.229 |   4.775 |    5.143 | 
     | LZSS/U25860               | A0N v -> Y v | OAI2BB1X4 | 0.163 |   4.937 |    5.306 | 
     | LZSS/U32748               | A0 v -> Y ^  | AOI21X4   | 0.128 |   5.066 |    5.434 | 
     | LZSS/U32904               | A1 ^ -> Y v  | OAI21X4   | 0.105 |   5.170 |    5.539 | 
     | LZSS/U33130               | A0 v -> Y ^  | AOI21X4   | 0.126 |   5.297 |    5.665 | 
     | LZSS/U33127               | B ^ -> Y ^   | OR2X4     | 0.151 |   5.448 |    5.816 | 
     | LZSS/U33128               | A ^ -> Y v   | NAND2X4   | 0.057 |   5.504 |    5.873 | 
     | LZSS/U33329               | A0 v -> Y ^  | AOI21X4   | 0.088 |   5.592 |    5.961 | 
     | LZSS/U33327               | B ^ -> Y ^   | OR2X4     | 0.136 |   5.729 |    6.097 | 
     | LZSS/U33328               | A ^ -> Y v   | NAND2X4   | 0.059 |   5.787 |    6.156 | 
     | LZSS/U33330               | A0 v -> Y ^  | AOI21X4   | 0.127 |   5.914 |    6.283 | 
     | LZSS/FE_RC_325_0          | A ^ -> Y v   | NAND4X4   | 0.091 |   6.006 |    6.374 | 
     | LZSS/FE_RC_330_0          | A0 v -> Y ^  | OAI211X2  | 0.237 |   6.242 |    6.611 | 
     | LZSS/U33046               | A ^ -> Y v   | NAND2X4   | 0.102 |   6.345 |    6.713 | 
     | LZSS/U33334               | A0 v -> Y ^  | AOI21X4   | 0.119 |   6.463 |    6.832 | 
     | LZSS/FE_RC_417_0          | AN ^ -> Y ^  | NAND4BX4  | 0.150 |   6.613 |    6.981 | 
     | LZSS/FE_RC_418_0          | B ^ -> Y v   | NAND2BX2  | 0.065 |   6.677 |    7.046 | 
     | LZSS/U34191               | A1N v -> Y v | OAI2BB1X4 | 0.141 |   6.819 |    7.187 | 
     | LZSS/U33347               | A0 v -> Y ^  | AOI21X2   | 0.139 |   6.958 |    7.327 | 
     | LZSS/FE_RC_487_0          | AN ^ -> Y ^  | NAND4BX4  | 0.177 |   7.135 |    7.503 | 
     | LZSS/FE_RC_488_0          | A ^ -> Y v   | NAND2X4   | 0.077 |   7.212 |    7.581 | 
     | LZSS/U32995               | A0 v -> Y v  | AO21X2    | 0.254 |   7.466 |    7.835 | 
     | LZSS/U32994               | A1N v -> Y v | OAI2BB1X4 | 0.150 |   7.616 |    7.985 | 
     | LZSS/U32996               | A0 v -> Y ^  | AOI21X4   | 0.124 |   7.741 |    8.109 | 
     | LZSS/U26738               | A0 ^ -> Y v  | OAI21X2   | 0.123 |   7.864 |    8.232 | 
     | LZSS/U26735               | A0 v -> Y ^  | AOI21X2   | 0.345 |   8.208 |    8.577 | 
     | LZSS/FE_RC_563_0          | A0 ^ -> Y v  | OAI31X2   | 0.160 |   8.368 |    8.736 | 
     | LZSS/U32579               | A v -> Y ^   | NAND2X2   | 0.142 |   8.510 |    8.878 | 
     | LZSS/U27343               | A0 ^ -> Y v  | AOI21X4   | 0.078 |   8.588 |    8.956 | 
     | LZSS/U27341               | B v -> Y ^   | NOR2X1    | 0.183 |   8.771 |    9.139 | 
     | LZSS/U27635               | A0 ^ -> Y v  | OAI21X2   | 0.098 |   8.868 |    9.237 | 
     | LZSS/U27634               | A v -> Y ^   | NAND2X2   | 0.104 |   8.973 |    9.341 | 
     | LZSS/FE_RC_591_0          | A2 ^ -> Y v  | OAI31X2   | 0.166 |   9.139 |    9.507 | 
     | LZSS/U32563               | A0 v -> Y ^  | AOI21X4   | 0.144 |   9.283 |    9.652 | 
     | LZSS/U32581               | A1 ^ -> Y v  | OAI21X4   | 0.087 |   9.370 |    9.739 | 
     | LZSS/U28696               | A v -> Y ^   | NAND2X2   | 0.083 |   9.454 |    9.822 | 
     | LZSS/U28694               | A1 ^ -> Y v  | AOI21X2   | 0.093 |   9.546 |    9.915 | 
     | LZSS/U28693               | A v -> Y ^   | NOR2X2    | 0.126 |   9.672 |   10.041 | 
     | LZSS/U29458               | A0 ^ -> Y v  | OAI21X2   | 0.068 |   9.740 |   10.108 | 
     | LZSS/U24865               | BN v -> Y v  | NAND4BBXL | 0.224 |   9.964 |   10.333 | 
     | LZSS/codeword_reg_2_      | D v          | DFFSRX2   | 0.000 |   9.964 |   10.333 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    0.131 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.131 | 
     | LZSS/codeword_reg_2_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |    0.131 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin LZSS/codeword_reg_3_/CK 
Endpoint:   LZSS/codeword_reg_3_/D       (^) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__3_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.205
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.195
- Arrival Time                  9.787
= Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   0.500 |    0.908 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.000 |   0.500 |    0.908 | 
     | LZSS/data_queue_reg_1__3_ | CK ^ -> QN v | DFFRX4    | 0.232 |   0.732 |    1.140 | 
     | LZSS/FE_OFC52_n34447      | A v -> Y ^   | INVX8     | 0.099 |   0.831 |    1.239 | 
     | LZSS/FE_OFC55_n34447      | A ^ -> Y v   | CLKINVX20 | 0.124 |   0.956 |    1.363 | 
     | LZSS/FE_RC_1_0            | A v -> Y ^   | INVX20    | 0.259 |   1.215 |    1.622 | 
     | LZSS/U25283               | A ^ -> Y v   | CLKINVX16 | 0.151 |   1.366 |    1.773 | 
     | LZSS/U40240               | B v -> Y v   | XOR2XL    | 0.408 |   1.774 |    2.182 | 
     | LZSS/U25028               | A v -> Y ^   | NOR4X2    | 0.239 |   2.013 |    2.421 | 
     | LZSS/U25085               | A ^ -> Y v   | NAND4X4   | 0.155 |   2.168 |    2.575 | 
     | LZSS/U27804               | C v -> Y v   | OR3X4     | 0.292 |   2.460 |    2.867 | 
     | LZSS/U24915               | B v -> Y ^   | NOR2X4    | 0.082 |   2.542 |    2.949 | 
     | LZSS/U24913               | A ^ -> Y v   | NAND3X2   | 0.129 |   2.671 |    3.078 | 
     | LZSS/U24917               | A v -> Y ^   | CLKINVX1  | 0.116 |   2.787 |    3.195 | 
     | LZSS/U26356               | A ^ -> Y v   | NOR2X2    | 0.078 |   2.865 |    3.273 | 
     | LZSS/FE_RC_89_0           | A1 v -> Y ^  | AOI21X4   | 0.145 |   3.010 |    3.417 | 
     | LZSS/FE_RC_99_0           | A0 ^ -> Y v  | OAI21X4   | 0.103 |   3.113 |    3.520 | 
     | LZSS/FE_RC_100_0          | A v -> Y ^   | NAND2X4   | 0.074 |   3.187 |    3.594 | 
     | LZSS/FE_RC_122_0          | A ^ -> Y ^   | AND3X6    | 0.158 |   3.344 |    3.752 | 
     | LZSS/FE_RC_143_0          | B ^ -> Y ^   | AND3X6    | 0.151 |   3.496 |    3.903 | 
     | LZSS/FE_RC_190_0          | B ^ -> Y v   | NAND3X4   | 0.092 |   3.588 |    3.995 | 
     | LZSS/FE_RC_191_0          | A v -> Y ^   | NAND3X6   | 0.076 |   3.663 |    4.071 | 
     | LZSS/FE_RC_192_0          | A ^ -> Y v   | NOR2X6    | 0.050 |   3.713 |    4.121 | 
     | LZSS/FE_RC_246_0          | A v -> Y ^   | NAND3X4   | 0.081 |   3.795 |    4.202 | 
     | LZSS/FE_RC_290_0          | AN ^ -> Y ^  | NAND4BX4  | 0.145 |   3.940 |    4.348 | 
     | LZSS/FE_RC_349_0          | AN ^ -> Y ^  | NAND4BX4  | 0.148 |   4.088 |    4.496 | 
     | LZSS/FE_RC_350_0          | A ^ -> Y v   | NAND2X4   | 0.070 |   4.158 |    4.566 | 
     | LZSS/FE_RC_351_0          | A v -> Y ^   | NAND2X4   | 0.075 |   4.233 |    4.640 | 
     | LZSS/FE_RC_352_0          | A ^ -> Y v   | NAND3X6   | 0.076 |   4.308 |    4.716 | 
     | LZSS/U33386               | A1 v -> Y ^  | AOI211X4  | 0.462 |   4.770 |    5.178 | 
     | LZSS/FE_RC_429_0          | AN ^ -> Y ^  | NAND4BX4  | 0.184 |   4.954 |    5.361 | 
     | LZSS/FE_RC_442_0          | B ^ -> Y v   | NAND4BX4  | 0.159 |   5.113 |    5.521 | 
     | LZSS/FE_RC_444_0          | A0 v -> Y ^  | OAI31X2   | 0.167 |   5.280 |    5.687 | 
     | LZSS/U25865               | A0 ^ -> Y v  | OAI211X2  | 0.147 |   5.427 |    5.834 | 
     | LZSS/U32909               | A1 v -> Y ^  | AOI211X2  | 0.254 |   5.681 |    6.089 | 
     | LZSS/U29467               | A0 ^ -> Y v  | OAI31X2   | 0.152 |   5.834 |    6.241 | 
     | LZSS/U32902               | A2 v -> Y ^  | AOI31X2   | 0.208 |   6.041 |    6.449 | 
     | LZSS/FE_RC_4_0            | A0 ^ -> Y v  | AOI211X2  | 0.175 |   6.216 |    6.624 | 
     | LZSS/U32891               | A0 v -> Y ^  | OAI211X2  | 0.271 |   6.487 |    6.894 | 
     | LZSS/FE_RC_547_0          | B ^ -> Y v   | NOR3BX4   | 0.120 |   6.607 |    7.014 | 
     | LZSS/FE_RC_548_0          | A v -> Y v   | OR2X2     | 0.242 |   6.848 |    7.256 | 
     | LZSS/U32972               | C v -> Y ^   | NAND3X2   | 0.120 |   6.968 |    7.376 | 
     | LZSS/U32959               | A1 ^ -> Y v  | AOI211X2  | 0.131 |   7.099 |    7.507 | 
     | LZSS/U32962               | A0 v -> Y ^  | OAI211X2  | 0.189 |   7.288 |    7.696 | 
     | LZSS/U32971               | A1 ^ -> Y v  | AOI211X2  | 0.126 |   7.414 |    7.821 | 
     | LZSS/U32951               | A v -> Y ^   | CLKINVX3  | 0.059 |   7.473 |    7.880 | 
     | LZSS/U32960               | A ^ -> Y ^   | AND3X4    | 0.165 |   7.637 |    8.045 | 
     | LZSS/U33418               | A0 ^ -> Y v  | OAI31X2   | 0.079 |   7.716 |    8.124 | 
     | LZSS/U33417               | A1 v -> Y ^  | OAI211X2  | 0.233 |   7.949 |    8.356 | 
     | LZSS/U33063               | C ^ -> Y v   | NAND3X4   | 0.161 |   8.110 |    8.517 | 
     | LZSS/U32594               | A v -> Y ^   | NOR2X6    | 0.104 |   8.213 |    8.621 | 
     | LZSS/U32595               | A ^ -> Y v   | NOR2X4    | 0.064 |   8.277 |    8.685 | 
     | LZSS/U32610               | A0 v -> Y ^  | OAI21X4   | 0.169 |   8.446 |    8.854 | 
     | LZSS/U32596               | A0 ^ -> Y v  | AOI21X4   | 0.123 |   8.569 |    8.977 | 
     | LZSS/U32611               | A0 v -> Y ^  | OAI21X4   | 0.147 |   8.716 |    9.124 | 
     | LZSS/U32597               | A1 ^ -> Y v  | AOI21X4   | 0.100 |   8.816 |    9.224 | 
     | LZSS/U32612               | A0 v -> Y ^  | OAI21X4   | 0.128 |   8.944 |    9.352 | 
     | LZSS/U32598               | A1 ^ -> Y v  | AOI21X4   | 0.097 |   9.040 |    9.448 | 
     | LZSS/U32613               | A0 v -> Y ^  | OAI21X4   | 0.133 |   9.174 |    9.581 | 
     | LZSS/U32599               | A1 ^ -> Y v  | AOI21X4   | 0.099 |   9.273 |    9.680 | 
     | LZSS/U32614               | A0 v -> Y ^  | OAI21X4   | 0.145 |   9.418 |    9.825 | 
     | LZSS/U32600               | A0 ^ -> Y v  | AOI21X4   | 0.105 |   9.523 |    9.931 | 
     | LZSS/U28436               | A0 v -> Y ^  | OAI21X4   | 0.106 |   9.629 |   10.037 | 
     | LZSS/U32621               | B ^ -> Y v   | NAND2X2   | 0.068 |   9.698 |   10.105 | 
     | LZSS/U32593               | B v -> Y ^   | NAND3X2   | 0.090 |   9.787 |   10.195 | 
     | LZSS/codeword_reg_3_      | D ^          | DFFSRX1   | 0.000 |   9.787 |   10.195 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    0.092 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.092 | 
     | LZSS/codeword_reg_3_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |    0.092 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin LZSS/codeword_reg_4_/CK 
Endpoint:   LZSS/codeword_reg_4_/D       (^) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.292
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.108
- Arrival Time                  9.663
= Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   0.500 |    0.946 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.000 |   0.500 |    0.946 | 
     | LZSS/data_queue_reg_1__1_ | CK ^ -> QN v | DFFSRX2   | 0.336 |   0.836 |    1.282 | 
     | LZSS/U25243               | A v -> Y v   | CLKBUFX2  | 0.212 |   1.048 |    1.494 | 
     | LZSS/U25452               | A v -> Y v   | CLKBUFX12 | 0.183 |   1.232 |    1.677 | 
     | LZSS/U25244               | A v -> Y v   | CLKBUFX20 | 0.261 |   1.492 |    1.938 | 
     | LZSS/U34428               | B v -> Y v   | XOR2XL    | 0.319 |   1.811 |    2.257 | 
     | LZSS/U45491               | C v -> Y ^   | NOR4X1    | 0.258 |   2.069 |    2.515 | 
     | LZSS/U26999               | A ^ -> Y v   | NAND4X1   | 0.159 |   2.228 |    2.674 | 
     | LZSS/FE_OFC1138_net213687 | A v -> Y v   | BUFX4     | 0.171 |   2.399 |    2.844 | 
     | LZSS/U32716               | B v -> Y ^   | NOR2X6    | 0.095 |   2.494 |    2.939 | 
     | LZSS/U32717               | A ^ -> Y v   | NAND4X6   | 0.098 |   2.592 |    3.037 | 
     | LZSS/U32830               | B v -> Y ^   | NOR2X4    | 0.132 |   2.724 |    3.170 | 
     | LZSS/U25056               | A ^ -> Y v   | NAND4X6   | 0.117 |   2.842 |    3.287 | 
     | LZSS/U25055               | B v -> Y ^   | NAND2X2   | 0.165 |   3.007 |    3.452 | 
     | LZSS/U30460               | A ^ -> Y ^   | OR2X1     | 0.277 |   3.283 |    3.729 | 
     | LZSS/U26453               | B0 ^ -> Y v  | AOI21X4   | 0.112 |   3.395 |    3.841 | 
     | LZSS/U30457               | A v -> Y v   | OR2X2     | 0.266 |   3.661 |    4.106 | 
     | LZSS/U26477               | A0 v -> Y ^  | AOI21X2   | 0.170 |   3.830 |    4.276 | 
     | LZSS/U26476               | B ^ -> Y v   | NOR2X2    | 0.095 |   3.926 |    4.371 | 
     | LZSS/U26510               | A v -> Y ^   | NOR4X2    | 0.216 |   4.142 |    4.588 | 
     | LZSS/U26509               | B ^ -> Y v   | NOR2X4    | 0.102 |   4.244 |    4.690 | 
     | LZSS/U26508               | A v -> Y ^   | NOR3X1    | 0.180 |   4.424 |    4.870 | 
     | LZSS/U26536               | A1 ^ -> Y v  | OAI21X2   | 0.177 |   4.602 |    5.047 | 
     | LZSS/U26534               | A0 v -> Y ^  | AOI21X2   | 0.171 |   4.773 |    5.218 | 
     | LZSS/U26533               | B ^ -> Y v   | NOR2X2    | 0.074 |   4.847 |    5.293 | 
     | LZSS/U26563               | A v -> Y ^   | NOR2X1    | 0.276 |   5.123 |    5.569 | 
     | LZSS/U26561               | A0 ^ -> Y v  | OAI21X4   | 0.141 |   5.264 |    5.710 | 
     | LZSS/U26602               | A v -> Y ^   | NAND2X2   | 0.146 |   5.410 |    5.856 | 
     | LZSS/U26600               | A0 ^ -> Y v  | AOI21X2   | 0.094 |   5.504 |    5.949 | 
     | LZSS/FE_OFC1287_n39431    | A v -> Y v   | BUFX4     | 0.167 |   5.671 |    6.117 | 
     | LZSS/U26667               | A v -> Y ^   | NOR2X2    | 0.161 |   5.832 |    6.278 | 
     | LZSS/U26666               | A1 ^ -> Y v  | OAI21X4   | 0.104 |   5.936 |    6.382 | 
     | LZSS/FE_OFC1291_n39515    | A v -> Y v   | BUFX4     | 0.154 |   6.090 |    6.535 | 
     | LZSS/U26664               | A0 v -> Y ^  | AOI21X2   | 0.177 |   6.267 |    6.712 | 
     | LZSS/U26780               | A0 ^ -> Y v  | OAI21X4   | 0.085 |   6.352 |    6.797 | 
     | LZSS/FE_OFC1292_n39519    | A v -> Y v   | BUFX4     | 0.142 |   6.494 |    6.940 | 
     | LZSS/U26779               | A0 v -> Y ^  | AOI21X2   | 0.255 |   6.748 |    7.194 | 
     | LZSS/U26929               | A1 ^ -> Y v  | OAI21X4   | 0.126 |   6.875 |    7.320 | 
     | LZSS/U26927               | B v -> Y ^   | NAND2X2   | 0.101 |   6.976 |    7.421 | 
     | LZSS/U27119               | A0 ^ -> Y v  | AOI21X2   | 0.110 |   7.085 |    7.531 | 
     | LZSS/U27118               | A v -> Y ^   | NOR2X1    | 0.282 |   7.367 |    7.813 | 
     | LZSS/U27116               | A0 ^ -> Y v  | OAI21X4   | 0.107 |   7.474 |    7.920 | 
     | LZSS/U27379               | A v -> Y ^   | NAND2X2   | 0.101 |   7.575 |    8.021 | 
     | LZSS/U27377               | A0 ^ -> Y v  | AOI21X2   | 0.075 |   7.650 |    8.096 | 
     | LZSS/FE_OFC1295_n39527    | A v -> Y v   | BUFX4     | 0.151 |   7.801 |    8.247 | 
     | LZSS/U27675               | A v -> Y ^   | NOR2X2    | 0.133 |   7.934 |    8.380 | 
     | LZSS/U27672               | A0 ^ -> Y v  | OAI21X4   | 0.083 |   8.017 |    8.463 | 
     | LZSS/U28073               | A0 v -> Y ^  | AOI21X1   | 0.218 |   8.235 |    8.680 | 
     | LZSS/U30456               | A0 ^ -> Y ^  | OA21X4    | 0.230 |   8.465 |    8.910 | 
     | LZSS/U28071               | A0 ^ -> Y v  | OAI21X2   | 0.086 |   8.551 |    8.996 | 
     | LZSS/U28372               | A0 v -> Y ^  | AOI21X1   | 0.298 |   8.849 |    9.295 | 
     | LZSS/U28371               | A0 ^ -> Y v  | OAI21X4   | 0.108 |   8.957 |    9.403 | 
     | LZSS/U28370               | A1 v -> Y ^  | AOI21X2   | 0.234 |   9.192 |    9.637 | 
     | LZSS/U28720               | A0 ^ -> Y v  | OAI21X4   | 0.136 |   9.328 |    9.773 | 
     | LZSS/U28719               | B v -> Y ^   | NAND2X4   | 0.082 |   9.410 |    9.856 | 
     | LZSS/U29462               | C ^ -> Y v   | NAND3BX1  | 0.130 |   9.540 |    9.986 | 
     | LZSS/U29460               | D v -> Y ^   | NAND4BX2  | 0.123 |   9.663 |   10.108 | 
     | LZSS/codeword_reg_4_      | D ^          | DFFSRXL   | 0.000 |   9.663 |   10.108 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    0.054 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.054 | 
     | LZSS/codeword_reg_4_ | CK ^         | DFFSRXL | 0.000 |   0.500 |    0.054 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin LZSS/codeword_reg_5_/CK 
Endpoint:   LZSS/codeword_reg_5_/D      (^) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__2_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.200
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.200
- Arrival Time                  9.740
= Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | clk ^        |          |       |   0.500 |    0.960 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ   | 0.000 |   0.500 |    0.960 | 
     | LZSS/data_queue_reg_1__2_ | CK ^ -> Q v  | DFFRX4   | 0.539 |   1.039 |    1.500 | 
     | LZSS/U25312               | A v -> Y v   | CLKBUFX8 | 0.366 |   1.405 |    1.866 | 
     | LZSS/U29558               | A v -> Y ^   | INVX16   | 0.309 |   1.714 |    2.174 | 
     | LZSS/U35226               | B ^ -> Y v   | XNOR2XL  | 0.344 |   2.058 |    2.518 | 
     | LZSS/U44519               | A v -> Y ^   | NOR4X2   | 0.223 |   2.282 |    2.742 | 
     | LZSS/U32535               | A ^ -> Y v   | NAND3X2  | 0.199 |   2.481 |    2.941 | 
     | LZSS/U33003               | A v -> Y ^   | NOR2X4   | 0.101 |   2.582 |    3.043 | 
     | LZSS/U30550               | A ^ -> Y v   | NAND3X2  | 0.101 |   2.684 |    3.144 | 
     | LZSS/U25660               | A v -> Y ^   | NOR2X2   | 0.104 |   2.788 |    3.248 | 
     | LZSS/U27253               | A ^ -> Y v   | NAND4X2  | 0.133 |   2.920 |    3.381 | 
     | LZSS/U41131               | A v -> Y ^   | NOR2X1   | 0.159 |   3.079 |    3.539 | 
     | LZSS/U49968               | A ^ -> Y v   | NAND4X2  | 0.157 |   3.236 |    3.696 | 
     | LZSS/U27776               | C v -> Y ^   | NAND4XL  | 0.318 |   3.554 |    4.014 | 
     | LZSS/U39263               | B ^ -> Y v   | NOR2BXL  | 0.104 |   3.657 |    4.118 | 
     | LZSS/U39262               | D v -> Y ^   | NAND4XL  | 0.536 |   4.194 |    4.654 | 
     | LZSS/U45087               | A1 ^ -> Y v  | OAI21X1  | 0.291 |   4.485 |    4.946 | 
     | LZSS/U45086               | A1 v -> Y ^  | AOI211X1 | 0.239 |   4.724 |    5.185 | 
     | LZSS/U45085               | A0 ^ -> Y v  | OAI21XL  | 0.150 |   4.875 |    5.335 | 
     | LZSS/FE_OFC1271_n10030    | A v -> Y v   | CLKBUFX3 | 0.322 |   5.197 |    5.657 | 
     | LZSS/U44986               | A1 v -> Y ^  | AOI211X1 | 0.292 |   5.489 |    5.950 | 
     | LZSS/FE_OFC1278_n10027    | A ^ -> Y ^   | CLKBUFX3 | 0.233 |   5.722 |    6.182 | 
     | LZSS/U44985               | B ^ -> Y v   | NOR3X1   | 0.113 |   5.835 |    6.295 | 
     | LZSS/U44984               | A v -> Y ^   | NOR4X1   | 0.276 |   6.111 |    6.571 | 
     | LZSS/FE_OFC1280_n10019    | A ^ -> Y ^   | BUFX4    | 0.192 |   6.302 |    6.762 | 
     | LZSS/U44983               | A1 ^ -> Y v  | OAI31XL  | 0.132 |   6.435 |    6.895 | 
     | LZSS/U48269               | A v -> Y ^   | CLKINVX1 | 0.084 |   6.519 |    6.979 | 
     | LZSS/U48268               | A0 ^ -> Y v  | AOI31X1  | 0.119 |   6.637 |    7.098 | 
     | LZSS/FE_OFC1286_n10011    | A v -> Y v   | CLKBUFX3 | 0.267 |   6.905 |    7.365 | 
     | LZSS/U39860               | A1 v -> Y ^  | OAI211XL | 0.367 |   7.272 |    7.732 | 
     | LZSS/U48267               | A ^ -> Y ^   | AND4X4   | 0.295 |   7.567 |    8.027 | 
     | LZSS/U48454               | A0 ^ -> Y v  | OAI21X1  | 0.178 |   7.745 |    8.205 | 
     | LZSS/U48452               | A1 v -> Y ^  | AOI211X1 | 0.546 |   8.291 |    8.751 | 
     | LZSS/U48360               | B ^ -> Y v   | NOR4X1   | 0.197 |   8.487 |    8.947 | 
     | LZSS/U48359               | C v -> Y ^   | NOR3X1   | 0.359 |   8.846 |    9.306 | 
     | LZSS/U48358               | A0 ^ -> Y v  | OAI211X1 | 0.240 |   9.086 |    9.547 | 
     | LZSS/U48357               | A1 v -> Y ^  | OAI21XL  | 0.371 |   9.457 |    9.917 | 
     | LZSS/U42858               | B ^ -> Y v   | NAND2XL  | 0.121 |   9.579 |   10.039 | 
     | LZSS/U54011               | D v -> Y ^   | NAND4X1  | 0.161 |   9.740 |   10.200 | 
     | LZSS/codeword_reg_5_      | D ^          | DFFSRX2  | 0.000 |   9.740 |   10.200 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    0.040 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.040 | 
     | LZSS/codeword_reg_5_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |    0.040 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin LZSS/dict_reg_177__5_/CK 
Endpoint:   LZSS/dict_reg_177__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.279
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.121
- Arrival Time                  9.622
= Slack Time                    0.499
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.750 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.929 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.188 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.476 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.889 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.431 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    8.948 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.427 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.099 | 
     | LZSS/dict_reg_177__5_ | RN ^         | DFFSRXL  | 0.022 |   9.622 |   10.121 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |    0.001 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.001 | 
     | LZSS/dict_reg_177__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |    0.001 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin LZSS/dict_reg_216__2_/CK 
Endpoint:   LZSS/dict_reg_216__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.607
= Slack Time                    0.519
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.771 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.949 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.209 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.497 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.875 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.478 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.785 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.240 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.616 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.123 | 
     | LZSS/dict_reg_216__2_ | RN ^         | DFFRX1   | 0.003 |   9.607 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.019 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.019 | 
     | LZSS/dict_reg_216__2_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.019 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin LZSS/dict_reg_217__2_/CK 
Endpoint:   LZSS/dict_reg_217__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.606
= Slack Time                    0.520
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.771 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.950 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.209 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.498 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.876 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.479 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.785 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.240 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.616 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.124 | 
     | LZSS/dict_reg_217__2_ | RN ^         | DFFRX1   | 0.002 |   9.606 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.020 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.020 | 
     | LZSS/dict_reg_217__2_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.020 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin LZSS/dict_reg_251__4_/CK 
Endpoint:   LZSS/dict_reg_251__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.606
= Slack Time                    0.520
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.771 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.950 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.209 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.498 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.876 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.479 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.785 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.240 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.616 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.124 | 
     | LZSS/dict_reg_251__4_ | RN ^         | DFFRX1   | 0.002 |   9.606 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.020 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.020 | 
     | LZSS/dict_reg_251__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.020 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin LZSS/dict_reg_251__3_/CK 
Endpoint:   LZSS/dict_reg_251__3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.605
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.772 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.951 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.210 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.499 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.877 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.480 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.786 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.241 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.617 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.125 | 
     | LZSS/dict_reg_251__3_ | RN ^         | DFFRX1   | 0.001 |   9.605 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.021 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.021 | 
     | LZSS/dict_reg_251__3_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.021 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin LZSS/dict_reg_217__7_/CK 
Endpoint:   LZSS/dict_reg_217__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.605
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.773 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.951 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.211 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.499 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.877 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.480 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.787 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.242 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.618 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.125 | 
     | LZSS/dict_reg_217__7_ | RN ^         | DFFRX1   | 0.001 |   9.605 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.021 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.021 | 
     | LZSS/dict_reg_217__7_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.021 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin LZSS/dict_reg_216__7_/CK 
Endpoint:   LZSS/dict_reg_216__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.274
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.126
- Arrival Time                  9.605
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.773 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.951 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.211 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.499 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.877 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.480 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.787 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.242 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.618 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.125 | 
     | LZSS/dict_reg_216__7_ | RN ^         | DFFRX1   | 0.001 |   9.605 |   10.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.021 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.021 | 
     | LZSS/dict_reg_216__7_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.021 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin LZSS/dict_reg_232__6_/CK 
Endpoint:   LZSS/dict_reg_232__6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.236
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.164
- Arrival Time                  9.616
= Slack Time                    0.548
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.800 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.978 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.238 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.526 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.939 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.481 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    8.998 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.477 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.149 | 
     | LZSS/dict_reg_232__6_ | RN ^         | DFFSRX4  | 0.015 |   9.616 |   10.164 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.048 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.048 | 
     | LZSS/dict_reg_232__6_ | CK ^         | DFFSRX4 | 0.000 |   0.500 |   -0.048 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin LZSS/dict_reg_236__7_/CK 
Endpoint:   LZSS/dict_reg_236__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.236
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.164
- Arrival Time                  9.614
= Slack Time                    0.550
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.801 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.980 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.239 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.528 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.941 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.483 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.000 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.478 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.150 | 
     | LZSS/dict_reg_236__7_ | RN ^         | DFFSRX4  | 0.013 |   9.614 |   10.164 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.050 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.050 | 
     | LZSS/dict_reg_236__7_ | CK ^         | DFFSRX4 | 0.000 |   0.500 |   -0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin LZSS/dict_reg_241__6_/CK 
Endpoint:   LZSS/dict_reg_241__6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.236
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.164
- Arrival Time                  9.612
= Slack Time                    0.552
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.804 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.982 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.242 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.530 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.943 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.485 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.002 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.481 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.153 | 
     | LZSS/dict_reg_241__6_ | RN ^         | DFFSRX4  | 0.011 |   9.612 |   10.164 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.052 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.052 | 
     | LZSS/dict_reg_241__6_ | CK ^         | DFFSRX4 | 0.000 |   0.500 |   -0.052 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin LZSS/dict_reg_213__2_/CK 
Endpoint:   LZSS/dict_reg_213__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.239
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.161
- Arrival Time                  9.607
= Slack Time                    0.554
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.805 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.984 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.243 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.532 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.910 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.513 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.819 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.274 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.650 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.158 | 
     | LZSS/dict_reg_213__2_ | RN ^         | DFFRX4   | 0.003 |   9.607 |   10.161 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.054 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.054 | 
     | LZSS/dict_reg_213__2_ | CK ^         | DFFRX4 | 0.000 |   0.500 |   -0.054 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin LZSS/dict_reg_245__4_/CK 
Endpoint:   LZSS/dict_reg_245__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.236
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.164
- Arrival Time                  9.610
= Slack Time                    0.554
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.806 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.984 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.243 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.532 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.945 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.487 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.004 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.482 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.155 | 
     | LZSS/dict_reg_245__4_ | RN ^         | DFFSRX4  | 0.009 |   9.610 |   10.164 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.054 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.054 | 
     | LZSS/dict_reg_245__4_ | CK ^         | DFFSRX4 | 0.000 |   0.500 |   -0.054 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin LZSS/dict_reg_214__2_/CK 
Endpoint:   LZSS/dict_reg_214__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.239
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.161
- Arrival Time                  9.607
= Slack Time                    0.554
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.805 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.984 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.243 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.532 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.910 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.513 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.819 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.274 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.650 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.158 | 
     | LZSS/dict_reg_214__2_ | RN ^         | DFFRX4   | 0.003 |   9.607 |   10.161 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.054 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.054 | 
     | LZSS/dict_reg_214__2_ | CK ^         | DFFRX4 | 0.000 |   0.500 |   -0.054 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin LZSS/dict_reg_254__4_/CK 
Endpoint:   LZSS/dict_reg_254__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.239
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.161
- Arrival Time                  9.606
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.806 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.985 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.244 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.533 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.911 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.514 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.820 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.275 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.651 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.159 | 
     | LZSS/dict_reg_254__4_ | RN ^         | DFFRX4   | 0.002 |   9.606 |   10.161 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.055 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.055 | 
     | LZSS/dict_reg_254__4_ | CK ^         | DFFRX4 | 0.000 |   0.500 |   -0.055 | 
     +----------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin LZSS/dict_reg_254__3_/CK 
Endpoint:   LZSS/dict_reg_254__3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.239
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.161
- Arrival Time                  9.606
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.807 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.985 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.245 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.533 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.911 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.514 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.820 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.276 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.651 | 
     | LZSS/U44157           | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.159 | 
     | LZSS/dict_reg_254__3_ | RN ^         | DFFRX4   | 0.002 |   9.606 |   10.161 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.055 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.055 | 
     | LZSS/dict_reg_254__3_ | CK ^         | DFFRX4 | 0.000 |   0.500 |   -0.055 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin LZSS/dict_reg_223__2_/CK 
Endpoint:   LZSS/dict_reg_223__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.236
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.164
- Arrival Time                  9.603
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.813 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.991 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.250 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.539 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.952 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.494 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.011 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.490 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.162 | 
     | LZSS/dict_reg_223__2_ | RN ^         | DFFSRX4  | 0.002 |   9.603 |   10.164 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.061 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.061 | 
     | LZSS/dict_reg_223__2_ | CK ^         | DFFSRX4 | 0.000 |   0.500 |   -0.061 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin LZSS/dict_reg_173__0_/CK 
Endpoint:   LZSS/dict_reg_173__0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.622
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.816 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    6.994 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.254 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.542 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.955 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.497 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.014 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.493 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.165 | 
     | LZSS/dict_reg_173__0_ | RN ^         | DFFSRX2  | 0.022 |   9.622 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.064 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.064 | 
     | LZSS/dict_reg_173__0_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.064 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin LZSS/dict_reg_176__1_/CK 
Endpoint:   LZSS/dict_reg_176__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.622
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.823 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.002 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.261 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.550 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.963 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.505 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.022 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.500 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.172 | 
     | LZSS/dict_reg_176__1_ | RN ^         | DFFSRX1  | 0.022 |   9.622 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.072 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.072 | 
     | LZSS/dict_reg_176__1_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.072 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin LZSS/dict_reg_175__4_/CK 
Endpoint:   LZSS/dict_reg_175__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.622
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.824 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.002 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.262 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.550 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.963 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.505 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.022 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.501 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.173 | 
     | LZSS/dict_reg_175__4_ | RN ^         | DFFSRX1  | 0.021 |   9.622 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.072 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.072 | 
     | LZSS/dict_reg_175__4_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.072 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin LZSS/dict_reg_174__6_/CK 
Endpoint:   LZSS/dict_reg_174__6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.622
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.824 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.002 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.262 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.550 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.963 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.505 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.022 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.501 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.173 | 
     | LZSS/dict_reg_174__6_ | RN ^         | DFFSRX1  | 0.021 |   9.622 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.072 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.072 | 
     | LZSS/dict_reg_174__6_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.072 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin LZSS/data_queue_reg_5__1_/CK 
Endpoint:   LZSS/data_queue_reg_5__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                        (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.621
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | reset v      |          |       |   5.252 |    5.825 | 
     | ipad_rst                  | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.003 | 
     | LZSS/U31120               | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.263 | 
     | LZSS/U28837               | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.551 | 
     | LZSS/U31124               | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.964 | 
     | LZSS/FE_OFC13_n37600      | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.506 | 
     | LZSS/U31115               | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.023 | 
     | LZSS/U31117               | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.502 | 
     | LZSS/FE_OFC12_n37591      | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.174 | 
     | LZSS/data_queue_reg_5__1_ | RN ^         | DFFSRX1  | 0.020 |   9.621 |   10.194 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.500 |   -0.073 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.073 | 
     | LZSS/data_queue_reg_5__1_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.073 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin LZSS/dict_reg_156__7_/CK 
Endpoint:   LZSS/dict_reg_156__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.620
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.826 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.004 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.264 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.552 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.965 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.507 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.024 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.503 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.175 | 
     | LZSS/dict_reg_156__7_ | RN ^         | DFFSRX1  | 0.019 |   9.620 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.074 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.074 | 
     | LZSS/dict_reg_156__7_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.074 | 
     +-----------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin LZSS/dict_reg_158__6_/CK 
Endpoint:   LZSS/dict_reg_158__6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.620
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.826 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.005 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.264 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.552 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.965 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.507 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.024 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.503 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.175 | 
     | LZSS/dict_reg_158__6_ | RN ^         | DFFSRX1  | 0.019 |   9.620 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.075 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.075 | 
     | LZSS/dict_reg_158__6_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.075 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin LZSS/dict_reg_158__7_/CK 
Endpoint:   LZSS/dict_reg_158__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.620
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.826 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.005 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.264 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.553 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.966 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.507 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.024 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.503 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.175 | 
     | LZSS/dict_reg_158__7_ | RN ^         | DFFSRX1  | 0.019 |   9.620 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.075 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.075 | 
     | LZSS/dict_reg_158__7_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.075 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin LZSS/dict_reg_247__4_/CK 
Endpoint:   LZSS/dict_reg_247__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.609
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.830 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.008 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.267 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.556 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.969 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.511 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.028 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.507 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.179 | 
     | LZSS/dict_reg_247__4_ | RN ^         | DFFSRX2  | 0.008 |   9.609 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.078 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.078 | 
     | LZSS/dict_reg_247__4_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.078 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin LZSS/dict_reg_249__3_/CK 
Endpoint:   LZSS/dict_reg_249__3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.606
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.832 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.010 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.270 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.558 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.971 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.513 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.030 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.509 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.181 | 
     | LZSS/dict_reg_249__3_ | RN ^         | DFFSRX2  | 0.006 |   9.606 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.080 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.080 | 
     | LZSS/dict_reg_249__3_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.080 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin LZSS/dict_reg_224__3_/CK 
Endpoint:   LZSS/dict_reg_224__3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.605
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.833 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.012 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.271 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.560 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.973 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.515 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.032 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.510 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.182 | 
     | LZSS/dict_reg_224__3_ | RN ^         | DFFSRX2  | 0.004 |   9.605 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.082 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.082 | 
     | LZSS/dict_reg_224__3_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.082 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin LZSS/dict_reg_226__2_/CK 
Endpoint:   LZSS/dict_reg_226__2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.603
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.835 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.014 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.273 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.562 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.975 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.517 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.034 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.512 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.184 | 
     | LZSS/dict_reg_226__2_ | RN ^         | DFFSRX2  | 0.002 |   9.603 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.084 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.084 | 
     | LZSS/dict_reg_226__2_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.084 | 
     +-----------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin LZSS/dict_reg_222__0_/CK 
Endpoint:   LZSS/dict_reg_222__0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  9.603
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.835 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.014 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.273 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.562 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.975 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.517 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.034 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.512 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.184 | 
     | LZSS/dict_reg_222__0_ | RN ^         | DFFSRX2  | 0.002 |   9.603 |   10.187 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.084 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.084 | 
     | LZSS/dict_reg_222__0_ | CK ^         | DFFSRX2 | 0.000 |   0.500 |   -0.084 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin LZSS/dict_reg_252__7_/CK 
Endpoint:   LZSS/dict_reg_252__7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.609
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.837 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.016 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.275 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.564 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.977 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.518 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.035 | 
     | LZSS/U31117           | A v -> Y ^   | INVX12   | 0.479 |   8.928 |    9.514 | 
     | LZSS/FE_OFC12_n37591  | A ^ -> Y ^   | CLKBUFX4 | 0.672 |   9.601 |   10.186 | 
     | LZSS/dict_reg_252__7_ | RN ^         | DFFSRX1  | 0.008 |   9.609 |   10.194 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.086 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.086 | 
     | LZSS/dict_reg_252__7_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.086 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin LZSS/codeword_reg_3_/CK 
Endpoint:   LZSS/codeword_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.206
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.194
- Arrival Time                  9.608
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.837 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.016 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.275 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.564 | 
     | LZSS/U31118          | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.942 | 
     | LZSS/FE_OFC6_n37592  | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.545 | 
     | LZSS/U49786          | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.851 | 
     | LZSS/U44492          | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.306 | 
     | LZSS/U44484          | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.682 | 
     | LZSS/U44157          | A ^ -> Y ^   | CLKBUFX3 | 0.507 |   9.604 |   10.190 | 
     | LZSS/codeword_reg_3_ | RN ^         | DFFSRX1  | 0.004 |   9.608 |   10.194 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.086 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.086 | 
     | LZSS/codeword_reg_3_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |   -0.086 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin LZSS/dict_reg_96__5_/CK 
Endpoint:   LZSS/dict_reg_96__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.535
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.838 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.016 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.276 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.564 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.977 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.519 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.036 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.474 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.086 | 
     | LZSS/dict_reg_96__5_ | RN ^         | DFFSRXL  | 0.036 |   9.535 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.086 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.086 | 
     | LZSS/dict_reg_96__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.086 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin LZSS/dict_reg_83__1_/CK 
Endpoint:   LZSS/dict_reg_83__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.533
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.840 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.019 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.278 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.567 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.980 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.521 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.038 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.476 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.088 | 
     | LZSS/dict_reg_83__1_ | RN ^         | DFFSRXL  | 0.034 |   9.533 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.089 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.089 | 
     | LZSS/dict_reg_83__1_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.089 | 
     +----------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin LZSS/dict_reg_74__1_/CK 
Endpoint:   LZSS/dict_reg_74__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.527
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.846 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.025 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.284 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.573 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.986 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.527 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.045 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.482 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.094 | 
     | LZSS/dict_reg_74__1_ | RN ^         | DFFSRXL  | 0.028 |   9.527 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.095 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.095 | 
     | LZSS/dict_reg_74__1_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.095 | 
     +----------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin LZSS/dict_reg_73__5_/CK 
Endpoint:   LZSS/dict_reg_73__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.527
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.846 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.025 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.284 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.573 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.986 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.528 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.045 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.482 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.094 | 
     | LZSS/dict_reg_73__5_ | RN ^         | DFFSRXL  | 0.027 |   9.527 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.095 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.095 | 
     | LZSS/dict_reg_73__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.095 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin LZSS/codeword_reg_4_/CK 
Endpoint:   LZSS/codeword_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.522
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.852 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.030 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.290 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.578 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.991 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.533 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.050 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.488 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.100 | 
     | LZSS/codeword_reg_4_ | RN ^         | DFFSRXL  | 0.022 |   9.522 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.100 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.100 | 
     | LZSS/codeword_reg_4_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.100 | 
     +----------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin LZSS/dict_reg_60__5_/CK 
Endpoint:   LZSS/dict_reg_60__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.521
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.852 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.031 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.290 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.579 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.992 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.534 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.051 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.488 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.100 | 
     | LZSS/dict_reg_60__5_ | RN ^         | DFFSRXL  | 0.021 |   9.521 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -0.101 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.101 | 
     | LZSS/dict_reg_60__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.101 | 
     +----------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin LZSS/dict_reg_105__1_/CK 
Endpoint:   LZSS/dict_reg_105__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.516
= Slack Time                    0.605
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.857 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.035 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.295 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.583 | 
     | LZSS/U31124           | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    7.996 | 
     | LZSS/FE_OFC13_n37600  | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.538 | 
     | LZSS/U31115           | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.055 | 
     | LZSS/U31116           | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.493 | 
     | LZSS/FE_OFC11_n37590  | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.105 | 
     | LZSS/dict_reg_105__1_ | RN ^         | DFFSRXL  | 0.017 |   9.516 |   10.122 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.500 |   -0.105 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.105 | 
     | LZSS/dict_reg_105__1_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.105 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin LZSS/dict_reg_2__5_/CK 
Endpoint:   LZSS/dict_reg_2__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.504
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.870 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.048 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.307 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.596 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    8.009 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.551 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.068 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.506 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.117 | 
     | LZSS/dict_reg_2__5_  | RN ^         | DFFSRXL  | 0.004 |   9.504 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.500 |   -0.118 | 
     | ipad_clk            | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.118 | 
     | LZSS/dict_reg_2__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.118 | 
     +---------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin LZSS/dict_reg_1__5_/CK 
Endpoint:   LZSS/dict_reg_1__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.278
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.122
- Arrival Time                  9.503
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     |                      | reset v      |          |       |   5.252 |    5.870 | 
     | ipad_rst             | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.049 | 
     | LZSS/U31120          | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.308 | 
     | LZSS/U28837          | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.597 | 
     | LZSS/U31124          | A v -> Y ^   | INVX12   | 0.413 |   7.391 |    8.010 | 
     | LZSS/FE_OFC13_n37600 | A ^ -> Y ^   | BUFX12   | 0.542 |   7.933 |    8.552 | 
     | LZSS/U31115          | A ^ -> Y v   | CLKINVX1 | 0.517 |   8.450 |    9.069 | 
     | LZSS/U31116          | A v -> Y ^   | INVX12   | 0.438 |   8.888 |    9.507 | 
     | LZSS/FE_OFC11_n37590 | A ^ -> Y ^   | BUFX6    | 0.612 |   9.499 |   10.118 | 
     | LZSS/dict_reg_1__5_  | RN ^         | DFFSRXL  | 0.003 |   9.503 |   10.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.500 |   -0.119 | 
     | ipad_clk            | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -0.119 | 
     | LZSS/dict_reg_1__5_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -0.119 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin LZSS/dict_reg_240__1_/CK 
Endpoint:   LZSS/dict_reg_240__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.504
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.882 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.061 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.320 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.609 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.987 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.590 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.896 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.351 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.727 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.129 | 
     | LZSS/dict_reg_240__1_ | RN ^         | DFFRX1   | 0.006 |   9.504 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.131 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.131 | 
     | LZSS/dict_reg_240__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.131 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin LZSS/dict_reg_239__1_/CK 
Endpoint:   LZSS/dict_reg_239__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.504
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.882 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.061 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.320 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.609 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.987 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.590 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.896 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.351 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.727 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.129 | 
     | LZSS/dict_reg_239__1_ | RN ^         | DFFRX1   | 0.006 |   9.504 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.131 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.131 | 
     | LZSS/dict_reg_239__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.131 | 
     +----------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin LZSS/dict_reg_236__1_/CK 
Endpoint:   LZSS/dict_reg_236__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.503
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.252 |    5.883 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.061 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.321 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.609 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.987 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.590 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.896 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.352 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.728 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.129 | 
     | LZSS/dict_reg_236__1_ | RN ^         | DFFRX1   | 0.005 |   9.503 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.131 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.131 | 
     | LZSS/dict_reg_236__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.131 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin LZSS/dict_reg_235__1_/CK 
Endpoint:   LZSS/dict_reg_235__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.503
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.883 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.061 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.321 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.609 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.987 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.590 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.896 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.352 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.728 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.129 | 
     | LZSS/dict_reg_235__1_ | RN ^         | DFFRX1   | 0.005 |   9.503 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.131 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.131 | 
     | LZSS/dict_reg_235__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.131 | 
     +----------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin LZSS/dict_reg_233__1_/CK 
Endpoint:   LZSS/dict_reg_233__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.503
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.883 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.062 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.321 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.610 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.988 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.591 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.897 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.352 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.728 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.130 | 
     | LZSS/dict_reg_233__1_ | RN ^         | DFFRX1   | 0.005 |   9.503 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.132 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.132 | 
     | LZSS/dict_reg_233__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.132 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin LZSS/dict_reg_232__1_/CK 
Endpoint:   LZSS/dict_reg_232__1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.265
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.135
- Arrival Time                  9.502
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    5.884 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.179 |   6.430 |    7.062 | 
     | LZSS/U31120           | A v -> Y ^   | INVX16   | 0.259 |   6.689 |    7.322 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.289 |   6.978 |    7.610 | 
     | LZSS/U31118           | A v -> Y ^   | INVX12   | 0.378 |   7.356 |    7.988 | 
     | LZSS/FE_OFC6_n37592   | A ^ -> Y ^   | BUFX12   | 0.603 |   7.959 |    8.591 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.306 |   8.265 |    8.897 | 
     | LZSS/U44492           | A ^ -> Y ^   | BUFX3    | 0.455 |   8.720 |    9.353 | 
     | LZSS/U44484           | A ^ -> Y ^   | CLKBUFX3 | 0.376 |   9.096 |    9.729 | 
     | LZSS/U44196           | A ^ -> Y ^   | CLKBUFX3 | 0.401 |   9.498 |   10.130 | 
     | LZSS/dict_reg_232__1_ | RN ^         | DFFRX1   | 0.004 |   9.502 |   10.135 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -0.132 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -0.132 | 
     | LZSS/dict_reg_232__1_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -0.132 | 
     +----------------------------------------------------------------------------+ 

