--- arch/arm64/include/asm/tlbflush.h
+++ arch/arm64/include/asm/tlbflush.h
@@ -148,19 +148,6 @@ static inline void flush_tlb_kernel_range(unsigned long start, unsigned long end
 		flush_tlb_all();
 }
 
-/*
- * Used to invalidate the TLB (walk caches) corresponding to intermediate page
- * table levels (pgd/pud/pmd).
- */
-static inline void __flush_tlb_pgtable(struct mm_struct *mm,
-				       unsigned long uaddr)
-{
-	unsigned long addr = uaddr >> 12 | ((unsigned long)ASID(mm) << 48);
-
-	dsb(ishst);
-	asm("tlbi	vae1is, %0" : : "r" (addr));
-	dsb(ish);
-}
 /*
  * On AArch64, the cache coherency is handled via the set_pte_at() function.
  */
