Release 5.2i - Par F.28
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


ACER-DEVAN::  Mon Sep 20 09:57:06 2004


C:/Xilinx/bin/nt/par.exe -w -ol 2 -t 1 test_map.ncd test.ncd test.pcf 


Constraints file: test.pcf

Loading device database for application par from file "test_map.ncd".
   "test" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolved that GCLKIOB <clock> must be placed at site A11.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            15 out of 284     5%
      Number of LOCed External IOBs    0 out of 15      0%

   Number of SLICEs                   47 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98977f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a0bfda) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 211 unrouted;       REAL time: 0 secs 

Phase 2: 210 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    xlxi_4_xlxn_27          |  Global  |    1   |  0.000     |  0.774      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_4_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_4_xlxn_16          |   Local  |    4   |  0.726     |  2.714      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_4_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.093      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.351      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_4_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  0.920      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_4_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.906      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.396      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_4_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The Score for this design is: 241


The Number of signals not completely routed for this design is: 0

   The Average Connection Delay for this design is:        1.733 ns
   The Maximum Pin Delay is:                               3.917 ns
   The Average Connection Delay on the 10 Worst Nets is:   3.410 ns

   Listing Pin Delays by value: (ns)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
          74          58          54          25           0           0


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test.ncd.


PAR done.
