Fitter report for bemicro_m10_nios2_top
Fri Sep 16 14:18:29 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 16 14:18:29 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; bemicro_m10_nios2_top                       ;
; Top-level Entity Name              ; bemicro_m10_nios2_top                       ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484C8GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 4,732 / 8,064 ( 59 % )                      ;
;     Total combinational functions  ; 4,260 / 8,064 ( 53 % )                      ;
;     Dedicated logic registers      ; 2,745 / 8,064 ( 34 % )                      ;
; Total registers                    ; 2813                                        ;
; Total pins                         ; 70 / 250 ( 28 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 145,240 / 387,072 ( 38 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 1 / 1 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08DAF484C8GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processor 3            ;  10.2%      ;
;     Processor 4            ;  10.1%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; USER_LED[1]   ; Missing drive strength ;
; USER_LED[2]   ; Missing drive strength ;
; USER_LED[3]   ; Missing drive strength ;
; USER_LED[4]   ; Missing drive strength ;
; USER_LED[5]   ; Missing drive strength ;
; USER_LED[6]   ; Missing drive strength ;
; USER_LED[7]   ; Missing drive strength ;
; USER_LED[8]   ; Missing drive strength ;
; SDRAM_A[0]    ; Missing drive strength ;
; SDRAM_A[1]    ; Missing drive strength ;
; SDRAM_A[2]    ; Missing drive strength ;
; SDRAM_A[3]    ; Missing drive strength ;
; SDRAM_A[4]    ; Missing drive strength ;
; SDRAM_A[5]    ; Missing drive strength ;
; SDRAM_A[6]    ; Missing drive strength ;
; SDRAM_A[7]    ; Missing drive strength ;
; SDRAM_A[8]    ; Missing drive strength ;
; SDRAM_A[9]    ; Missing drive strength ;
; SDRAM_A[10]   ; Missing drive strength ;
; SDRAM_A[11]   ; Missing drive strength ;
; SDRAM_A[12]   ; Missing drive strength ;
; SDRAM_BA[0]   ; Missing drive strength ;
; SDRAM_BA[1]   ; Missing drive strength ;
; SDRAM_CASN    ; Missing drive strength ;
; SDRAM_CKE     ; Missing drive strength ;
; SDRAM_CSN     ; Missing drive strength ;
; SDRAM_DQM[0]  ; Missing drive strength ;
; SDRAM_DQM[1]  ; Missing drive strength ;
; SDRAM_RASN    ; Missing drive strength ;
; SDRAM_WEN     ; Missing drive strength ;
; SDRAM_CLK     ; Missing drive strength ;
; ADXL362_MOSI  ; Missing drive strength ;
; ADXL362_SCLK  ; Missing drive strength ;
; ADXL362_CSn   ; Missing drive strength ;
; SFLASH_DCLK   ; Missing drive strength ;
; SFLASH_CSn    ; Missing drive strength ;
; SFLASH_ASDI   ; Missing drive strength ;
; AD5681R_LDACn ; Missing drive strength ;
; AD5681R_RSTn  ; Missing drive strength ;
; AD5681R_SCL   ; Missing drive strength ;
; AD5681R_SDA   ; Missing drive strength ;
; AD5681R_SYNCn ; Missing drive strength ;
; SDRAM_DQ[0]   ; Missing drive strength ;
; SDRAM_DQ[1]   ; Missing drive strength ;
; SDRAM_DQ[2]   ; Missing drive strength ;
; SDRAM_DQ[3]   ; Missing drive strength ;
; SDRAM_DQ[4]   ; Missing drive strength ;
; SDRAM_DQ[5]   ; Missing drive strength ;
; SDRAM_DQ[6]   ; Missing drive strength ;
; SDRAM_DQ[7]   ; Missing drive strength ;
; SDRAM_DQ[8]   ; Missing drive strength ;
; SDRAM_DQ[9]   ; Missing drive strength ;
; SDRAM_DQ[10]  ; Missing drive strength ;
; SDRAM_DQ[11]  ; Missing drive strength ;
; SDRAM_DQ[12]  ; Missing drive strength ;
; SDRAM_DQ[13]  ; Missing drive strength ;
; SDRAM_DQ[14]  ; Missing drive strength ;
; SDRAM_DQ[15]  ; Missing drive strength ;
; ADT7420_SCL   ; Missing drive strength ;
; ADT7420_SDA   ; Missing drive strength ;
+---------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                         ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a0                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a1                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a2                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a3                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a4                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a5                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a6                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a7                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a8                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a9                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a10                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a11                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a12                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a13                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a14                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a15                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a16                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a17                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a18                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a19                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a20                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a22                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a0                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a1                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a2                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a3                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a4                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a5                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a6                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a7                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a8                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a9                                                                ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a10                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a11                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a12                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a13                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a14                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a15                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a16                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a17                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a18                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a19                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a20                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a21                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a22                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a23                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a24                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a25                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a26                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a27                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a28                                                               ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[0]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[1]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[2]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[3]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[4]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[5]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[5]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[6]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[7]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[8]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[9]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[10]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_addr[11]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_bank[0]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_bank[1]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[0]                                                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[0]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WEN~output                                                                                                                                                                                                                                 ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[0]                                                                            ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[1]                                                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[1]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CASN~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[1]                                                                            ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[2]                                                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[2]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RASN~output                                                                                                                                                                                                                                ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[2]                                                                            ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[3]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CSN~output                                                                                                                                                                                                                                 ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_cmd[3]                                                                            ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[0]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[0]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[1]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[1]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[2]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[2]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[3]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[3]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[4]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[4]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[5]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[5]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[6]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[6]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[7]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[7]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[8]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[8]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[9]                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[9]                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                               ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[10]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[10]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[11]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[11]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[12]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[12]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[13]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[13]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[14]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[14]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[15]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_data[15]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_dqm[0]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_dqm[1]                                                                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                                                              ; I                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                         ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                               ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                        ; Q                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_15                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                              ; OE               ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_15                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[0]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[1]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[2]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[3]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[4]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[5]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[6]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[7]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[8]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[9]                                                                          ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                                                                ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[10]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                                                               ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[11]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                                                               ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[12]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                                                               ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[13]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                                                               ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[14]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                                                               ; O                ;                       ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|za_data[15]                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                                                               ; O                ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                     ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity             ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                            ;              ; ADT7420_CT       ; PIN_P13       ; QSF Assignment             ;
; Location                    ;                            ;              ; ADT7420_INT      ; PIN_AB14      ; QSF Assignment             ;
; I/O Standard                ; bemicro_m10_nios2_top      ;              ; ADT7420_CT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; bemicro_m10_nios2_top      ;              ; ADT7420_INT      ; 3.3-V LVTTL   ; QSF Assignment             ;
; Weak Pull-Up Resistor       ; bemicro_m10_nios2_top      ;              ; ADT7420_CT       ; ON            ; QSF Assignment             ;
; Weak Pull-Up Resistor       ; bemicro_m10_nios2_top      ;              ; ADT7420_INT      ; ON            ; QSF Assignment             ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_bemicro_system_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_bemicro_system_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7530 ) ; 0.00 % ( 0 / 7530 )        ; 0.00 % ( 0 / 7530 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7530 ) ; 0.00 % ( 0 / 7530 )        ; 0.00 % ( 0 / 7530 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7252 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 45 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/output_files/bemicro_m10_nios2_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,732 / 8,064 ( 59 % )     ;
;     -- Combinational with no register       ; 1987                       ;
;     -- Register only                        ; 472                        ;
;     -- Combinational with a register        ; 2273                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2230                       ;
;     -- 3 input functions                    ; 1094                       ;
;     -- <=2 input functions                  ; 936                        ;
;     -- Register only                        ; 472                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3902                       ;
;     -- arithmetic mode                      ; 358                        ;
;                                             ;                            ;
; Total registers*                            ; 2,813 / 9,287 ( 30 % )     ;
;     -- Dedicated logic registers            ; 2,745 / 8,064 ( 34 % )     ;
;     -- I/O registers                        ; 68 / 1,223 ( 6 % )         ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 366 / 504 ( 73 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 70 / 250 ( 28 % )          ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 25 / 42 ( 60 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 1 / 1 ( 100 % )            ;
; Total block memory bits                     ; 145,240 / 387,072 ( 38 % ) ;
; Total block memory implementation bits      ; 230,400 / 387,072 ( 60 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 14.3% / 14.1% / 14.7%      ;
; Peak interconnect usage (total/H/V)         ; 26.3% / 24.4% / 28.9%      ;
; Maximum fan-out                             ; 2082                       ;
; Highest non-global fan-out                  ; 130                        ;
; Total fan-out                               ; 24586                      ;
; Average fan-out                             ; 3.23                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 4566 / 8064 ( 57 % ) ; 166 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register        ; 1904                 ; 83                 ; 0                              ;
;     -- Register only                         ; 456                  ; 16                 ; 0                              ;
;     -- Combinational with a register         ; 2206                 ; 67                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 2159                 ; 71                 ; 0                              ;
;     -- 3 input functions                     ; 1059                 ; 35                 ; 0                              ;
;     -- <=2 input functions                   ; 892                  ; 44                 ; 0                              ;
;     -- Register only                         ; 456                  ; 16                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 3760                 ; 142                ; 0                              ;
;     -- arithmetic mode                       ; 350                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 2730                 ; 83                 ; 0                              ;
;     -- Dedicated logic registers             ; 2662 / 8064 ( 33 % ) ; 83 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 351 / 504 ( 70 % )   ; 15 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 70                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                            ; 145240               ; 0                  ; 0                              ;
; Total RAM block bits                         ; 230400               ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 25 / 42 ( 59 % )     ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                          ; 7 / 12 ( 58 % )      ; 0 / 12 ( 0 % )     ; 3 / 12 ( 25 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 36 / 252 ( 14 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 252 ( 6 % )     ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 2892                 ; 123                ; 4                              ;
;     -- Registered Input Connections          ; 2703                 ; 91                 ; 0                              ;
;     -- Output Connections                    ; 240                  ; 173                ; 2606                           ;
;     -- Registered Output Connections         ; 4                    ; 173                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 24074                ; 934                ; 2635                           ;
;     -- Registered Connections                ; 12076                ; 648                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 228                  ; 294                ; 2610                           ;
;     -- sld_hub:auto_hub                      ; 294                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2610                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 61                   ; 62                 ; 4                              ;
;     -- Output Ports                          ; 49                   ; 79                 ; 6                              ;
;     -- Bidir Ports                           ; 18                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 40                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 47                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 52                 ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 59                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADXL362_INT1 ; M15   ; 6        ; 31           ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ADXL362_INT2 ; M14   ; 6        ; 31           ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ADXL362_MISO ; L18   ; 6        ; 31           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; PB[1]        ; M1    ; 2        ; 0            ; 5            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; PB[2]        ; R1    ; 2        ; 0            ; 2            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; PB[3]        ; V5    ; 3        ; 3            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; PB[4]        ; AB5   ; 3        ; 13           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; SFLASH_DATA  ; P10   ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; SYS_CLK      ; N14   ; 6        ; 31           ; 9            ; 21           ; 76                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; USER_CLK     ; N15   ; 6        ; 31           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD5681R_LDACn ; N18   ; 6        ; 31           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD5681R_RSTn  ; L15   ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD5681R_SCL   ; G17   ; 6        ; 31           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD5681R_SDA   ; H17   ; 6        ; 31           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD5681R_SYNCn ; N19   ; 6        ; 31           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADXL362_CSn   ; L14   ; 6        ; 31           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADXL362_MOSI  ; L19   ; 6        ; 31           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADXL362_SCLK  ; M18   ; 6        ; 31           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; T20   ; 5        ; 31           ; 3            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; U21   ; 5        ; 31           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; P19   ; 5        ; 31           ; 6            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; N20   ; 6        ; 31           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; T19   ; 5        ; 31           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; T18   ; 5        ; 31           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA21  ; 5        ; 31           ; 1            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; AA22  ; 5        ; 31           ; 1            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; U22   ; 5        ; 31           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; T22   ; 5        ; 31           ; 2            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; R22   ; 5        ; 31           ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; P20   ; 5        ; 31           ; 6            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; P22   ; 5        ; 31           ; 4            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; R20   ; 5        ; 31           ; 3            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; T21   ; 5        ; 31           ; 2            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CASN    ; N21   ; 5        ; 31           ; 7            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; N22   ; 5        ; 31           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; M22   ; 5        ; 31           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CSN     ; P21   ; 5        ; 31           ; 5            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]  ; L20   ; 6        ; 31           ; 19           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]  ; L22   ; 5        ; 31           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RASN    ; M20   ; 6        ; 31           ; 14           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WEN     ; M21   ; 5        ; 31           ; 7            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_ASDI   ; R11   ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_CSn    ; R10   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_DCLK   ; P11   ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[1]   ; M2    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[2]   ; N1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[3]   ; R2    ; 2        ; 0            ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[4]   ; T1    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[5]   ; V4    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[6]   ; T6    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[7]   ; AB4   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[8]   ; AA5   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADT7420_SCL  ; W13   ; 4        ; 19           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted) ;
; ADT7420_SDA  ; R13   ; 4        ; 22           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted) ;
; SDRAM_DQ[0]  ; C22   ; 6        ; 31           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe                                                                                                                        ;
; SDRAM_DQ[10] ; H21   ; 6        ; 31           ; 9            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                                                          ;
; SDRAM_DQ[11] ; G20   ; 6        ; 31           ; 12           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                                                          ;
; SDRAM_DQ[12] ; F21   ; 6        ; 31           ; 15           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                                                          ;
; SDRAM_DQ[13] ; E21   ; 6        ; 31           ; 13           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                                                          ;
; SDRAM_DQ[14] ; D21   ; 6        ; 31           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                                                          ;
; SDRAM_DQ[15] ; C21   ; 6        ; 31           ; 17           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_15                                                                                                          ;
; SDRAM_DQ[1]  ; D22   ; 6        ; 31           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                                                           ;
; SDRAM_DQ[2]  ; E22   ; 6        ; 31           ; 13           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                                                           ;
; SDRAM_DQ[3]  ; F22   ; 6        ; 31           ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                                                           ;
; SDRAM_DQ[4]  ; G22   ; 6        ; 31           ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                                                           ;
; SDRAM_DQ[5]  ; H22   ; 6        ; 31           ; 9            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                                                           ;
; SDRAM_DQ[6]  ; J22   ; 6        ; 31           ; 11           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                                                           ;
; SDRAM_DQ[7]  ; K22   ; 6        ; 31           ; 11           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                                                           ;
; SDRAM_DQ[8]  ; K21   ; 6        ; 31           ; 11           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                                                           ;
; SDRAM_DQ[9]  ; J21   ; 6        ; 31           ; 11           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 4 / 20 ( 20 % )   ; 2.5V          ; --           ;
; 2        ; 7 / 24 ( 29 % )   ; 3.3V          ; --           ;
; 3        ; 9 / 36 ( 25 % )   ; 3.3V          ; --           ;
; 4        ; 2 / 24 ( 8 % )    ; 3.3V          ; --           ;
; 5        ; 20 / 28 ( 71 % )  ; 3.3V          ; --           ;
; 6        ; 32 / 42 ( 76 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 24 ( 0 % )    ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 209        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 213        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A14      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 81         ; 3        ; USER_LED[8]                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA13     ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 121        ; 5        ; SDRAM_A[3]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 123        ; 5        ; SDRAM_A[4]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 79         ; 3        ; USER_LED[7]                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 83         ; 3        ; PB[4]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 87         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB13     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB14     ; 103        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 113        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 247        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 215        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 203        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 251        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 249        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 229        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 217        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C13      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C17      ; 195        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C20      ; 185        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 175        ; 6        ; SDRAM_DQ[15]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 171        ; 6        ; SDRAM_DQ[0]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 23         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 19         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 17         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D13      ; 207        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 189        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 187        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 173        ; 6        ; SDRAM_DQ[14]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 169        ; 6        ; SDRAM_DQ[1]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; ~ALTERA_ADC1IN16~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; ~ALTERA_ADC1IN9~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 206        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E15      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E18      ; 191        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 180        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E21      ; 163        ; 6        ; SDRAM_DQ[13]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 161        ; 6        ; SDRAM_DQ[2]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; ~ALTERA_ADC1IN12~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F18      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F20      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 168        ; 6        ; SDRAM_DQ[12]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 159        ; 6        ; SDRAM_DQ[3]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; ~ALTERA_ADC1IN14~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; ~ALTERA_ADC1IN11~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 190        ; 6        ; AD5681R_SCL                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 156        ; 6        ; SDRAM_DQ[11]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 157        ; 6        ; SDRAM_DQ[4]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; ~ALTERA_ADC1IN13~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H14      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 188        ; 6        ; AD5681R_SDA                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H21      ; 151        ; 6        ; SDRAM_DQ[10]                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 149        ; 6        ; SDRAM_DQ[5]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; ~ALTERA_ADC1IN10~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 210        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J13      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J21      ; 155        ; 6        ; SDRAM_DQ[9]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 153        ; 6        ; SDRAM_DQ[6]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 25         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; ~ALTERA_ADC1IN15~                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 16         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K21      ; 154        ; 6        ; SDRAM_DQ[8]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 152        ; 6        ; SDRAM_DQ[7]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L2       ; 27         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 172        ; 6        ; ADXL362_CSn                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 174        ; 6        ; AD5681R_RSTn                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 178        ; 6        ; ADXL362_MISO                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 177        ; 6        ; ADXL362_MOSI                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 179        ; 6        ; SDRAM_DQM[0]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 146        ; 5        ; SDRAM_DQM[1]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 47         ; 2        ; PB[1]                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 45         ; 2        ; USER_LED[1]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 162        ; 6        ; ADXL362_INT2                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ; 160        ; 6        ; ADXL362_INT1                         ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 176        ; 6        ; ADXL362_SCLK                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 165        ; 6        ; SDRAM_RASN                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 144        ; 5        ; SDRAM_WEN                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 147        ; 5        ; SDRAM_CLK                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 55         ; 2        ; USER_LED[2]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 148        ; 6        ; SYS_CLK                              ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 150        ; 6        ; USER_CLK                             ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 164        ; 6        ; AD5681R_LDACn                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 166        ; 6        ; AD5681R_SYNCn                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 167        ; 6        ; SDRAM_A[12]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 145        ; 5        ; SDRAM_CASN                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 139        ; 5        ; SDRAM_CKE                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P10      ; 78         ; 3        ; SFLASH_DATA                          ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 90         ; 3        ; SFLASH_DCLK                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P13      ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 141        ; 5        ; SDRAM_A[11]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 143        ; 5        ; SDRAM_A[8]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 137        ; 5        ; SDRAM_CSN                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 135        ; 5        ; SDRAM_A[9]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 57         ; 2        ; PB[2]                                ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 59         ; 2        ; USER_LED[3]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R10      ; 76         ; 3        ; SFLASH_CSn                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 88         ; 3        ; SFLASH_ASDI                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R13      ; 100        ; 4        ; ADT7420_SDA                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 131        ; 5        ; SDRAM_BA[0]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 133        ; 5        ; SDRAM_A[7]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 49         ; 2        ; USER_LED[4]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 58         ; 2        ; USER_LED[6]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 130        ; 5        ; SDRAM_A[2]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 128        ; 5        ; SDRAM_A[1]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 129        ; 5        ; SDRAM_A[0]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 125        ; 5        ; SDRAM_BA[1]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 127        ; 5        ; SDRAM_A[6]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U17      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U21      ; 132        ; 5        ; SDRAM_A[10]                          ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 134        ; 5        ; SDRAM_A[5]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V4       ; 61         ; 3        ; USER_LED[5]                          ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 63         ; 3        ; PB[3]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V9       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V13      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V16      ; 114        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W3       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W12      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 99         ; 4        ; ADT7420_SCL                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W17      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 104        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                          ; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|pll7 ; nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|sdram_pll|sd1|pll7                                                                                                ; u0|adc_pll|sd1|pll7                                                                                            ;
; PLL mode                      ; Normal                                                                                                               ; Normal                                                                                                         ;
; Compensate clock              ; clock0                                                                                                               ; clock0                                                                                                         ;
; Compensated input/output pins ; --                                                                                                                   ; --                                                                                                             ;
; Switchover type               ; --                                                                                                                   ; --                                                                                                             ;
; Input frequency 0             ; 50.0 MHz                                                                                                             ; 50.0 MHz                                                                                                       ;
; Input frequency 1             ; --                                                                                                                   ; --                                                                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                             ; 50.0 MHz                                                                                                       ;
; Nominal VCO frequency         ; 400.0 MHz                                                                                                            ; 600.0 MHz                                                                                                      ;
; VCO post scale K counter      ; 2                                                                                                                    ; 2                                                                                                              ;
; VCO frequency control         ; Auto                                                                                                                 ; Auto                                                                                                           ;
; VCO phase shift step          ; 312 ps                                                                                                               ; 208 ps                                                                                                         ;
; VCO multiply                  ; --                                                                                                                   ; --                                                                                                             ;
; VCO divide                    ; --                                                                                                                   ; --                                                                                                             ;
; Freq min lock                 ; 37.5 MHz                                                                                                             ; 25.0 MHz                                                                                                       ;
; Freq max lock                 ; 81.27 MHz                                                                                                            ; 54.18 MHz                                                                                                      ;
; M VCO Tap                     ; 2                                                                                                                    ; 0                                                                                                              ;
; M Initial                     ; 2                                                                                                                    ; 1                                                                                                              ;
; M value                       ; 8                                                                                                                    ; 12                                                                                                             ;
; N value                       ; 1                                                                                                                    ; 1                                                                                                              ;
; Charge pump current           ; setting 1                                                                                                            ; setting 1                                                                                                      ;
; Loop filter resistance        ; setting 27                                                                                                           ; setting 27                                                                                                     ;
; Loop filter capacitance       ; setting 0                                                                                                            ; setting 0                                                                                                      ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                 ; 680 kHz to 980 kHz                                                                                             ;
; Bandwidth type                ; Medium                                                                                                               ; Medium                                                                                                         ;
; Real time reconfigurable      ; Off                                                                                                                  ; Off                                                                                                            ;
; Scan chain MIF file           ; --                                                                                                                   ; --                                                                                                             ;
; Preserve PLL counter order    ; Off                                                                                                                  ; Off                                                                                                            ;
; PLL location                  ; PLL_2                                                                                                                ; PLL_1                                                                                                          ;
; Inclk0 signal                 ; SYS_CLK                                                                                                              ; SYS_CLK                                                                                                        ;
; Inclk1 signal                 ; --                                                                                                                   ; --                                                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                        ; Global Clock                                                                                                   ;
; Inclk1 signal type            ; --                                                                                                                   ; --                                                                                                             ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+
; Name                                                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                 ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[0] ; clock0       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)       ; 9.00 (312 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 2       ; 2       ; u0|sdram_pll|sd1|pll7|clk[0] ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[1] ; clock1       ; 8    ; 5   ; 80.0 MHz         ; -90 (-3125 ps) ; 9.00 (312 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u0|sdram_pll|sd1|pll7|clk[1] ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[2] ; clock2       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)       ; 4.50 (312 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 2       ; 2       ; u0|sdram_pll|sd1|pll7|clk[2] ;
; nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|wire_pll7_clk[0]       ; clock0       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)       ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; u0|adc_pll|sd1|pll7|clk[0]   ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                               ; Library Name         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------+
; |bemicro_m10_nios2_top                                                                                                                  ; 4732 (4)    ; 2745 (2)                  ; 68 (68)       ; 145240      ; 25   ; 1          ; 0            ; 0       ; 0         ; 70   ; 0            ; 1987 (2)     ; 472 (1)           ; 2273 (1)         ; 0          ; |bemicro_m10_nios2_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; bemicro_m10_nios2_top                                     ; work                 ;
;    |nios2_bemicro_system:u0|                                                                                                            ; 4562 (0)    ; 2660 (0)                  ; 0 (0)         ; 145240      ; 25   ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1902 (0)     ; 455 (0)           ; 2205 (0)         ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios2_bemicro_system                                      ; nios2_bemicro_system ;
;       |altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|                                                                       ; 131 (23)    ; 101 (8)                   ; 0 (0)         ; 1112        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (15)      ; 30 (0)            ; 71 (8)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_mm_clock_crossing_bridge                    ; nios2_bemicro_system ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 48 (33)     ; 36 (20)                   ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 16 (5)            ; 20 (20)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_dc_fifo                                     ; nios2_bemicro_system ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 2 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                         ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle                         ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                ; work                 ;
;                |altsyncram_c7c1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_c7c1                                           ; work                 ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 60 (39)     ; 57 (33)                   ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 14 (8)            ; 43 (43)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_dc_fifo                                     ; nios2_bemicro_system ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 6 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                         ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle                         ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                ; work                 ;
;                |altsyncram_mac1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_mac1                                           ; work                 ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                                  ; nios2_bemicro_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle                            ; work                 ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                                   ; work                 ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                                  ; nios2_bemicro_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle                            ; work                 ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                                   ; work                 ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                                  ; nios2_bemicro_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle                            ; work                 ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                                   ; work                 ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_irq_clock_crosser                                  ; nios2_bemicro_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer_bundle                            ; work                 ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer                                   ; work                 ;
;       |altera_onchip_flash:ufm_flash|                                                                                                   ; 496 (0)     ; 216 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 246 (0)      ; 2 (0)             ; 248 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_onchip_flash                                       ; nios2_bemicro_system ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 88 (88)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 64 (64)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                                                                                            ; altera_onchip_flash_avmm_csr_controller                   ; nios2_bemicro_system ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 409 (355)   ; 183 (147)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (203)    ; 2 (0)             ; 185 (152)        ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_onchip_flash_avmm_data_controller                  ; nios2_bemicro_system ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                                                                                             ; altera_onchip_flash_a_address_write_protection_check      ; nios2_bemicro_system ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                                                                                    ; altera_onchip_flash_convert_address                       ; nios2_bemicro_system ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                   ; work                 ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer                                   ; work                 ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                              ; work                 ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                                                                                    ; altera_onchip_flash_block                                 ; nios2_bemicro_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                   ; nios2_bemicro_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                 ; nios2_bemicro_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (3)             ; 9 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                   ; nios2_bemicro_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                 ; nios2_bemicro_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                 ; nios2_bemicro_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                   ; nios2_bemicro_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                 ; nios2_bemicro_system ;
;       |i2c_opencores:i2c_temp_sense|                                                                                                    ; 284 (0)     ; 129 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 2 (0)             ; 128 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense                                                                                                                                                                                                                                                                                                                                                                                                                                         ; i2c_opencores                                             ; nios2_bemicro_system ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 284 (83)    ; 129 (54)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (28)     ; 2 (1)             ; 128 (53)         ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; i2c_master_top                                            ; nios2_bemicro_system ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 202 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (30)     ; 1 (0)             ; 75 (26)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                                                                                 ; i2c_master_byte_ctrl                                      ; nios2_bemicro_system ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 146 (146)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 1 (1)             ; 49 (49)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                                                                              ; i2c_master_bit_ctrl                                       ; nios2_bemicro_system ;
;       |nios2_bemicro_system_adc_pll:adc_pll|                                                                                            ; 13 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 3 (0)             ; 8 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_bemicro_system_adc_pll                              ; nios2_bemicro_system ;
;          |nios2_bemicro_system_adc_pll_altpll_5q22:sd1|                                                                                 ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1                                                                                                                                                                                                                                                                                                                                                                                    ; nios2_bemicro_system_adc_pll_altpll_5q22                  ; nios2_bemicro_system ;
;          |nios2_bemicro_system_adc_pll_stdsync_sv6:stdsync2|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                               ; nios2_bemicro_system_adc_pll_stdsync_sv6                  ; nios2_bemicro_system ;
;             |nios2_bemicro_system_adc_pll_dffpipe_l2c:dffpipe3|                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_stdsync_sv6:stdsync2|nios2_bemicro_system_adc_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_adc_pll_dffpipe_l2c                  ; nios2_bemicro_system ;
;       |nios2_bemicro_system_button_pio:button_pio|                                                                                      ; 29 (29)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 10 (10)           ; 11 (11)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                                                                                                                                           ; nios2_bemicro_system_button_pio                           ; nios2_bemicro_system ;
;       |nios2_bemicro_system_jtag_uart:jtag_uart|                                                                                        ; 164 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (17)      ; 23 (5)            ; 93 (20)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_jtag_uart                            ; nios2_bemicro_system ;
;          |alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|                                                           ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                         ; work                 ;
;          |nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_jtag_uart_scfifo_r                   ; nios2_bemicro_system ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                            ; scfifo                                                    ; work                 ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                               ; work                 ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                             ; work                 ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                              ; work                 ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                               ; cntr_337                                                  ; work                 ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                           ; work                 ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                      ; cntr_n2b                                                  ; work                 ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                            ; cntr_n2b                                                  ; work                 ;
;          |nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_jtag_uart_scfifo_w                   ; nios2_bemicro_system ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                            ; scfifo                                                    ; work                 ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                               ; work                 ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                             ; work                 ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                              ; work                 ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                               ; cntr_337                                                  ; work                 ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                           ; work                 ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                      ; cntr_n2b                                                  ; work                 ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                            ; cntr_n2b                                                  ; work                 ;
;       |nios2_bemicro_system_led_pio:led_pio|                                                                                            ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 8 (8)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_bemicro_system_led_pio                              ; nios2_bemicro_system ;
;       |nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|                                                                        ; 1055 (0)    ; 589 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 384 (0)      ; 131 (0)           ; 540 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_mm_interconnect_0                    ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:adc_pll_pll_slave_agent_rdata_fifo|                                                                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:adc_pll_pll_slave_agent_rsp_fifo|                                                                       ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:modular_adc_sample_store_csr_agent_rsp_fifo|                                                            ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:modular_adc_sequencer_csr_agent_rsp_fifo|                                                               ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|                                                                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 7 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 187 (187)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 82 (82)           ; 89 (89)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|                                                                   ; 44 (44)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 42 (42)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:spi_accelerometer_spi_control_port_agent_rsp_fifo|                                                      ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_accelerometer_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|                                                                ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:ufm_flash_csr_agent_rsp_fifo|                                                                           ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ufm_flash_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo|                                                                          ; 16 (16)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (0)            ; 12 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                  ; nios2_bemicro_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (8)            ; 12 (12)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                            ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 14 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 3 (0)             ; 8 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                  ; nios2_bemicro_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14 (10)     ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (1)             ; 8 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                            ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 14 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 4 (0)             ; 7 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                  ; nios2_bemicro_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14 (10)     ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (3)             ; 7 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                            ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 12 (0)            ; 10 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                  ; nios2_bemicro_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 12 (10)           ; 10 (10)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                            ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                             ; nios2_bemicro_system ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                                ; nios2_bemicro_system ;
;          |altera_merlin_master_agent:nios2_cpu_instruction_master_agent|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                ; nios2_bemicro_system ;
;          |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                             ; 13 (13)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                           ; nios2_bemicro_system ;
;          |altera_merlin_master_translator:nios2_cpu_instruction_master_translator|                                                      ; 9 (9)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                           ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:adc_pll_pll_slave_agent|                                                                            ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                          ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:sdram_pll_pll_slave_agent|                                                                          ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                          ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 3 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                          ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:slow_periph_bridge_s0_agent|                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:ufm_flash_csr_agent|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ufm_flash_csr_agent                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;          |altera_merlin_slave_agent:ufm_flash_data_agent|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ufm_flash_data_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                 ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:adc_pll_pll_slave_translator|                                                                  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:modular_adc_sample_store_csr_translator|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_sample_store_csr_translator                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:modular_adc_sequencer_csr_translator|                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_sequencer_csr_translator                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:spi_accelerometer_spi_control_port_translator|                                                 ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_accelerometer_spi_control_port_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:spi_dac_spi_control_port_translator|                                                           ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 16 (16)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:ufm_flash_csr_translator|                                                                      ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 33 (33)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ufm_flash_csr_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                               ; nios2_bemicro_system ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                               ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                   ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                  ; nios2_bemicro_system_mm_interconnect_0_cmd_demux          ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                           ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                          ; nios2_bemicro_system_mm_interconnect_0_cmd_demux_001      ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                               ; 26 (22)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (19)      ; 0 (0)             ; 5 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_mm_interconnect_0_cmd_mux_001        ; nios2_bemicro_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                  ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                               ; 55 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 45 (41)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_mm_interconnect_0_cmd_mux_001        ; nios2_bemicro_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                  ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                               ; 58 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (50)      ; 1 (1)             ; 6 (3)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_mm_interconnect_0_cmd_mux_001        ; nios2_bemicro_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                  ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                               ; 53 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 45 (41)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_mm_interconnect_0_cmd_mux_001        ; nios2_bemicro_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                  ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_router:router|                                                                         ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                        ; nios2_bemicro_system_mm_interconnect_0_router             ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_router_001:router_001|                                                                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                ; nios2_bemicro_system_mm_interconnect_0_router_001         ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                          ; nios2_bemicro_system_mm_interconnect_0_rsp_demux_001      ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                          ; nios2_bemicro_system_mm_interconnect_0_rsp_demux_001      ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                                          ; nios2_bemicro_system_mm_interconnect_0_rsp_demux_001      ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                                                                                                          ; nios2_bemicro_system_mm_interconnect_0_rsp_demux_001      ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                       ; 149 (149)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 58 (58)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                      ; nios2_bemicro_system_mm_interconnect_0_rsp_mux            ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_mm_interconnect_0_rsp_mux_001        ; nios2_bemicro_system ;
;       |nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|                                                                        ; 188 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 5 (0)             ; 104 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_mm_interconnect_1                    ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|                                                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_temp_sense_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; nios2_bemicro_system ;
;          |altera_merlin_master_agent:slow_periph_bridge_m0_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                                ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:i2c_temp_sense_avalon_slave_0_translator|                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_temp_sense_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 14 (14)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                            ; nios2_bemicro_system ;
;          |altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|                                                                  ; 23 (23)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 11 (11)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                             ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|nios2_bemicro_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                  ; nios2_bemicro_system_mm_interconnect_1_cmd_demux          ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_1_router:router|                                                                         ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|nios2_bemicro_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                        ; nios2_bemicro_system_mm_interconnect_1_router             ; nios2_bemicro_system ;
;          |nios2_bemicro_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                       ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 28 (28)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|nios2_bemicro_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                      ; nios2_bemicro_system_mm_interconnect_1_rsp_mux            ; nios2_bemicro_system ;
;       |nios2_bemicro_system_modular_adc:modular_adc|                                                                                    ; 309 (0)     ; 160 (0)                   ; 0 (0)         ; 1792        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (0)      ; 25 (0)            ; 135 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_modular_adc                          ; nios2_bemicro_system ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 229 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 17 (0)            ; 96 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                                                                                                                                             ; altera_modular_adc_control                                ; nios2_bemicro_system ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 218 (177)   ; 113 (89)                  ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (88)     ; 17 (15)           ; 96 (76)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                                                                                                                                ; altera_modular_adc_control_fsm                            ; nios2_bemicro_system ;
;                |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|                                                                      ; 37 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                                                                                                                                                                              ; altera_modular_adc_control_avrg_fifo                      ; nios2_bemicro_system ;
;                   |scfifo:scfifo_component|                                                                                             ; 37 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                      ; scfifo                                                    ; work                 ;
;                      |scfifo_ds61:auto_generated|                                                                                       ; 37 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                                                                                                                                                                           ; scfifo_ds61                                               ; work                 ;
;                         |a_dpfifo_3o41:dpfifo|                                                                                          ; 37 (7)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (7)       ; 0 (0)             ; 20 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                                                                                                                                                                                      ; a_dpfifo_3o41                                             ; work                 ;
;                            |a_fefifo_c6e:fifo_state|                                                                                    ; 17 (10)     ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 8 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                                                                                                                                                                              ; a_fefifo_c6e                                              ; work                 ;
;                               |cntr_337:count_usedw|                                                                                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw                                                                                                                                                         ; cntr_337                                                  ; work                 ;
;                            |altsyncram_rqn1:FIFOram|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                                                                                                                                                                              ; altsyncram_rqn1                                           ; work                 ;
;                            |cntr_n2b:rd_ptr_count|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                ; cntr_n2b                                                  ; work                 ;
;                            |cntr_n2b:wr_ptr|                                                                                            ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                      ; cntr_n2b                                                  ; work                 ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                                   ; work                 ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer                                   ; work                 ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                                                                                                                                   ; fiftyfivenm_adcblock_top_wrapper                          ; nios2_bemicro_system ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                                                                                                                                             ; chsel_code_converter_sw_to_hw                             ; nios2_bemicro_system ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                                                                                                                                          ; fiftyfivenm_adcblock_primitive_wrapper                    ; nios2_bemicro_system ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                                        ; 36 (36)     ; 27 (27)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 26 (26)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                                                                                                                                   ; altera_modular_adc_sample_store                           ; nios2_bemicro_system ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                                                                                                                                      ; altera_modular_adc_sample_store_ram                       ; nios2_bemicro_system ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                                                ; work                 ;
;                   |altsyncram_v5s1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_v5s1                                           ; work                 ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                              ; 44 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 7 (0)             ; 13 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                                                                                                                                         ; altera_modular_adc_sequencer                              ; nios2_bemicro_system ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                                ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 6 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                                                                                                                                              ; altera_modular_adc_sequencer_csr                          ; nios2_bemicro_system ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                              ; 29 (29)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 4 (4)             ; 7 (7)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                                                                                                                                            ; altera_modular_adc_sequencer_ctrl                         ; nios2_bemicro_system ;
;       |nios2_bemicro_system_nios2_cpu:nios2_cpu|                                                                                        ; 1173 (0)    ; 607 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 557 (0)      ; 57 (0)            ; 559 (0)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_nios2_cpu                            ; nios2_bemicro_system ;
;          |nios2_bemicro_system_nios2_cpu_cpu:cpu|                                                                                       ; 1173 (782)  ; 607 (332)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 557 (441)    ; 57 (12)           ; 559 (329)        ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                      ; nios2_bemicro_system_nios2_cpu_cpu                        ; nios2_bemicro_system ;
;             |nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|                             ; 391 (90)    ; 275 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (11)     ; 45 (4)            ; 230 (72)         ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                        ; nios2_bemicro_system_nios2_cpu_cpu_nios2_oci              ; nios2_bemicro_system ;
;                |nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|      ; 134 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 39 (0)            ; 57 (0)           ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                                      ; nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper    ; nios2_bemicro_system ;
;                   |nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|     ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 31 (28)           ; 18 (17)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk                                                      ; nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk     ; nios2_bemicro_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                   ; work                 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                   ; work                 ;
;                   |nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|           ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 8 (4)             ; 52 (52)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck                                                            ; nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck        ; nios2_bemicro_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                   ; work                 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                   ; work                 ;
;                   |sld_virtual_jtag_basic:nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy                                                                                            ; sld_virtual_jtag_basic                                    ; work                 ;
;                |nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|            ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                                            ; nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg       ; nios2_bemicro_system ;
;                |nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|              ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                                              ; nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break        ; nios2_bemicro_system ;
;                |nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|              ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                                              ; nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug        ; nios2_bemicro_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; altera_std_synchronizer                                   ; work                 ;
;                |nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|                    ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 54 (54)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                                    ; nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem           ; nios2_bemicro_system ;
;                   |nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram                                                                           ; nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module   ; nios2_bemicro_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                ; work                 ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                           ; work                 ;
;             |nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module ; nios2_bemicro_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                                ; work                 ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                ; altsyncram_s0c1                                           ; work                 ;
;             |nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module ; nios2_bemicro_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                                ; work                 ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                ; altsyncram_s0c1                                           ; work                 ;
;       |nios2_bemicro_system_onchip_ram:onchip_ram|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                                                                           ; nios2_bemicro_system_onchip_ram                           ; nios2_bemicro_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                ; work                 ;
;             |altsyncram_gj81:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_gj81:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_gj81                                           ; work                 ;
;       |nios2_bemicro_system_sdram:sdram|                                                                                                ; 349 (239)   ; 205 (119)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (137)    ; 41 (2)            ; 164 (81)         ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_bemicro_system_sdram                                ; nios2_bemicro_system ;
;          |nios2_bemicro_system_sdram_input_efifo_module:the_nios2_bemicro_system_sdram_input_efifo_module|                              ; 131 (131)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 39 (39)           ; 85 (85)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|nios2_bemicro_system_sdram_input_efifo_module:the_nios2_bemicro_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                     ; nios2_bemicro_system_sdram_input_efifo_module             ; nios2_bemicro_system ;
;       |nios2_bemicro_system_sdram_pll:sdram_pll|                                                                                        ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 8 (6)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_sdram_pll                            ; nios2_bemicro_system ;
;          |nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1                                                                                                                                                                                                                                                                                                                                                                              ; nios2_bemicro_system_sdram_pll_altpll_a3g2                ; nios2_bemicro_system ;
;          |nios2_bemicro_system_sdram_pll_stdsync_sv6:stdsync2|                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                         ; nios2_bemicro_system_sdram_pll_stdsync_sv6                ; nios2_bemicro_system ;
;             |nios2_bemicro_system_sdram_pll_dffpipe_l2c:dffpipe3|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_stdsync_sv6:stdsync2|nios2_bemicro_system_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                     ; nios2_bemicro_system_sdram_pll_dffpipe_l2c                ; nios2_bemicro_system ;
;       |nios2_bemicro_system_spi_accelerometer:spi_accelerometer|                                                                        ; 155 (155)   ; 123 (123)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 38 (38)           ; 85 (85)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_bemicro_system_spi_accelerometer                    ; nios2_bemicro_system ;
;       |nios2_bemicro_system_spi_accelerometer:spi_dac|                                                                                  ; 155 (155)   ; 123 (123)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 39 (39)           ; 85 (85)          ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac                                                                                                                                                                                                                                                                                                                                                                                                                       ; nios2_bemicro_system_spi_accelerometer                    ; nios2_bemicro_system ;
;       |nios2_bemicro_system_timer:timer|                                                                                                ; 154 (154)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 20 (20)           ; 102 (102)        ; 0          ; |bemicro_m10_nios2_top|nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_bemicro_system_timer                                ; nios2_bemicro_system ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 16 (0)            ; 67 (0)           ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_hub                                                   ; altera_sld           ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input                               ; altera_sld           ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                          ; alt_sld_fab                                               ; alt_sld_fab          ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 16 (4)            ; 67 (0)           ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab          ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 12 (0)            ; 67 (0)           ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab          ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (116)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (65)      ; 12 (11)           ; 67 (41)          ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                             ; sld_jtag_hub                                              ; work                 ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                     ; sld_rom_sr                                                ; work                 ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |bemicro_m10_nios2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                   ; sld_shadow_jsm                                            ; altera_sld           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; USER_CLK      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[1]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[2]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[3]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[4]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[5]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[6]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[7]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; USER_LED[8]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_A[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[3]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[4]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[5]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[6]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[7]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[8]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[9]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[10]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[11]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[12]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_BA[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CASN    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CSN     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RASN    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WEN     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CLK     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADXL362_MOSI  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADXL362_SCLK  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADXL362_CSn   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADXL362_INT1  ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; ADXL362_INT2  ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_DCLK   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_CSn    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_DATA   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_ASDI   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; AD5681R_LDACn ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; AD5681R_RSTn  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; AD5681R_SCL   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; AD5681R_SDA   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; AD5681R_SYNCn ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; ADT7420_SCL   ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; ADT7420_SDA   ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SYS_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; PB[1]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; PB[4]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; PB[3]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; PB[2]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; ADXL362_MISO  ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; USER_CLK                                                                                                                                                                      ;                   ;         ;
; ADXL362_INT1                                                                                                                                                                  ;                   ;         ;
; ADXL362_INT2                                                                                                                                                                  ;                   ;         ;
; SFLASH_DATA                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[0]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                                  ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                                  ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                                  ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                                  ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                                  ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                                  ;                   ;         ;
; ADT7420_SCL                                                                                                                                                                   ;                   ;         ;
;      - nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0 ; 1                 ; 6       ;
; ADT7420_SDA                                                                                                                                                                   ;                   ;         ;
;      - nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 1                 ; 6       ;
; SYS_CLK                                                                                                                                                                       ;                   ;         ;
; PB[1]                                                                                                                                                                         ;                   ;         ;
;      - async_reset_n~0                                                                                                                                                        ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|read_mux_out[0]~3                                                                                   ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|d1_data_in[0]~feeder                                                                                ; 0                 ; 6       ;
; PB[4]                                                                                                                                                                         ;                   ;         ;
;      - async_reset_n~0                                                                                                                                                        ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|read_mux_out[3]~1                                                                                   ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|d1_data_in[3]~feeder                                                                                ; 0                 ; 6       ;
; PB[3]                                                                                                                                                                         ;                   ;         ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|read_mux_out[2]~0                                                                                   ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|d1_data_in[2]~feeder                                                                                ; 0                 ; 6       ;
; PB[2]                                                                                                                                                                         ;                   ;         ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|read_mux_out[1]~2                                                                                   ; 0                 ; 6       ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|d1_data_in[1]~feeder                                                                                ; 0                 ; 6       ;
; ADXL362_MISO                                                                                                                                                                  ;                   ;         ;
;      - nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|MISO_reg~0                                                                            ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; SYS_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_N14                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; SYS_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_N14                ; 75      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X10_Y11_N0        ; 169     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X10_Y11_N0        ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; async_reset_n~0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y9_N0        ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y19_N22     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~10                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y12_N8      ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                               ; M9K_X26_Y16_N0         ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y17_N30     ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|pending_read_count[1]~18                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y19_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19]~1                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y12_N26     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y12_N18     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                                                                                                                                 ; FF_X4_Y8_N7            ; 130     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y7_N16      ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always7~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y10_N30     ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]~12                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N26     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y11_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~5                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X4_Y8_N2        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~33                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X4_Y8_N14       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]~4                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y10_N8      ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y10_N7          ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                                                                                                ; FF_X12_Y10_N15         ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~9                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y8_N24      ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                                                                                               ; FF_X13_Y8_N25          ; 50      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                                                                                              ; FF_X12_Y8_N21          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~25                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X7_Y8_N26       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                                                                                                                                                                  ; UNVM_X0_Y11_N40        ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                          ; FF_X15_Y20_N25         ; 97      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                          ; FF_X15_Y20_N25         ; 381     ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y5_N4       ; 9       ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y10_N9          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X11_Y10_N1          ; 1322    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X11_Y10_N1          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                              ; FF_X19_Y11_N7          ; 69      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|cr[0]~9                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y18_N6      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|cr[5]~4                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y20_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|ctr[0]~1                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y18_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~5                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y21_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y20_N30     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y20_N14     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|prer[0]~9                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y18_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|prer[8]~1                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y18_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|txr[3]~0                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y18_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|comb~0                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y11_N20     ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                                                     ; PLL_1                  ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_button_pio:button_pio|always1~2                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y18_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y16_N26     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y16_N10     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0]~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y16_N0      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~2                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y16_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y17_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y19_N27         ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y18_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                  ; LCCOMB_X23_Y17_N2      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                  ; LCCOMB_X28_Y17_N16     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y16_N28     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X24_Y17_N23         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y17_N28     ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_led_pio:led_pio|always0~2                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y18_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_pll_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y11_N24     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~5                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y12_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y5_N2       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y9_N30      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N2      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y9_N4       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N0       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N12      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N4       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y9_N6       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y10_N20     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y10_N8      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y10_N16     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y10_N8      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y10_N28     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y9_N18      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y9_N6       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~11                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y10_N18     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39]~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y13_N28     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y8_N0       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y11_N2      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y11_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y11_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y11_N24     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y10_N10     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y10_N18     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y8_N12      ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                ; FF_X22_Y8_N21          ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y7_N28      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y7_N16      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y5_N22      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y5_N20      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y9_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|update_grant~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y9_N28      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y8_N2       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y8_N18      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|save_dest_id~4                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y19_N10     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|WideOr13                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y23_N28     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|_~8                                                                                                                                                                    ; LCCOMB_X22_Y23_N6      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|_~0                                                                                                                       ; LCCOMB_X23_Y23_N14     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|valid_wreq                                                                                                                                     ; LCCOMB_X22_Y22_N14     ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|_~2                                                                                                                                                    ; LCCOMB_X22_Y22_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16]~56                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y22_N0      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|fifo_sclr                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y23_N28     ; 39      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]~11                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y23_N22     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y24_N28     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                                                                                                                                        ; FF_X22_Y22_N1          ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|ram_rd_en~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N0      ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y15_N30     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|always0~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y15_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2]~11                                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y15_N12     ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2]~6                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y22_N0      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y4_N12      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                ; FF_X16_Y7_N19          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y5_N12      ; 57      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                             ; FF_X20_Y7_N11          ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                         ; FF_X20_Y7_N17          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y7_N10      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                        ; FF_X18_Y4_N13          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                       ; FF_X22_Y2_N23          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|R_src1~17                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y3_N22      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y1_N0       ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y5_N2       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y4_N6       ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                ; FF_X20_Y7_N9           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y6_N12      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y6_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y6_N2       ; 24      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                               ; FF_X15_Y3_N9           ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X11_Y7_N21          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X11_Y2_N30      ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X11_Y2_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X11_Y2_N2       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X11_Y2_N4       ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X11_Y7_N31          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[10]~13                    ; LCCOMB_X9_Y9_N12       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17]~21                    ; LCCOMB_X10_Y7_N16      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[37]~29                    ; LCCOMB_X9_Y9_N28       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                          ; LCCOMB_X9_Y9_N20       ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                          ; LCCOMB_X11_Y7_N12      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                              ; LCCOMB_X14_Y3_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]~1                                                                                                                            ; LCCOMB_X10_Y2_N8       ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                        ; LCCOMB_X11_Y3_N16      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                     ; LCCOMB_X7_Y3_N6        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                       ; LCCOMB_X15_Y3_N0       ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_onchip_ram:onchip_ram|wren~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y9_N14      ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y9_N14      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y7_N28      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|Selector89~1                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y8_N28      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X30_Y6_N18      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y9_N12      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X30_Y9_N13          ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X29_Y7_N7           ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X30_Y8_N23          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|nios2_bemicro_system_sdram_input_efifo_module:the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y7_N2       ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|nios2_bemicro_system_sdram_input_efifo_module:the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y7_N28      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y9_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y12_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y15_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y13_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y17_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X31_Y17_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y13_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y9_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y11_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y11_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y11_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X31_Y11_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|comb~0                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y15_N4      ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                                               ; PLL_2                  ; 2081    ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                                                                               ; PLL_2                  ; 515     ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                                               ; PLL_2                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|always11~0                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y15_N18     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|always6~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y14_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y14_N18     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|p1_slowcount~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y15_N18     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|shift_reg[4]~11                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y15_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y14_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|transmitting~3                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y15_N20     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_accelerometer|write_tx_holding                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y15_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|always11~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y12_N26     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|always6~0                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y13_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y13_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y13_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|p1_slowcount~0                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y12_N28     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|shift_reg[1]~11                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y13_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y13_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|transmitting~3                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y12_N22     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_spi_accelerometer:spi_dac|write_tx_holding                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y13_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y19_N28     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y19_N16     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y19_N22     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|period_h_wr_strobe~2                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y21_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|period_l_wr_strobe~3                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y21_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_timer:timer|snap_strobe~4                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y19_N10     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                       ; FF_X14_Y17_N27         ; 57      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                            ; LCCOMB_X13_Y14_N28     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                              ; LCCOMB_X13_Y14_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                            ; LCCOMB_X11_Y16_N10     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                                                                               ; LCCOMB_X12_Y14_N4      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10                                                                                                                              ; LCCOMB_X13_Y15_N26     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~13                                                                                                                                ; LCCOMB_X11_Y16_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12                                                                                                                 ; LCCOMB_X13_Y14_N16     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~13                                                                                                                 ; LCCOMB_X13_Y14_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                    ; LCCOMB_X14_Y16_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                                                                        ; LCCOMB_X12_Y15_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~18                                                                                                         ; LCCOMB_X13_Y13_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                    ; LCCOMB_X12_Y13_N4      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                    ; LCCOMB_X13_Y13_N26     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                            ; FF_X13_Y17_N21         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ; FF_X14_Y17_N19         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                            ; FF_X14_Y16_N23         ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                            ; FF_X11_Y16_N13         ; 47      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                     ; LCCOMB_X14_Y17_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                           ; FF_X14_Y15_N21         ; 31      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                         ; LCCOMB_X12_Y14_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                  ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SYS_CLK                                                                                                                                               ; PIN_N14          ; 75      ; 3                                    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                          ; JTAG_X10_Y11_N0  ; 169     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; async_reset_n~0                                                                                                                                       ; LCCOMB_X1_Y9_N0  ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc                                         ; UNVM_X0_Y11_N40  ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X15_Y20_N25   ; 381     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                     ; LCCOMB_X12_Y5_N4 ; 9       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                         ; FF_X11_Y10_N1    ; 1322    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[0]                      ; PLL_2            ; 2081    ; 40                                   ; Global Clock         ; GCLK8            ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[1]                      ; PLL_2            ; 1       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[2]                      ; PLL_2            ; 515     ; 9                                    ; Global Clock         ; GCLK9            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 23           ; 8            ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 184    ; 8                           ; 23                          ; 8                           ; 23                          ; 184                 ; 1    ; None ; M9K_X26_Y16_N0                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 29           ; 32           ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 928    ; 32                          ; 29                          ; 32                          ; 29                          ; 928                 ; 1    ; None ; M9K_X26_Y14_N0                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X26_Y17_N0                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X26_Y20_N0                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM                                                                                                                                                             ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 12           ; 64           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 768    ; 64                          ; 12                          ; 64                          ; 12                          ; 768                 ; 1    ; None ; M9K_X26_Y23_N0                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X26_Y15_N0                                                                                                                                                                                                                    ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_nios2_oci:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X8_Y3_N0                                                                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y5_N0                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b_module:nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y4_N0                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_bemicro_system:u0|nios2_bemicro_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_gj81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X5_Y2_N0, M9K_X5_Y3_N0, M9K_X8_Y2_N0, M9K_X5_Y8_N0, M9K_X5_Y6_N0, M9K_X8_Y5_N0, M9K_X26_Y8_N0, M9K_X8_Y7_N0, M9K_X5_Y5_N0, M9K_X26_Y7_N0, M9K_X8_Y8_N0, M9K_X8_Y6_N0, M9K_X8_Y4_N0, M9K_X5_Y4_N0, M9K_X5_Y7_N0, M9K_X26_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,755 / 27,275 ( 25 % ) ;
; C16 interconnects     ; 48 / 1,240 ( 4 % )      ;
; C4 interconnects      ; 3,053 / 20,832 ( 15 % ) ;
; Direct links          ; 1,290 / 27,275 ( 5 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,427 / 8,064 ( 30 % )  ;
; R24 interconnects     ; 69 / 1,320 ( 5 % )      ;
; R4 interconnects      ; 4,023 / 28,560 ( 14 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.93) ; Number of LABs  (Total = 366) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 8                             ;
; 3                                           ; 8                             ;
; 4                                           ; 11                            ;
; 5                                           ; 5                             ;
; 6                                           ; 6                             ;
; 7                                           ; 2                             ;
; 8                                           ; 9                             ;
; 9                                           ; 10                            ;
; 10                                          ; 8                             ;
; 11                                          ; 9                             ;
; 12                                          ; 17                            ;
; 13                                          ; 16                            ;
; 14                                          ; 29                            ;
; 15                                          ; 24                            ;
; 16                                          ; 190                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.24) ; Number of LABs  (Total = 366) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 233                           ;
; 1 Clock                            ; 323                           ;
; 1 Clock enable                     ; 131                           ;
; 1 Sync. clear                      ; 26                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Async. clears                    ; 8                             ;
; 2 Clock enables                    ; 52                            ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.91) ; Number of LABs  (Total = 366) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 5                             ;
; 2                                            ; 10                            ;
; 3                                            ; 6                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 9                             ;
; 7                                            ; 1                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 8                             ;
; 13                                           ; 5                             ;
; 14                                           ; 4                             ;
; 15                                           ; 7                             ;
; 16                                           ; 27                            ;
; 17                                           ; 5                             ;
; 18                                           ; 11                            ;
; 19                                           ; 15                            ;
; 20                                           ; 19                            ;
; 21                                           ; 27                            ;
; 22                                           ; 28                            ;
; 23                                           ; 26                            ;
; 24                                           ; 21                            ;
; 25                                           ; 13                            ;
; 26                                           ; 20                            ;
; 27                                           ; 14                            ;
; 28                                           ; 16                            ;
; 29                                           ; 6                             ;
; 30                                           ; 20                            ;
; 31                                           ; 7                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.89) ; Number of LABs  (Total = 366) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 20                            ;
; 2                                               ; 15                            ;
; 3                                               ; 17                            ;
; 4                                               ; 16                            ;
; 5                                               ; 12                            ;
; 6                                               ; 31                            ;
; 7                                               ; 29                            ;
; 8                                               ; 44                            ;
; 9                                               ; 29                            ;
; 10                                              ; 35                            ;
; 11                                              ; 16                            ;
; 12                                              ; 18                            ;
; 13                                              ; 17                            ;
; 14                                              ; 20                            ;
; 15                                              ; 7                             ;
; 16                                              ; 25                            ;
; 17                                              ; 4                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 3                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.33) ; Number of LABs  (Total = 366) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 10                            ;
; 4                                            ; 10                            ;
; 5                                            ; 5                             ;
; 6                                            ; 13                            ;
; 7                                            ; 14                            ;
; 8                                            ; 14                            ;
; 9                                            ; 8                             ;
; 10                                           ; 11                            ;
; 11                                           ; 13                            ;
; 12                                           ; 15                            ;
; 13                                           ; 24                            ;
; 14                                           ; 21                            ;
; 15                                           ; 19                            ;
; 16                                           ; 11                            ;
; 17                                           ; 18                            ;
; 18                                           ; 9                             ;
; 19                                           ; 18                            ;
; 20                                           ; 20                            ;
; 21                                           ; 17                            ;
; 22                                           ; 14                            ;
; 23                                           ; 7                             ;
; 24                                           ; 8                             ;
; 25                                           ; 4                             ;
; 26                                           ; 15                            ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 2                             ;
; 31                                           ; 6                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
; 36                                           ; 2                             ;
; 37                                           ; 2                             ;
; 38                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 70           ; 36           ; 70           ; 74        ; 0            ; 74        ; 70           ; 0            ; 74        ; 74        ; 0            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 28           ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 74        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 38           ; 4            ; 0         ; 74           ; 0         ; 4            ; 74           ; 0         ; 0         ; 74           ; 74           ; 74           ; 74           ; 46           ; 74           ; 74           ; 46           ; 74           ; 74           ; 72           ; 74           ; 74           ; 74           ; 74           ; 74           ; 74           ; 0         ; 74           ; 74           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; USER_CLK            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[1]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[2]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[3]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[4]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[5]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[6]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[7]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[8]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CASN          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CSN           ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RASN          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WEN           ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_MOSI        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_SCLK        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_CSn         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_INT1        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_INT2        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_DCLK         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_CSn          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_DATA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_ASDI         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD5681R_LDACn       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD5681R_RSTn        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD5681R_SCL         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD5681R_SDA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD5681R_SYNCn       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADT7420_SCL         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADT7420_SDA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SYS_CLK             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[1]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[4]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[3]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[2]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADXL362_MISO        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                   ;
+------------------------------+------------------------------+-------------------+
; Source Clock(s)              ; Destination Clock(s)         ; Delay Added in ns ;
+------------------------------+------------------------------+-------------------+
; u0|sdram_pll|sd1|pll7|clk[0] ; u0|sdram_pll|sd1|pll7|clk[0] ; 73.2              ;
; SYS_CLK                      ; SYS_CLK                      ; 47.3              ;
+------------------------------+------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[1]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.438             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[3]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.438             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[2]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.428             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[4]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.428             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.389             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[0]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.369             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[14]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.354             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[19]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.304             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[13]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.296             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20]                                                                                                       ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.198             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[11]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.193             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[12]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.158             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22]                                                                                                       ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.079             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[5]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.057             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[7]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.057             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[8]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 2.057             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[15]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.999             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[17]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.999             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[16]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.994             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.976             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[10]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.863             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[23]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[24]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[22]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[23]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[21]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[22]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[16]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[18]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator|read_accepted                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[20]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[25]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[20]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[19]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[21]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|d_write                                                                                                                                            ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[19]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|nios2_bemicro_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[15]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_alu_result[17]                                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[18]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo|mem_used[1]                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|d_read                                                                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|F_pc[17]                                                                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted                                                                                           ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|i_read                                                                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                             ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                            ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                          ; 1.826             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[20]                                                                                                                    ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.728             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[1]                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.631             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[9]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.626             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[6]                                                                                                                     ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.548             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                                                                                                                       ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.434             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                                                       ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.434             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21]                                                                                                       ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.434             ;
; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[0]                                                                                                                   ; nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                           ; 1.234             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.744             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.743             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.743             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.743             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.743             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5] ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.743             ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                     ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.638             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.631             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_r:the_nios2_bemicro_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a4~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]       ; nios2_bemicro_system:u0|nios2_bemicro_system_jtag_uart:jtag_uart|nios2_bemicro_system_jtag_uart_scfifo_w:the_nios2_bemicro_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.630             ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|old_read                                                                                                                                                                 ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|wb_ack_o                                                                                                                                                           ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                     ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                     ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                              ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                              ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                               ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                           ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|last_dest_id[0]                                                                                               ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|last_dest_id[2]                                                                                               ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                           ; nios2_bemicro_system:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ; 0.550             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M08DAF484C8GES for design "bemicro_m10_nios2_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|pll7" as MAX 10 PLL type File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 151
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[0] port File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 151
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[1] port File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 151
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[2] port File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 151
Info (15535): Implemented PLL "nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7" as MAX 10 PLL type File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|wire_pll7_clk[0] port File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 151
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484C8G is compatible
    Info (176445): Device 10M16DAF484C8G is compatible
    Info (176445): Device 10M25DAF484C8G is compatible
    Info (176445): Device 10M50DAF484C8GES is compatible
    Info (176445): Device 10M50DAF484C8G is compatible
    Info (176445): Device 10M40DAF484C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 16 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location F5
    Info (169125): Pin ~ALTERA_ADC1IN9~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location F4
    Info (169125): Pin ~ALTERA_ADC1IN16~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location J8
    Info (169125): Pin ~ALTERA_ADC1IN11~ is reserved at location G4
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location J9
    Info (169125): Pin ~ALTERA_ADC1IN12~ is reserved at location F3
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location J4
    Info (169125): Pin ~ALTERA_ADC1IN13~ is reserved at location H4
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location H3
    Info (169125): Pin ~ALTERA_ADC1IN14~ is reserved at location G3
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location K5
    Info (169125): Pin ~ALTERA_ADC1IN15~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location K6
    Info (169125): Pin ~ALTERA_ADC1IN10~ is reserved at location J3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176125): The input ports of the PLL nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7 and the PLL nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|pll7 are mismatched, preventing the PLLs to be merged File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 193
    Warning (176124): PLL nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7 and PLL nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|pll7 have different input signals for input port ARESET File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 193
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: 'bemicro_m10_nios2_top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*|sink_data_buffer* could not be matched with a register File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 107
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*|src_data* could not be matched with a register File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 107
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 107
    Info (332050): set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 107
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 107
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 108
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr* could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 108
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 108
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 108
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 108
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 109
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[33] could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 109
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 109
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[33]}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 109
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 109
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 110
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[0] could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 110
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 110
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[0]}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 110
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 110
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 111
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[34] could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 111
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 111
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[34]}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 111
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 111
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(112): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 112
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 112
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 112
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 112
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(113): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|*jdo* could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 113
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <from> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 113
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|*jdo*}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 113
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 113
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(114): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|ir* could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 114
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(114): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 114
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|ir*}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 114
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(115): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 115
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(115): Argument <to> is an empty collection File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 115
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_go}] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc Line: 115
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
    Info (332098): From: u0|modular_adc|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: nios2_bemicro_system:u0|nios2_bemicro_system_modular_adc:modular_adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|ufm_flash|altera_onchip_flash_block|ufm_block|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818
    Warning (332056): Clock: u0|sdram_pll|sd1|pll7|clk[0] was found on node: u0|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1)
        Warning (332056): -phase (expected: 9.00, found: 0.00)
    Warning (332056): Clock: u0|sdram_pll|sd1|pll7|clk[1] was found on node: u0|sdram_pll|sd1|pll7|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1)
        Warning (332056): -phase (expected: 9.00, found: -90.00)
    Warning (332056): Node: u0|sdram_pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Clock: u0|adc_pll|sd1|pll7|clk[0] was found on node: u0|adc_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.75, found: 0.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Fall) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Fall) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Rise) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Rise) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Rise) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Fall) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|adc_pll|sd1|pll7|clk[0] (Rise) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|adc_pll|sd1|pll7|clk[0] (Fall) to u0|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Rise) to u0|sdram_pll|sd1|pll7|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From u0|sdram_pll|sd1|pll7|clk[0] (Rise) to u0|adc_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_internal_jtag~TCKUTAP
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      SYS_CLK
    Info (332111):  100.000 u0|adc_pll|sd1|pll7|clk[0]
    Info (332111):   20.000 u0|sdram_pll|sd1|pll7|clk[0]
    Info (332111):   20.000 u0|sdram_pll|sd1|pll7|clk[1]
    Info (332111):   41.667     USER_CLK
Info (176353): Automatically promoted node nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_2) File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_2) File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_2) File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 143
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst  File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo|write~0 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 121
        Info (176357): Destination node nios2_bemicro_system:u0|altera_onchip_flash:ufm_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~2 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 176
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|active_rnw~1 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 213
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|active_cs_n~0 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 210
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|active_cs_n~1 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 210
        Info (176357): Destination node nios2_bemicro_system:u0|altera_reset_controller:rst_controller_002|WideOr0~0 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_nios2_cpu:nios2_cpu|nios2_bemicro_system_nios2_cpu_cpu:cpu|W_rf_wren File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.v Line: 3440
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|i_refs[0] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 354
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|i_refs[2] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 354
        Info (176357): Destination node nios2_bemicro_system:u0|nios2_bemicro_system_sdram:sdram|i_refs[1] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v Line: 354
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v Line: 150
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v Line: 175
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v Line: 228
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v Line: 290
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|irq_flag File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_top.v Line: 264
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node nios2_bemicro_system:u0|i2c_opencores:i2c_temp_sense|i2c_master_top:i2c_master_top_inst|cr[3] File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_top.v Line: 200
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node nios2_bemicro_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node async_reset_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 60 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 35 register duplicates
Warning (15064): PLL "nios2_bemicro_system:u0|nios2_bemicro_system_sdram_pll:sdram_pll|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1|pll7" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v Line: 151
Warning (15055): PLL "nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 151
    Info (15024): Input port INCLK[0] of node "nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7" is driven by SYS_CLK~inputclkctrl which is OUTCLK output port of Clock control block type node SYS_CLK~inputclkctrl File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 151
Warning (15058): PLL "nios2_bemicro_system:u0|nios2_bemicro_system_adc_pll:adc_pll|nios2_bemicro_system_adc_pll_altpll_5q22:sd1|pll7" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v Line: 151
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADT7420_CT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADT7420_INT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 6.09 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin USER_CLK uses I/O standard 3.3-V LVTTL at N15 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 22
    Info (169178): Pin ADXL362_INT1 uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 41
    Info (169178): Pin ADXL362_INT2 uses I/O standard 3.3-V LVTTL at M14 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 42
    Info (169178): Pin SFLASH_DATA uses I/O standard 3.3-V LVTTL at P10 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 49
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at C22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at D22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at E22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at F22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at G22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at H22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at K22 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at K21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at G20 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at F21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at E21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at D21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at C21 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 31
    Info (169178): Pin ADT7420_SCL uses I/O standard 3.3-V LVTTL at W13 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 44
    Info (169178): Pin ADT7420_SDA uses I/O standard 3.3-V LVTTL at R13 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 45
    Info (169178): Pin SYS_CLK uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 21
    Info (169178): Pin PB[1] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 23
    Info (169178): Pin PB[4] uses I/O standard 3.3-V LVTTL at AB5 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 23
    Info (169178): Pin PB[3] uses I/O standard 3.3-V LVTTL at V5 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 23
    Info (169178): Pin PB[2] uses I/O standard 3.3-V LVTTL at R1 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 23
    Info (169178): Pin ADXL362_MISO uses I/O standard 3.3-V LVTTL at L18 File: C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd Line: 37
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/output_files/bemicro_m10_nios2_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 1662 megabytes
    Info: Processing ended: Fri Sep 16 14:18:31 2016
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:58


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/output_files/bemicro_m10_nios2_top.fit.smsg.


