-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_680 : STD_LOGIC_VECTOR (10 downto 0) := "11010000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal lshr_ln42_4_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln42_3_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln42_6_reg_671 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_fu_486_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_reg_676 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_4_fu_492_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_4_reg_681 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_6_fu_498_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_6_reg_686 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_8_fu_504_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_8_reg_691 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_8_reg_691_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_12_fu_510_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_12_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_13_fu_552_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_13_reg_701 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_5_fu_573_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_5_reg_706 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_7_fu_582_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_7_reg_711 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_10_fu_594_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_10_reg_716 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_14_fu_606_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_14_reg_721 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_98_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_2_fu_106_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_5_fu_110_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_fu_116_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_130_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_fu_94_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_6_fu_138_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_fu_144_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_4_fu_158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_7_fu_162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln42_2_fu_168_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_fu_186_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_5_fu_182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_8_fu_194_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln42_2_fu_200_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_98_fu_214_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_6_fu_222_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_9_fu_226_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln42_s_fu_232_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_7_fu_246_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_10_fu_250_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln42_4_fu_256_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_99_fu_270_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_13_fu_278_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_11_fu_282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln42_1_fu_288_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_100_fu_310_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_14_fu_318_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_9_fu_306_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_fu_322_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln42_3_fu_328_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_fu_342_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_12_fu_350_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_8_fu_302_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_fu_366_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_13_fu_382_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln42_5_fu_388_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl4_fu_406_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_11_fu_402_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_14_fu_414_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln42_5_fu_420_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_15_fu_434_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_15_fu_438_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln42_8_fu_444_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_101_fu_458_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_16_fu_466_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_16_fu_470_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_fu_210_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_2_fu_338_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_12_fu_430_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_fu_126_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1_fu_242_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_4_fu_454_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_3_fu_154_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_2_fu_266_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_fu_178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_1_fu_298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal part_sel_fu_530_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln58_s_fu_540_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln58_1_fu_548_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_2_fu_398_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_1_fu_570_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_fu_567_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_3_fu_579_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln73_10_fu_558_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_fu_564_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_9_fu_588_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln73_3_fu_561_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_9_fu_603_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_8_fu_600_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_6_fu_621_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_5_fu_618_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_11_fu_624_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_2_fu_612_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_4_fu_615_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_7_fu_630_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_fu_634_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln58_10_reg_716 <= add_ln58_10_fu_594_p2;
                add_ln58_12_reg_696 <= add_ln58_12_fu_510_p2;
                add_ln58_13_reg_701 <= add_ln58_13_fu_552_p2;
                add_ln58_14_reg_721 <= add_ln58_14_fu_606_p2;
                add_ln58_4_reg_681 <= add_ln58_4_fu_492_p2;
                add_ln58_5_reg_706 <= add_ln58_5_fu_573_p2;
                add_ln58_6_reg_686 <= add_ln58_6_fu_498_p2;
                add_ln58_7_reg_711 <= add_ln58_7_fu_582_p2;
                add_ln58_8_reg_691 <= add_ln58_8_fu_504_p2;
                add_ln58_8_reg_691_pp0_iter1_reg <= add_ln58_8_reg_691;
                add_ln58_reg_676 <= add_ln58_fu_486_p2;
                lshr_ln42_4_reg_661 <= sub_ln73_12_fu_350_p2(10 downto 1);
                trunc_ln42_3_reg_666 <= sub_ln73_fu_366_p2(8 downto 1);
                trunc_ln42_6_reg_671 <= sub_ln73_16_fu_470_p2(10 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln58_10_fu_594_p2 <= std_logic_vector(unsigned(add_ln58_9_fu_588_p2) + unsigned(sext_ln73_3_fu_561_p1));
    add_ln58_11_fu_624_p2 <= std_logic_vector(signed(sext_ln58_6_fu_621_p1) + signed(sext_ln58_5_fu_618_p1));
    add_ln58_12_fu_510_p2 <= std_logic_vector(signed(sext_ln70_fu_178_p1) + signed(sext_ln70_1_fu_298_p1));
    add_ln58_13_fu_552_p2 <= std_logic_vector(unsigned(zext_ln58_1_fu_548_p1) + unsigned(sext_ln70_2_fu_398_p1));
    add_ln58_14_fu_606_p2 <= std_logic_vector(signed(sext_ln58_9_fu_603_p1) + signed(sext_ln58_8_fu_600_p1));
    add_ln58_4_fu_492_p2 <= std_logic_vector(unsigned(zext_ln73_12_fu_430_p1) + unsigned(sext_ln73_fu_126_p1));
    add_ln58_5_fu_573_p2 <= std_logic_vector(signed(sext_ln58_1_fu_570_p1) + signed(zext_ln58_fu_567_p1));
    add_ln58_6_fu_498_p2 <= std_logic_vector(signed(sext_ln73_1_fu_242_p1) + signed(sext_ln73_4_fu_454_p1));
    add_ln58_7_fu_582_p2 <= std_logic_vector(signed(sext_ln58_3_fu_579_p1) + signed(zext_ln73_10_fu_558_p1));
    add_ln58_8_fu_504_p2 <= std_logic_vector(unsigned(zext_ln73_3_fu_154_p1) + unsigned(sext_ln73_2_fu_266_p1));
    add_ln58_9_fu_588_p2 <= std_logic_vector(signed(sext_ln58_fu_564_p1) + signed(ap_const_lv11_680));
    add_ln58_fu_486_p2 <= std_logic_vector(unsigned(zext_ln42_fu_210_p1) + unsigned(zext_ln42_2_fu_338_p1));
    add_ln58_s_fu_540_p3 <= (xor_ln58_fu_524_p2 & part_sel_fu_530_p4);
    add_ln73_fu_322_p2 <= std_logic_vector(unsigned(zext_ln73_14_fu_318_p1) + unsigned(zext_ln73_9_fu_306_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sext_ln58_2_fu_612_p1;
    ap_return_1 <= sext_ln58_4_fu_615_p1;
    ap_return_2 <= sext_ln58_7_fu_630_p1;
    ap_return_3 <= sext_ln68_fu_634_p1;
    bit_sel_fu_516_p3 <= sub_ln73_16_fu_470_p2(10 downto 10);
    lshr_ln42_2_fu_200_p4 <= sub_ln73_8_fu_194_p2(10 downto 1);
    lshr_ln42_3_fu_328_p4 <= add_ln73_fu_322_p2(10 downto 1);
    lshr_ln42_5_fu_420_p4 <= sub_ln73_14_fu_414_p2(10 downto 1);
    lshr_ln_fu_144_p4 <= sub_ln73_6_fu_138_p2(10 downto 1);
    p_shl1_fu_130_p3 <= (data_0_val & ap_const_lv3_0);
    p_shl2_fu_186_p3 <= (data_1_val & ap_const_lv3_0);
    p_shl3_fu_342_p3 <= (data_2_val & ap_const_lv3_0);
    p_shl4_fu_406_p3 <= (data_3_val & ap_const_lv3_0);
    part_sel_fu_530_p4 <= sub_ln73_16_fu_470_p2(9 downto 1);
        sext_ln58_1_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_4_reg_681),13));

        sext_ln58_2_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_5_reg_706),16));

        sext_ln58_3_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_6_reg_686),13));

        sext_ln58_4_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_7_reg_711),16));

        sext_ln58_5_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_8_reg_691_pp0_iter1_reg),13));

        sext_ln58_6_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_10_reg_716),13));

        sext_ln58_7_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_11_fu_624_p2),16));

        sext_ln58_8_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_12_reg_696),13));

        sext_ln58_9_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_13_reg_701),13));

        sext_ln58_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_6_reg_671),11));

        sext_ln68_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_14_reg_721),16));

        sext_ln70_1_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_1_fu_288_p4),12));

        sext_ln70_2_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_5_fu_388_p4),12));

        sext_ln70_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_2_fu_168_p4),12));

        sext_ln73_1_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_s_fu_232_p4),12));

        sext_ln73_2_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_4_fu_256_p4),12));

        sext_ln73_3_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_3_reg_666),11));

        sext_ln73_4_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_8_fu_444_p4),12));

        sext_ln73_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_116_p4),12));

    sub_ln73_10_fu_250_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln73_7_fu_246_p1));
    sub_ln73_11_fu_282_p2 <= std_logic_vector(unsigned(zext_ln73_5_fu_182_p1) - unsigned(zext_ln73_13_fu_278_p1));
    sub_ln73_12_fu_350_p2 <= std_logic_vector(unsigned(p_shl3_fu_342_p3) - unsigned(zext_ln73_9_fu_306_p1));
    sub_ln73_13_fu_382_p2 <= std_logic_vector(unsigned(zext_ln73_9_fu_306_p1) - unsigned(zext_ln73_14_fu_318_p1));
    sub_ln73_14_fu_414_p2 <= std_logic_vector(unsigned(p_shl4_fu_406_p3) - unsigned(zext_ln73_11_fu_402_p1));
    sub_ln73_15_fu_438_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln73_15_fu_434_p1));
    sub_ln73_16_fu_470_p2 <= std_logic_vector(unsigned(zext_ln73_11_fu_402_p1) - unsigned(zext_ln73_16_fu_466_p1));
    sub_ln73_5_fu_110_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_2_fu_106_p1));
    sub_ln73_6_fu_138_p2 <= std_logic_vector(unsigned(p_shl1_fu_130_p3) - unsigned(zext_ln73_fu_94_p1));
    sub_ln73_7_fu_162_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln73_4_fu_158_p1));
    sub_ln73_8_fu_194_p2 <= std_logic_vector(unsigned(p_shl2_fu_186_p3) - unsigned(zext_ln73_5_fu_182_p1));
    sub_ln73_9_fu_226_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_6_fu_222_p1));
    sub_ln73_fu_366_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_8_fu_302_p1));
    tmp_100_fu_310_p3 <= (data_2_val & ap_const_lv2_0);
    tmp_101_fu_458_p3 <= (data_3_val & ap_const_lv2_0);
    tmp_98_fu_214_p3 <= (data_1_val & ap_const_lv1_0);
    tmp_99_fu_270_p3 <= (data_1_val & ap_const_lv2_0);
    tmp_fu_98_p3 <= (data_0_val & ap_const_lv1_0);
    trunc_ln42_1_fu_288_p4 <= sub_ln73_11_fu_282_p2(10 downto 1);
    trunc_ln42_2_fu_168_p4 <= sub_ln73_7_fu_162_p2(11 downto 1);
    trunc_ln42_4_fu_256_p4 <= sub_ln73_10_fu_250_p2(11 downto 1);
    trunc_ln42_5_fu_388_p4 <= sub_ln73_13_fu_382_p2(10 downto 1);
    trunc_ln42_8_fu_444_p4 <= sub_ln73_15_fu_438_p2(11 downto 1);
    trunc_ln42_s_fu_232_p4 <= sub_ln73_9_fu_226_p2(9 downto 1);
    trunc_ln_fu_116_p4 <= sub_ln73_5_fu_110_p2(9 downto 1);
    xor_ln58_fu_524_p2 <= (bit_sel_fu_516_p3 xor ap_const_lv1_1);
    zext_ln42_2_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln42_3_fu_328_p4),11));
    zext_ln42_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln42_2_fu_200_p4),11));
    zext_ln58_1_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_s_fu_540_p3),12));
    zext_ln58_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_reg_676),13));
    zext_ln73_10_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln42_4_reg_661),13));
    zext_ln73_11_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_3_val),11));
    zext_ln73_12_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln42_5_fu_420_p4),12));
    zext_ln73_13_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_270_p3),11));
    zext_ln73_14_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_310_p3),11));
    zext_ln73_15_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_406_p3),12));
    zext_ln73_16_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_458_p3),11));
    zext_ln73_2_fu_106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_98_p3),10));
    zext_ln73_3_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_144_p4),12));
    zext_ln73_4_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_130_p3),12));
    zext_ln73_5_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_1_val),11));
    zext_ln73_6_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_214_p3),10));
    zext_ln73_7_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_186_p3),12));
    zext_ln73_8_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_2_val),9));
    zext_ln73_9_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_2_val),11));
    zext_ln73_fu_94_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_0_val),11));
end behav;
