timestamp 1530469471
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use XM1_x2_latch XM1_x2_latch_0 1 0 800 0 1 -832
use XM2_x2_latch XM2_x2_latch_0 1 0 800 0 -1 0
port "vss" 6 614 -1143 660 -1097 m1
port "inv_in" 8 747 -434 853 -366 m1
port "inv_out" 1 899 -434 975 -366 m2
port "vdd" 4 620 265 666 311 m1
node "m1_710_n1173#" 1 281.943 710 -1173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13680 512 45600 1352 0 0 0 0 0 0
node "vss" 1 170.51 614 -1143 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20194 970 0 0 0 0 0 0 0 0
node "inv_in" 0 290.069 747 -434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59996 1344 0 0 0 0 0 0 0 0
node "inv_out" 2 516.543 899 -434 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27360 1024 79612 2206 0 0 0 0 0 0
node "vdd" 0 27.2967 620 265 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "m1_670_n87#" 2 435.058 670 -87 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31712 1296 48488 1428 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "inv_out" "m1_710_n1173#" 18.0643
cap "inv_out" "vss" 40.8442
cap "inv_out" "m1_670_n87#" 70.2441
cap "m1_710_n1173#" "vss" -1845.25
cap "m1_710_n1173#" "m1_670_n87#" 19.2544
cap "m1_670_n87#" "vss" 2.24227
cap "inv_in" "inv_out" 60.6715
cap "vdd" "vss" 1.49439
cap "vdd" "m1_670_n87#" -303.312
cap "inv_in" "m1_710_n1173#" 14.7343
cap "inv_in" "m1_670_n87#" 14.7343
cap "XM2_x2_latch_0/G" "XM1_x2_latch_0/a_n320_n324#" 20.0786
cap "XM2_x2_latch_0/w_n319_n356#" "XM2_x2_latch_0/D" 14.548
cap "XM2_x2_latch_0/G" "XM2_x2_latch_0/w_n319_n356#" 52.3148
cap "XM1_x2_latch_0/a_n320_n324#" "XM2_x2_latch_0/w_n319_n356#" 14.6112
cap "XM2_x2_latch_0/G" "XM2_x2_latch_0/D" 14.9733
cap "XM1_x2_latch_0/a_n320_n324#" "XM2_x2_latch_0/D" -20.8991
cap "XM1_x2_latch_0/a_n320_n324#" "XM2_x2_latch_0/w_n319_n356#" 2.67022
cap "XM2_x2_latch_0/w_n319_n356#" "XM2_x2_latch_0/D" 5.17473
cap "XM2_x2_latch_0/w_n319_n356#" "XM2_x2_latch_0/G" 3.28988
merge "XM2_x2_latch_0/VSUBS" "XM1_x2_latch_0/a_n320_n324#" -226.155 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20286 -1158 0 0 0 0 0 0 0 0
merge "XM1_x2_latch_0/a_n320_n324#" "VSUBS"
merge "VSUBS" "m1_710_n1173#"
merge "m1_710_n1173#" "XM1_x2_latch_0/S"
merge "XM1_x2_latch_0/S" "vss"
merge "XM2_x2_latch_0/S" "XM2_x2_latch_0/w_n319_n356#" -316.029 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20240 -1156 0 0 0 0 0 0 0 0
merge "XM2_x2_latch_0/w_n319_n356#" "vdd"
merge "vdd" "m1_670_n87#"
merge "XM2_x2_latch_0/D" "XM1_x2_latch_0/D" -225.478 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16008 -880 0 0 0 0 0 0 0 0
merge "XM1_x2_latch_0/D" "inv_out"
merge "XM2_x2_latch_0/G" "XM1_x2_latch_0/G" -172.388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9752 -608 0 0 0 0 0 0 0 0
merge "XM1_x2_latch_0/G" "inv_in"
