/-
  EvmAsm.Evm64.DivModSpec

  CPS specifications for the 256-bit EVM DIV and MOD programs (Knuth Algorithm D).
  Bottom-up decomposition starting from the simplest phases.
-/

import EvmAsm.Evm64.DivMod
import EvmAsm.Rv64.SyscallSpecs
import EvmAsm.Rv64.ControlFlow
import EvmAsm.Rv64.Tactics.XSimp
import EvmAsm.Rv64.Tactics.RunBlock

open EvmAsm.Rv64.Tactics

namespace EvmAsm.Rv64

-- ============================================================================
-- Zero path: b = 0, push 0. 5 instructions.
-- ============================================================================

abbrev divK_zeroPath_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.ADDI .x12 .x12 32))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x0 0))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SD .x12 .x0 8))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SD .x12 .x0 16))
   (CodeReq.singleton (base + 16) (.SD .x12 .x0 24)))))

/-- Zero path: advance sp by 32, store four zeros at the output location.
    Used when b = 0 (both DIV and MOD return 0). -/
theorem divK_zeroPath_spec (sp : Addr) (base : Addr)
    (m32 m40 m48 m56 : Word)
    (hvalid : ValidMemRange sp 8) :
    let cr := divK_zeroPath_code base
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) **
       ((sp + 32) ↦ₘ m32) ** ((sp + 40) ↦ₘ m40) **
       ((sp + 48) ↦ₘ m48) ** ((sp + 56) ↦ₘ m56))
      ((.x12 ↦ᵣ (sp + 32)) **
       ((sp + 32) ↦ₘ (0 : Word)) ** ((sp + 40) ↦ₘ (0 : Word)) **
       ((sp + 48) ↦ₘ (0 : Word)) ** ((sp + 56) ↦ₘ (0 : Word))) := by
  have I0 := addi_spec_gen_same .x12 sp 32 base (by nofun)
  have I1 := sd_x0_spec_gen .x12 (sp + 32) m32 0 (base + 4) (by validMem)
  have I2 := sd_x0_spec_gen .x12 (sp + 32) m40 8 (base + 8) (by validMem)
  have I3 := sd_x0_spec_gen .x12 (sp + 32) m48 16 (base + 12) (by validMem)
  have I4 := sd_x0_spec_gen .x12 (sp + 32) m56 24 (base + 16) (by validMem)
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Phase A body: OR-reduce b[0..3]. 7 instructions (straight-line).
-- Pre/post include BEQ instruction and x0 for branch composition.
-- ============================================================================

abbrev divK_phaseA_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 32))
  (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x10 .x12 40))
  (CodeReq.union (CodeReq.singleton (base + 8) (.OR .x5 .x5 .x10))
  (CodeReq.union (CodeReq.singleton (base + 12) (.LD .x10 .x12 48))
  (CodeReq.union (CodeReq.singleton (base + 16) (.OR .x5 .x5 .x10))
  (CodeReq.union (CodeReq.singleton (base + 20) (.LD .x10 .x12 56))
  (CodeReq.union (CodeReq.singleton (base + 24) (.OR .x5 .x5 .x10))
   (CodeReq.singleton (base + 28) (.BEQ .x5 .x0 1016))))))))

/-- Phase A body: load and OR-reduce the 4 limbs of b.
    Produces x5 = b0 ||| b1 ||| b2 ||| b3.
    The BEQ instruction at base+28 and x0 are preserved for branch composition. -/
theorem divK_phaseA_body_spec (sp : Addr) (base : Addr)
    (b0 b1 b2 b3 v5 v10 : Word)
    (hvalid : ValidMemRange sp 8) :
    let cr := divK_phaseA_code base
    cpsTriple base (base + 28) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x10 ↦ᵣ v10) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ (b0 ||| b1 ||| b2 ||| b3)) ** (.x10 ↦ᵣ b3) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3)) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 b0 32 base (by nofun) (by validMem)
  have I1 := ld_spec_gen .x10 .x12 sp v10 b1 40 (base + 4) (by nofun) (by validMem)
  have I2 := or_spec_gen_rd_eq_rs1 .x5 .x10 b0 b1 (base + 8) (by nofun) (by nofun)
  have I3 := ld_spec_gen .x10 .x12 sp b1 b2 48 (base + 12) (by nofun) (by validMem)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x10 (b0 ||| b1) b2 (base + 16) (by nofun) (by nofun)
  have I5 := ld_spec_gen .x10 .x12 sp b2 b3 56 (base + 20) (by nofun) (by validMem)
  have I6 := or_spec_gen_rd_eq_rs1 .x5 .x10 (b0 ||| b1 ||| b2) b3 (base + 24) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3 I4 I5 I6

-- ============================================================================
-- Phase A: full cpsBranch (body + BEQ)
-- ============================================================================

set_option maxHeartbeats 1600000 in
/-- Phase A: OR-reduce b then BEQ to zero path. -/
theorem divK_phaseA_spec (sp : Addr) (base : Addr)
    (b0 b1 b2 b3 v5 v10 : Word)
    (hvalid : ValidMemRange sp 8) :
    let bor := b0 ||| b1 ||| b2 ||| b3
    let cr := divK_phaseA_code base
    let post :=
      (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ bor) ** (.x10 ↦ᵣ b3) ** (.x0 ↦ᵣ (0 : Word)) **
      ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
      ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3)
    cpsBranch base cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x10 ↦ᵣ v10) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3))
      -- Taken: bor = 0
      ((base + 28) + signExtend13 1016) post
      -- Not taken: bor ≠ 0
      (base + 32) post := by
  sorry
-- ============================================================================
-- Phase B init: zero out q[0..3] and u[5..7], load b[1] and b[2].
-- 9 straight-line instructions.
-- ============================================================================

abbrev divK_phaseB_init1_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SD .x12 .x0 4088))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x0 4080))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SD .x12 .x0 4072))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SD .x12 .x0 4064))
  (CodeReq.union (CodeReq.singleton (base + 16) (.SD .x12 .x0 4016))
  (CodeReq.union (CodeReq.singleton (base + 20) (.SD .x12 .x0 4008))
   (CodeReq.singleton (base + 24) (.SD .x12 .x0 4000)))))))

/-- Phase B init part 1: zero scratch q[0..3] and u[5..7]. 7 instructions. -/
theorem divK_phaseB_init1_spec (sp : Addr) (base : Addr)
    (q0 q1 q2 q3 u5 u6 u7 : Word)
    (hv_q0 : isValidDwordAccess (sp + signExtend12 4088) = true)
    (hv_q1 : isValidDwordAccess (sp + signExtend12 4080) = true)
    (hv_q2 : isValidDwordAccess (sp + signExtend12 4072) = true)
    (hv_q3 : isValidDwordAccess (sp + signExtend12 4064) = true)
    (hv_u5 : isValidDwordAccess (sp + signExtend12 4016) = true)
    (hv_u6 : isValidDwordAccess (sp + signExtend12 4008) = true)
    (hv_u7 : isValidDwordAccess (sp + signExtend12 4000) = true) :
    let cr := divK_phaseB_init1_code base
    cpsTriple base (base + 28) cr
      (
       (.x12 ↦ᵣ sp) **
       ((sp + signExtend12 4088) ↦ₘ q0) ** ((sp + signExtend12 4080) ↦ₘ q1) **
       ((sp + signExtend12 4072) ↦ₘ q2) ** ((sp + signExtend12 4064) ↦ₘ q3) **
       ((sp + signExtend12 4016) ↦ₘ u5) ** ((sp + signExtend12 4008) ↦ₘ u6) **
       ((sp + signExtend12 4000) ↦ₘ u7))
      (
       (.x12 ↦ᵣ sp) **
       ((sp + signExtend12 4088) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4080) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4072) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4064) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4016) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4008) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4000) ↦ₘ (0 : Word))) := by
  have I0 := sd_x0_spec_gen .x12 sp q0 4088 base hv_q0
  have I1 := sd_x0_spec_gen .x12 sp q1 4080 (base + 4) hv_q1
  have I2 := sd_x0_spec_gen .x12 sp q2 4072 (base + 8) hv_q2
  have I3 := sd_x0_spec_gen .x12 sp q3 4064 (base + 12) hv_q3
  have I4 := sd_x0_spec_gen .x12 sp u5 4016 (base + 16) hv_u5
  have I5 := sd_x0_spec_gen .x12 sp u6 4008 (base + 20) hv_u6
  have I6 := sd_x0_spec_gen .x12 sp u7 4000 (base + 24) hv_u7
  runBlock I0 I1 I2 I3 I4 I5 I6

abbrev divK_phaseB_init2_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x6 .x12 40))
   (CodeReq.singleton (base + 4) (.LD .x7 .x12 48))

/-- Phase B init part 2: load b[1] and b[2]. 2 instructions. -/
theorem divK_phaseB_init2_spec (sp : Addr) (base : Addr)
    (b1 b2 : Word) (v6 v7 : Word)
    (hvalid : ValidMemRange sp 8) :
    let cr := divK_phaseB_init2_code base
    cpsTriple base (base + 8) cr
      (
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ v6) ** (.x7 ↦ᵣ v7) **
       ((sp + 40) ↦ₘ b1) ** ((sp + 48) ↦ₘ b2))
      (
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ b1) ** (.x7 ↦ᵣ b2) **
       ((sp + 40) ↦ₘ b1) ** ((sp + 48) ↦ₘ b2)) := by
  have I0 := ld_spec_gen .x6 .x12 sp v6 b1 40 base (by nofun) (by validMem)
  have I1 := ld_spec_gen .x7 .x12 sp v7 b2 48 (base + 4) (by nofun) (by validMem)
  runBlock I0 I1

-- ============================================================================
-- Phase C4: Copy a → u[0..4] unshifted (shift = 0). 9 instructions.
-- ============================================================================

abbrev divK_copyAU_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 0))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x5 4056))
  (CodeReq.union (CodeReq.singleton (base + 8) (.LD .x5 .x12 8))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SD .x12 .x5 4048))
  (CodeReq.union (CodeReq.singleton (base + 16) (.LD .x5 .x12 16))
  (CodeReq.union (CodeReq.singleton (base + 20) (.SD .x12 .x5 4040))
  (CodeReq.union (CodeReq.singleton (base + 24) (.LD .x5 .x12 24))
  (CodeReq.union (CodeReq.singleton (base + 28) (.SD .x12 .x5 4032))
   (CodeReq.singleton (base + 32) (.SD .x12 .x0 4024)))))))))

/-- Copy a[0..3] to u[0..3] and set u[4] = 0 (no shift needed). -/
theorem divK_copyAU_spec (sp : Addr) (base : Addr)
    (a0 a1 a2 a3 u0 u1 u2 u3 u4 : Word) (v5 : Word)
    (hvalid : ValidMemRange sp 8)
    (hv_u0 : isValidDwordAccess (sp + signExtend12 4056) = true)
    (hv_u1 : isValidDwordAccess (sp + signExtend12 4048) = true)
    (hv_u2 : isValidDwordAccess (sp + signExtend12 4040) = true)
    (hv_u3 : isValidDwordAccess (sp + signExtend12 4032) = true)
    (hv_u4 : isValidDwordAccess (sp + signExtend12 4024) = true) :
    let cr := divK_copyAU_code base
    cpsTriple base (base + 36) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) **
       ((sp + signExtend12 0) ↦ₘ a0) ** ((sp + 8) ↦ₘ a1) **
       ((sp + 16) ↦ₘ a2) ** ((sp + 24) ↦ₘ a3) **
       ((sp + signExtend12 4056) ↦ₘ u0) ** ((sp + signExtend12 4048) ↦ₘ u1) **
       ((sp + signExtend12 4040) ↦ₘ u2) ** ((sp + signExtend12 4032) ↦ₘ u3) **
       ((sp + signExtend12 4024) ↦ₘ u4))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ a3) **
       ((sp + signExtend12 0) ↦ₘ a0) ** ((sp + 8) ↦ₘ a1) **
       ((sp + 16) ↦ₘ a2) ** ((sp + 24) ↦ₘ a3) **
       ((sp + signExtend12 4056) ↦ₘ a0) ** ((sp + signExtend12 4048) ↦ₘ a1) **
       ((sp + signExtend12 4040) ↦ₘ a2) ** ((sp + signExtend12 4032) ↦ₘ a3) **
       ((sp + signExtend12 4024) ↦ₘ (0 : Word))) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 a0 0 base (by nofun) (by validMem)
  have I1 := sd_spec_gen .x12 .x5 sp a0 u0 4056 (base + 4) hv_u0
  have I2 := ld_spec_gen .x5 .x12 sp a0 a1 8 (base + 8) (by nofun) (by validMem)
  have I3 := sd_spec_gen .x12 .x5 sp a1 u1 4048 (base + 12) hv_u1
  have I4 := ld_spec_gen .x5 .x12 sp a1 a2 16 (base + 16) (by nofun) (by validMem)
  have I5 := sd_spec_gen .x12 .x5 sp a2 u2 4040 (base + 20) hv_u2
  have I6 := ld_spec_gen .x5 .x12 sp a2 a3 24 (base + 24) (by nofun) (by validMem)
  have I7 := sd_spec_gen .x12 .x5 sp a3 u3 4032 (base + 28) hv_u3
  have I8 := sd_x0_spec_gen .x12 sp u4 4024 (base + 32) hv_u4
  runBlock I0 I1 I2 I3 I4 I5 I6 I7 I8

-- ============================================================================
-- NormB: Normalize b in-place (shift > 0). 21 instructions.
-- Per-limb decomposition: 3 merge limbs (6 instr each) + 1 last limb (3 instr).
-- ============================================================================

abbrev divK_normB_merge_code (high_off low_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 high_off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x7 .x12 low_off))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SLL .x5 .x5 .x6))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SRL .x7 .x7 .x2))
  (CodeReq.union (CodeReq.singleton (base + 16) (.OR .x5 .x5 .x7))
   (CodeReq.singleton (base + 20) (.SD .x12 .x5 high_off))))))

/-- NormB merge limb (6 instructions): LD high, LD low, SLL, SRL, OR, SD.
    Computes result = (high <<< shift) ||| (low >>> anti_shift) and stores to high_off.
    x6 = shift, x2 = anti_shift (= 64 - shift as unsigned). -/
theorem divK_normB_merge_spec (high_off low_off : BitVec 12)
    (sp high low v5 v7 shift anti_shift : Word) (base : Addr)
    (hvalid_high : isValidDwordAccess (sp + signExtend12 high_off) = true)
    (hvalid_low : isValidDwordAccess (sp + signExtend12 low_off) = true) :
    let shifted_high := high <<< (shift.toNat % 64)
    let shifted_low := low >>> (anti_shift.toNat % 64)
    let result := shifted_high ||| shifted_low
    let cr := divK_normB_merge_code high_off low_off base
    cpsTriple base (base + 24) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 high_off) ↦ₘ high) **
       ((sp + signExtend12 low_off) ↦ₘ low))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ shifted_low) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 high_off) ↦ₘ result) **
       ((sp + signExtend12 low_off) ↦ₘ low)) := by
  intro shifted_high; intro shifted_low; intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 high high_off base (by nofun) hvalid_high
  have I1 := ld_spec_gen .x7 .x12 sp v7 low low_off (base + 4) (by nofun) hvalid_low
  have I2 := sll_spec_gen_rd_eq_rs1 .x5 .x6 high shift (base + 8) (by nofun) (by nofun)
  have I3 := srl_spec_gen_rd_eq_rs1 .x7 .x2 low anti_shift (base + 12) (by nofun) (by nofun)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x7 shifted_high shifted_low (base + 16) (by nofun) (by nofun)
  have I5 := sd_spec_gen .x12 .x5 sp result high high_off (base + 20) hvalid_high
  runBlock I0 I1 I2 I3 I4 I5

abbrev divK_normB_last_code (off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SLL .x5 .x5 .x6))
   (CodeReq.singleton (base + 8) (.SD .x12 .x5 off)))

/-- NormB last limb (3 instructions): LD, SLL, SD.
    Computes result = val <<< shift and stores to off. -/
theorem divK_normB_last_spec (off : BitVec 12)
    (sp val v5 shift : Word) (base : Addr)
    (hvalid : isValidDwordAccess (sp + signExtend12 off) = true) :
    let result := val <<< (shift.toNat % 64)
    let cr := divK_normB_last_code off base
    cpsTriple base (base + 12) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ val))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ result)) := by
  intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 val off base (by nofun) hvalid
  have I1 := sll_spec_gen_rd_eq_rs1 .x5 .x6 val shift (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x12 .x5 sp result val off (base + 8) hvalid
  runBlock I0 I1 I2

-- ============================================================================
-- NormA: Normalize a → u[0..4] (shift > 0). 20 instructions (excl. JAL).
-- Per-limb decomposition: top (3 instr) + 3 merge (5 instr each) + last (2 instr).
-- ============================================================================

abbrev divK_normA_top_code (src_off dst_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 src_off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SRL .x7 .x5 .x2))
   (CodeReq.singleton (base + 8) (.SD .x12 .x7 dst_off)))

/-- NormA top: LD a[3], SRL to x7, SD u[4]. 3 instructions.
    Computes u[4] = a[3] >>> anti_shift (overflow bits from top limb). -/
theorem divK_normA_top_spec (src_off dst_off : BitVec 12)
    (sp val v5 v7 anti_shift dst_old : Word) (base : Addr)
    (hvalid_src : isValidDwordAccess (sp + signExtend12 src_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let result := val >>> (anti_shift.toNat % 64)
    let cr := divK_normA_top_code src_off dst_off base
    cpsTriple base (base + 12) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 src_off) ↦ₘ val) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ val) ** (.x7 ↦ᵣ result) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 src_off) ↦ₘ val) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 val src_off base (by nofun) hvalid_src
  have I1 := srl_spec_gen .x7 .x5 .x2 v7 val anti_shift (base + 4) (by nofun)
  have I2 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 8) hvalid_dst
  runBlock I0 I1 I2

abbrev divK_normA_mergeA_code (next_off dst_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x7 .x12 next_off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SLL .x5 .x5 .x6))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SRL .x10 .x7 .x2))
  (CodeReq.union (CodeReq.singleton (base + 12) (.OR .x5 .x5 .x10))
   (CodeReq.singleton (base + 16) (.SD .x12 .x5 dst_off)))))

/-- NormA merge type A (5 instructions): x5 holds current limb.
    LD next into x7, SLL x5 by shift, SRL x10 from x7 by anti_shift, OR into x5, SD.
    Used for u[3] and u[1] computation. -/
theorem divK_normA_mergeA_spec (next_off dst_off : BitVec 12)
    (sp current next v7 v10 shift anti_shift dst_old : Word) (base : Addr)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let shifted_curr := current <<< (shift.toNat % 64)
    let shifted_next := next >>> (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let cr := divK_normA_mergeA_code next_off dst_off base
    cpsTriple base (base + 20) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ current) ** (.x7 ↦ᵣ v7) ** (.x10 ↦ᵣ v10) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ next) ** (.x10 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro shifted_curr; intro shifted_next; intro result; intro cr
  have I0 := ld_spec_gen .x7 .x12 sp v7 next next_off base (by nofun) hvalid_next
  have I1 := sll_spec_gen_rd_eq_rs1 .x5 .x6 current shift (base + 4) (by nofun) (by nofun)
  have I2 := srl_spec_gen .x10 .x7 .x2 v10 next anti_shift (base + 8) (by nofun)
  have I3 := or_spec_gen_rd_eq_rs1 .x5 .x10 shifted_curr shifted_next (base + 12) (by nofun) (by nofun)
  have I4 := sd_spec_gen .x12 .x5 sp result dst_old dst_off (base + 16) hvalid_dst
  runBlock I0 I1 I2 I3 I4

abbrev divK_normA_mergeB_code (next_off dst_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 next_off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SLL .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SRL .x10 .x5 .x2))
  (CodeReq.union (CodeReq.singleton (base + 12) (.OR .x7 .x7 .x10))
   (CodeReq.singleton (base + 16) (.SD .x12 .x7 dst_off)))))

/-- NormA merge type B (5 instructions): x7 holds current limb.
    LD next into x5, SLL x7 by shift, SRL x10 from x5 by anti_shift, OR into x7, SD.
    Used for u[2] computation. -/
theorem divK_normA_mergeB_spec (next_off dst_off : BitVec 12)
    (sp current next v5 v10 shift anti_shift dst_old : Word) (base : Addr)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let shifted_curr := current <<< (shift.toNat % 64)
    let shifted_next := next >>> (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let cr := divK_normA_mergeB_code next_off dst_off base
    cpsTriple base (base + 20) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ current) ** (.x10 ↦ᵣ v10) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ next) ** (.x7 ↦ᵣ result) ** (.x10 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro shifted_curr; intro shifted_next; intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 next next_off base (by nofun) hvalid_next
  have I1 := sll_spec_gen_rd_eq_rs1 .x7 .x6 current shift (base + 4) (by nofun) (by nofun)
  have I2 := srl_spec_gen .x10 .x5 .x2 v10 next anti_shift (base + 8) (by nofun)
  have I3 := or_spec_gen_rd_eq_rs1 .x7 .x10 shifted_curr shifted_next (base + 12) (by nofun) (by nofun)
  have I4 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 16) hvalid_dst
  runBlock I0 I1 I2 I3 I4

abbrev divK_normA_last_code (dst_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SLL .x7 .x7 .x6))
   (CodeReq.singleton (base + 4) (.SD .x12 .x7 dst_off))

/-- NormA last limb (2 instructions): SLL x7 by shift, SD to dst_off.
    Computes u[0] = a[0] <<< shift. -/
theorem divK_normA_last_spec (dst_off : BitVec 12)
    (sp val shift dst_old : Word) (base : Addr)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let result := val <<< (shift.toNat % 64)
    let cr := divK_normA_last_code dst_off base
    cpsTriple base (base + 8) cr
      (
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ val) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro result; intro cr
  have I0 := sll_spec_gen_rd_eq_rs1 .x7 .x6 val shift base (by nofun) (by nofun)
  have I1 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 4) hvalid_dst
  runBlock I0 I1

-- ============================================================================
-- Denorm: De-normalize remainder. Per-limb specs for the shift body.
-- Same structure as NormB but SRL/SLL swapped (right-shift with merge from above).
-- ============================================================================

abbrev divK_denorm_merge_code (curr_off next_off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 curr_off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x7 .x12 next_off))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SRL .x5 .x5 .x6))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SLL .x7 .x7 .x2))
  (CodeReq.union (CodeReq.singleton (base + 16) (.OR .x5 .x5 .x7))
   (CodeReq.singleton (base + 20) (.SD .x12 .x5 curr_off))))))

/-- Denorm merge limb (6 instructions): LD curr, LD next, SRL, SLL, OR, SD.
    Computes result = (curr >>> shift) ||| (next <<< anti_shift) and stores to curr_off.
    x6 = shift, x2 = anti_shift. -/
theorem divK_denorm_merge_spec (curr_off next_off : BitVec 12)
    (sp curr next v5 v7 shift anti_shift : Word) (base : Addr)
    (hvalid_curr : isValidDwordAccess (sp + signExtend12 curr_off) = true)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true) :
    let shifted_curr := curr >>> (shift.toNat % 64)
    let shifted_next := next <<< (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let cr := divK_denorm_merge_code curr_off next_off base
    cpsTriple base (base + 24) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 curr_off) ↦ₘ curr) **
       ((sp + signExtend12 next_off) ↦ₘ next))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 curr_off) ↦ₘ result) **
       ((sp + signExtend12 next_off) ↦ₘ next)) := by
  intro shifted_curr; intro shifted_next; intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 curr curr_off base (by nofun) hvalid_curr
  have I1 := ld_spec_gen .x7 .x12 sp v7 next next_off (base + 4) (by nofun) hvalid_next
  have I2 := srl_spec_gen_rd_eq_rs1 .x5 .x6 curr shift (base + 8) (by nofun) (by nofun)
  have I3 := sll_spec_gen_rd_eq_rs1 .x7 .x2 next anti_shift (base + 12) (by nofun) (by nofun)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x7 shifted_curr shifted_next (base + 16) (by nofun) (by nofun)
  have I5 := sd_spec_gen .x12 .x5 sp result curr curr_off (base + 20) hvalid_curr
  runBlock I0 I1 I2 I3 I4 I5

abbrev divK_denorm_last_code (off : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 off))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SRL .x5 .x5 .x6))
   (CodeReq.singleton (base + 8) (.SD .x12 .x5 off)))

/-- Denorm last limb (3 instructions): LD, SRL, SD.
    Computes result = val >>> shift and stores to off. -/
theorem divK_denorm_last_spec (off : BitVec 12)
    (sp val v5 shift : Word) (base : Addr)
    (hvalid : isValidDwordAccess (sp + signExtend12 off) = true) :
    let result := val >>> (shift.toNat % 64)
    let cr := divK_denorm_last_code off base
    cpsTriple base (base + 12) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ val))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ result)) := by
  intro result; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 val off base (by nofun) hvalid
  have I1 := srl_spec_gen_rd_eq_rs1 .x5 .x6 val shift (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x12 .x5 sp result val off (base + 8) hvalid
  runBlock I0 I1 I2

-- ============================================================================
-- Epilogue: Copy q[0..3] or u[0..3] to output. 10 instructions each.
-- Split into load phase (4 LD) + store phase (ADDI + 4 SD) + JAL.
-- ============================================================================

abbrev divK_epilogue_load_code (off0 off1 off2 off3 : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 off0))
  (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x6 .x12 off1))
  (CodeReq.union (CodeReq.singleton (base + 8) (.LD .x7 .x12 off2))
   (CodeReq.singleton (base + 12) (.LD .x10 .x12 off3))))

/-- Epilogue load phase: load 4 values from scratch space. 4 instructions.
    Loads q[0..3] (for DIV) or u[0..3] (for MOD) into x5, x6, x7, x10. -/
theorem divK_epilogue_load_spec (off0 off1 off2 off3 : BitVec 12)
    (sp r0 r1 r2 r3 v5 v6 v7 v10 : Word) (base : Addr)
    (hv0 : isValidDwordAccess (sp + signExtend12 off0) = true)
    (hv1 : isValidDwordAccess (sp + signExtend12 off1) = true)
    (hv2 : isValidDwordAccess (sp + signExtend12 off2) = true)
    (hv3 : isValidDwordAccess (sp + signExtend12 off3) = true) :
    let cr := divK_epilogue_load_code off0 off1 off2 off3 base
    cpsTriple base (base + 16) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ v6) ** (.x7 ↦ᵣ v7) ** (.x10 ↦ᵣ v10) **
       ((sp + signExtend12 off0) ↦ₘ r0) ** ((sp + signExtend12 off1) ↦ₘ r1) **
       ((sp + signExtend12 off2) ↦ₘ r2) ** ((sp + signExtend12 off3) ↦ₘ r3))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + signExtend12 off0) ↦ₘ r0) ** ((sp + signExtend12 off1) ↦ₘ r1) **
       ((sp + signExtend12 off2) ↦ₘ r2) ** ((sp + signExtend12 off3) ↦ₘ r3)) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 r0 off0 base (by nofun) hv0
  have I1 := ld_spec_gen .x6 .x12 sp v6 r1 off1 (base + 4) (by nofun) hv1
  have I2 := ld_spec_gen .x7 .x12 sp v7 r2 off2 (base + 8) (by nofun) hv2
  have I3 := ld_spec_gen .x10 .x12 sp v10 r3 off3 (base + 12) (by nofun) hv3
  runBlock I0 I1 I2 I3

abbrev divK_epilogue_store_code (jal_off : BitVec 21) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.ADDI .x12 .x12 32))
  (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x5 0))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SD .x12 .x6 8))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SD .x12 .x7 16))
  (CodeReq.union (CodeReq.singleton (base + 16) (.SD .x12 .x10 24))
   (CodeReq.singleton (base + 20) (.JAL .x0 jal_off))))))

/-- Epilogue store phase: ADDI sp+32, store 4 values, JAL to exit. 6 instructions. -/
theorem divK_epilogue_store_spec (sp : Addr) (base : Addr)
    (r0 r1 r2 r3 m0 m8 m16 m24 : Word) (jal_off : BitVec 21)
    (hvalid : ValidMemRange sp 8) :
    let cr := divK_epilogue_store_code jal_off base
    cpsTriple base (base + 20 + signExtend21 jal_off) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + 32) ↦ₘ m0) ** ((sp + 40) ↦ₘ m8) **
       ((sp + 48) ↦ₘ m16) ** ((sp + 56) ↦ₘ m24))
      (
       (.x12 ↦ᵣ (sp + 32)) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + 32) ↦ₘ r0) ** ((sp + 40) ↦ₘ r1) **
       ((sp + 48) ↦ₘ r2) ** ((sp + 56) ↦ₘ r3)) := by
  have I0 := addi_spec_gen_same .x12 sp 32 base (by nofun)
  have I1 := sd_spec_gen .x12 .x5 (sp + 32) r0 m0 0 (base + 4) (by validMem)
  have I2 := sd_spec_gen .x12 .x6 (sp + 32) r1 m8 8 (base + 8) (by validMem)
  have I3 := sd_spec_gen .x12 .x7 (sp + 32) r2 m16 16 (base + 12) (by validMem)
  have I4 := sd_spec_gen .x12 .x10 (sp + 32) r3 m24 24 (base + 16) (by validMem)
  have I5 := jal_x0_spec_gen jal_off (base + 20)
  runBlock I0 I1 I2 I3 I4 I5

-- ============================================================================
-- Phase B tail: store n, compute address of b[n-1], load leading limb.
-- 5 instructions: SD, ADDI, SLLI, ADD, LD.
-- ============================================================================

abbrev divK_phaseB_tail_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SD .x12 .x5 3984))
  (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x5 .x5 4095))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x5 .x5 3))
  (CodeReq.union (CodeReq.singleton (base + 12) (.ADD .x5 .x12 .x5))
   (CodeReq.singleton (base + 16) (.LD .x5 .x5 32)))))

/-- Phase B tail: store n to scratch, compute sp + (n-1)*8, load b[n-1].
    x5 = n on entry. On exit, x5 = leading limb b[n-1]. -/
theorem divK_phaseB_tail_spec (sp n leading_limb n_mem : Word) (base : Addr)
    (hv_n : isValidDwordAccess (sp + signExtend12 3984) = true)
    (hv_limb : isValidDwordAccess
      ((sp + ((n + signExtend12 4095) <<< (3 : BitVec 6).toNat)) + signExtend12 32) = true) :
    let nm1 := n + signExtend12 4095
    let nm1_x8 := nm1 <<< (3 : BitVec 6).toNat
    let addr_lead := sp + nm1_x8
    let cr := divK_phaseB_tail_code base
    cpsTriple base (base + 20) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ n) **
       ((sp + signExtend12 3984) ↦ₘ n_mem) **
       ((addr_lead + signExtend12 32) ↦ₘ leading_limb))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ leading_limb) **
       ((sp + signExtend12 3984) ↦ₘ n) **
       ((addr_lead + signExtend12 32) ↦ₘ leading_limb)) := by
  intro nm1; intro nm1_x8; intro addr_lead; intro cr
  have I0 := sd_spec_gen .x12 .x5 sp n n_mem 3984 base hv_n
  have I1 := addi_spec_gen_same .x5 n 4095 (base + 4) (by nofun)
  have I2 := slli_spec_gen_same .x5 nm1 3 (base + 8) (by nofun)
  have I3 := add_spec_gen_rd_eq_rs2 .x5 .x12 sp nm1_x8 (base + 12) (by nofun) (by nofun)
  have I4 := ld_spec_gen_same .x5 addr_lead leading_limb 32 (base + 16) (by nofun) hv_limb
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Phase C2 body: store shift, compute anti_shift. 3 instructions.
-- ============================================================================

abbrev divK_phaseC2_code (shift0_off : BitVec 13) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SD .x12 .x6 3992))
  (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x2 .x0 0))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x2 .x2 .x6))
   (CodeReq.singleton (base + 12) (.BEQ .x6 .x0 shift0_off))))

/-- Phase C2 body: SD shift to scratch, ADDI x2 = 0, SUB x2 = -shift.
    Preserves x6 and x0 for the subsequent BEQ.
    The postcondition uses `signExtend12 (0 : BitVec 12) - shift` (= 0 - shift)
    to match the syntactic form produced by addi_x0_spec_gen + sub_spec_gen. -/
theorem divK_phaseC2_body_spec (sp shift v2 shift_mem : Word)
    (shift0_off : BitVec 13) (base : Addr)
    (hv_shift : isValidDwordAccess (sp + signExtend12 3992) = true) :
    let cr := divK_phaseC2_code shift0_off base
    cpsTriple base (base + 12) cr
      (
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ v2) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3992) ↦ₘ shift_mem))
      (
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ (signExtend12 (0 : BitVec 12) - shift)) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3992) ↦ₘ shift)) := by
  intro cr
  have I0 := sd_spec_gen .x12 .x6 sp shift shift_mem 3992 base hv_shift
  have I1 := addi_x0_spec_gen .x2 v2 0 (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x2 .x6
    (signExtend12 (0 : BitVec 12)) shift (base + 8) (by nofun) (by nofun)
  runBlock I0 I1 I2

-- ============================================================================
-- Phase C2 full: body + BEQ (shift = 0 branch). cpsBranch.
-- ============================================================================

set_option maxHeartbeats 1600000 in
/-- Phase C2: store shift, compute anti_shift, BEQ if shift=0.
    Taken: shift = 0, skip normalization.
    Not taken: shift ≠ 0, proceed to normalize.
    anti_shift = signExtend12 0 - shift (= 0 - shift = negation of shift amount). -/
theorem divK_phaseC2_spec (sp shift v2 shift_mem : Word)
    (shift0_off : BitVec 13) (base : Addr)
    (hv_shift : isValidDwordAccess (sp + signExtend12 3992) = true) :
    let cr := divK_phaseC2_code shift0_off base
    let post :=
      (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ shift) **
      (.x2 ↦ᵣ (signExtend12 (0 : BitVec 12) - shift)) ** (.x0 ↦ᵣ (0 : Word)) **
      ((sp + signExtend12 3992) ↦ₘ shift)
    cpsBranch base cr
      (
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ v2) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3992) ↦ₘ shift_mem))
      -- Taken: shift = 0
      ((base + 12) + signExtend13 shift0_off) post
      -- Not taken: shift ≠ 0
      (base + 16) post := by
  sorry
-- ============================================================================
-- Phase B cascade step: ADDI x5 n_val + BNE rx x0 offset. cpsBranch.
-- Used for each "if b[k]≠0 → n=k" step in the n-computation cascade.
-- ============================================================================

abbrev divK_phaseB_cascade_step_code (n_val : BitVec 12) (rx : Reg) (bne_off : BitVec 13)
    (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.ADDI .x5 .x0 n_val))
   (CodeReq.singleton (base + 4) (.BNE rx .x0 bne_off))

/-- Single cascade step: load n_val into x5, then BNE on rx vs x0.
    Taken: rx ≠ 0 (limb is nonzero), branch to target with x5 = n_val.
    Not taken: rx = 0, fall through with x5 = n_val. -/
theorem divK_phaseB_cascade_step_spec (n_val : BitVec 12) (rx : Reg) (check v5 : Word)
    (bne_off : BitVec 13) (base : Addr) :
    let n := (0 : Word) + signExtend12 n_val
    let cr := divK_phaseB_cascade_step_code n_val rx bne_off base
    let post :=
      (.x5 ↦ᵣ n) ** (.x0 ↦ᵣ (0 : Word)) ** (rx ↦ᵣ check)
    cpsBranch base cr
      ((.x5 ↦ᵣ v5) ** (.x0 ↦ᵣ (0 : Word)) ** (rx ↦ᵣ check))
      -- Taken: check ≠ 0
      ((base + 4) + signExtend13 bne_off) post
      -- Not taken: check = 0
      (base + 8) post := by
  sorry
-- ============================================================================
-- Loop setup: LD n, compute m = 4 - n, BLT to skip loop.
-- 4 instructions: LD, ADDI, SUB, BLT. cpsBranch.
-- ============================================================================

abbrev divK_loopSetup_code (blt_off : BitVec 13) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 3984))
  (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x1 .x0 4))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x1 .x1 .x5))
   (CodeReq.singleton (base + 12) (.BLT .x1 .x0 blt_off))))

/-- Loop setup body: load n, compute m = 4 - n. 3 straight-line instructions.
    Uses signExtend12 4 directly to match addi_x0_spec_gen + sub_spec_gen output. -/
theorem divK_loopSetup_body_spec (sp n v1 v5 : Word)
    (blt_off : BitVec 13) (base : Addr)
    (hv_n : isValidDwordAccess (sp + signExtend12 3984) = true) :
    let cr := divK_loopSetup_code blt_off base
    cpsTriple base (base + 12) cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x1 ↦ᵣ v1) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3984) ↦ₘ n))
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ n) **
       (.x1 ↦ᵣ (signExtend12 (4 : BitVec 12) - n)) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3984) ↦ₘ n)) := by
  intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5 n 3984 base (by nofun) hv_n
  have I1 := addi_x0_spec_gen .x1 v1 4 (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x1 .x5
    (signExtend12 (4 : BitVec 12)) n (base + 8) (by nofun) (by nofun)
  runBlock I0 I1 I2

set_option maxHeartbeats 1600000 in
/-- Loop setup: load n, compute m = 4-n, BLT if m < 0 (skip loop).
    Taken: m < 0 (n > 4, impossible in practice but handled).
    Not taken: m >= 0, proceed to loop. -/
theorem divK_loopSetup_spec (sp n v1 v5 : Word)
    (blt_off : BitVec 13) (base : Addr)
    (hv_n : isValidDwordAccess (sp + signExtend12 3984) = true) :
    let m := signExtend12 (4 : BitVec 12) - n
    let cr := divK_loopSetup_code blt_off base
    let post :=
      (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ n) ** (.x1 ↦ᵣ m) ** (.x0 ↦ᵣ (0 : Word)) **
      ((sp + signExtend12 3984) ↦ₘ n)
    cpsBranch base cr
      (
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x1 ↦ᵣ v1) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + signExtend12 3984) ↦ₘ n))
      -- Taken: m < 0 (signed)
      ((base + 12) + signExtend13 blt_off) post
      -- Not taken: m >= 0
      (base + 16) post := by
  sorry
-- ============================================================================
-- CLZ init: ADDI x6 x0 0. 1 instruction.
-- ============================================================================

/-- CLZ init: set x6 = 0 (count register). -/
theorem divK_clz_init_spec (v6 : Word) (base : Addr) :
    let cr := CodeReq.singleton base (.ADDI .x6 .x0 0)
    cpsTriple base (base + 4) cr
      ((.x6 ↦ᵣ v6) ** (.x0 ↦ᵣ (0 : Word)))
      ((.x6 ↦ᵣ signExtend12 (0 : BitVec 12)) **
       (.x0 ↦ᵣ (0 : Word))) := by
  intro cr
  have I0 := addi_x0_spec_gen .x6 v6 0 base (by nofun)
  runBlock I0
-- ============================================================================
-- CLZ per-stage specs: SRLI x7 x5 K + BNE x7 x0 12 + SLLI x5 x5 M + ADDI x6 x6 M.
-- Two specs per stage: taken (shifted ≠ 0) and not-taken (shifted = 0).
-- Uses cpsBranch_elim_taken/ntaken to extract deterministic paths.
-- K : BitVec 6 (SRLI shamt), M_s : BitVec 6 (SLLI shamt), M_a : BitVec 12 (ADDI imm).
-- ============================================================================

abbrev divK_clz_stage_code (K M_s : BitVec 6) (M_a : BitVec 12) (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SRLI .x7 .x5 K))
  (CodeReq.union (CodeReq.singleton (base + 4) (.BNE .x7 .x0 12))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x5 .x5 M_s))
   (CodeReq.singleton (base + 12) (.ADDI .x6 .x6 M_a))))

/-- CLZ stage, taken branch: val >>> K ≠ 0, skip SLLI+ADDI.
    x5 = val (unchanged), x6 = count (unchanged), x7 = val >>> K. -/
theorem divK_clz_stage_taken_spec (K M_s : BitVec 6) (M_a : BitVec 12) (val count v7 : Word)
    (base : Addr)
    (hne : val >>> K.toNat ≠ 0) :
    let cr := divK_clz_stage_code K M_s M_a base
    cpsTriple base (base + 16) cr
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) ** (.x7 ↦ᵣ v7) ** (.x0 ↦ᵣ (0 : Word)))
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) **
              (.x7 ↦ᵣ (val >>> K.toNat)) ** (.x0 ↦ᵣ (0 : Word))) := by
  sorry
/-- CLZ stage, not-taken branch: val >>> K = 0, execute SLLI+ADDI.
    x5 = val <<< M, x6 = count + signExtend12 M, x7 = 0. -/
theorem divK_clz_stage_ntaken_spec (K M_s : BitVec 6) (M_a : BitVec 12) (val count v7 : Word)
    (base : Addr)
    (heq : val >>> K.toNat = 0) :
    let cr := divK_clz_stage_code K M_s M_a base
    cpsTriple base (base + 16) cr
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) ** (.x7 ↦ᵣ v7) ** (.x0 ↦ᵣ (0 : Word)))
      ((.x5 ↦ᵣ (val <<< M_s.toNat)) ** (.x6 ↦ᵣ (count + signExtend12 M_a)) **
              (.x7 ↦ᵣ (0 : Word)) ** (.x0 ↦ᵣ (0 : Word))) := by
  sorry
-- ============================================================================
-- CLZ last stage (stage 5): SRLI x7 x5 63 + BNE(8) + ADDI x6 x6 1
-- 3 instructions. BNE offset = 8 (not 12), no SLLI.
-- ============================================================================

abbrev divK_clz_last_code (base : Addr) : CodeReq :=
  CodeReq.union (CodeReq.singleton base (.SRLI .x7 .x5 63))
  (CodeReq.union (CodeReq.singleton (base + 4) (.BNE .x7 .x0 8))
   (CodeReq.singleton (base + 8) (.ADDI .x6 .x6 1)))

/-- CLZ last stage, taken: val >>> 63 ≠ 0 (MSB is 1), skip ADDI.
    x5 unchanged, x6 unchanged, x7 = val >>> 63. -/
theorem divK_clz_last_taken_spec (val count v7 : Word) (base : Addr)
    (hne : val >>> 63 ≠ 0) :
    let cr := divK_clz_last_code base
    cpsTriple base (base + 12) cr
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) ** (.x7 ↦ᵣ v7) ** (.x0 ↦ᵣ (0 : Word)))
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) **
              (.x7 ↦ᵣ (val >>> 63)) ** (.x0 ↦ᵣ (0 : Word))) := by
  sorry
/-- CLZ last stage, ntaken: val >>> 63 = 0, execute ADDI.
    x5 unchanged, x6 = count + 1, x7 = 0. -/
theorem divK_clz_last_ntaken_spec (val count v7 : Word) (base : Addr)
    (heq : val >>> 63 = 0) :
    let cr := divK_clz_last_code base
    cpsTriple base (base + 12) cr
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ count) ** (.x7 ↦ᵣ v7) ** (.x0 ↦ᵣ (0 : Word)))
      ((.x5 ↦ᵣ val) ** (.x6 ↦ᵣ (count + signExtend12 (1 : BitVec 12))) **
              (.x7 ↦ᵣ (0 : Word)) ** (.x0 ↦ᵣ (0 : Word))) := by
  sorry
-- ============================================================================
-- Mul-sub limb: 11 instructions, core of the loop body.
-- q_hat * v[i] + carry_in, subtract from u[j+i].
-- ============================================================================

/-- Mul-sub limb Part A: LD v[i], MUL, MULHU, ADD, SLTU, ADD.
    6 instructions. Produces full_sub (x7) and partial_carry (x10). -/
theorem divK_mulsub_partA_spec (sp q_hat carry_in v5_old v7_old v_i : Word)
    (v_off : BitVec 12) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 v_off) = true) :
    let prod_lo := q_hat * v_i
    let prod_hi := rv64_mulhu q_hat v_i
    let full_sub := prod_lo + carry_in
    let borrow_add := if BitVec.ult full_sub carry_in then (1 : Word) else 0
    let partial_carry := borrow_add + prod_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 v_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x7 .x11 .x5))
      (CodeReq.union (CodeReq.singleton (base + 8) (.MULHU .x5 .x11 .x5))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADD .x7 .x7 .x10))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SLTU .x10 .x7 .x10))
       (CodeReq.singleton (base + 20) (.ADD .x10 .x10 .x5))))))
    cpsTriple base (base + 24) cr
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) ** (.x10 ↦ᵣ carry_in) **
       (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old) **
       ((sp + signExtend12 v_off) ↦ₘ v_i))
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) ** (.x10 ↦ᵣ partial_carry) **
       (.x5 ↦ᵣ prod_hi) ** (.x7 ↦ᵣ full_sub) **
       ((sp + signExtend12 v_off) ↦ₘ v_i)) := by
  intro prod_lo; intro prod_hi; intro full_sub; intro borrow_add; intro partial_carry; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5_old v_i v_off base (by nofun) hv
  have I1 := mul_spec_gen .x7 .x11 .x5 v7_old q_hat v_i (base + 4) (by nofun)
  have I2 := mulhu_spec_gen_rd_eq_rs2 .x5 .x11 q_hat v_i (base + 8) (by nofun) (by nofun)
  have I3 := add_spec_gen_rd_eq_rs1 .x7 .x10 prod_lo carry_in (base + 12) (by nofun) (by nofun)
  have I4 := sltu_spec_gen_rd_eq_rs2 .x10 .x7 full_sub carry_in (base + 16) (by nofun) (by nofun)
  have I5 := add_spec_gen_rd_eq_rs1 .x10 .x5 borrow_add prod_hi (base + 20) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3 I4 I5

/-- Mul-sub limb Part B: LD u[j+i], SLTU, SUB, ADD, SD.
    5 instructions. Produces carry_out (x10) and stores u_new. -/
theorem divK_mulsub_partB_spec (u_base partial_carry prod_hi full_sub v2_old u_i : Word)
    (u_off : BitVec 12) (base : Addr)
    (hv : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let borrow_sub := if BitVec.ult u_i full_sub then (1 : Word) else 0
    let u_new := u_i - full_sub
    let carry_out := partial_carry + borrow_sub
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x2 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SLTU .x5 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x2 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADD .x10 .x10 .x5))
       (CodeReq.singleton (base + 16) (.SD .x6 .x2 u_off)))))
    cpsTriple base (base + 20) cr
      ((.x6 ↦ᵣ u_base) ** (.x10 ↦ᵣ partial_carry) **
       (.x5 ↦ᵣ prod_hi) ** (.x7 ↦ᵣ full_sub) ** (.x2 ↦ᵣ v2_old) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i))
      ((.x6 ↦ᵣ u_base) ** (.x10 ↦ᵣ carry_out) **
       (.x5 ↦ᵣ borrow_sub) ** (.x7 ↦ᵣ full_sub) ** (.x2 ↦ᵣ u_new) **
       ((u_base + signExtend12 u_off) ↦ₘ u_new)) := by
  intro borrow_sub; intro u_new; intro carry_out; intro cr
  have I0 := ld_spec_gen .x2 .x6 u_base v2_old u_i u_off base (by nofun) hv
  have I1 := sltu_spec_gen .x5 .x2 .x7 prod_hi u_i full_sub (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x2 .x7 u_i full_sub (base + 8) (by nofun) (by nofun)
  have I3 := add_spec_gen_rd_eq_rs1 .x10 .x5 partial_carry borrow_sub (base + 12) (by nofun) (by nofun)
  have I4 := sd_spec_gen .x6 .x2 u_base u_new u_i u_off (base + 16) hv
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Add-back correction limb: 8 instructions per limb.
-- u[j+i] += v[i] + carry_in, with carry propagation.
-- ============================================================================

/-- Add-back Part A: LD v[i], LD u[j+i], ADD carry, SLTU carry1, ADD v[i].
    5 instructions. Produces sum (x2) and carry1 (x7). -/
theorem divK_addback_partA_spec (sp u_base carry_in v5_old v2_old v_i u_i : Word)
    (v_off : BitVec 12) (u_off : BitVec 12) (base : Addr)
    (hv_v : isValidDwordAccess (sp + signExtend12 v_off) = true)
    (hv_u : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let u_plus_carry := u_i + carry_in
    let carry1 := if BitVec.ult u_plus_carry carry_in then (1 : Word) else 0
    let u_new := u_plus_carry + v_i
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 v_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x2 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 8) (.ADD .x2 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SLTU .x7 .x2 .x7))
       (CodeReq.singleton (base + 16) (.ADD .x2 .x2 .x5)))))
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry_in) **
       (.x5 ↦ᵣ v5_old) ** (.x2 ↦ᵣ v2_old) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i))
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry1) **
       (.x5 ↦ᵣ v_i) ** (.x2 ↦ᵣ u_new) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i)) := by
  intro u_plus_carry; intro carry1; intro u_new; intro cr
  have I0 := ld_spec_gen .x5 .x12 sp v5_old v_i v_off base (by nofun) hv_v
  have I1 := ld_spec_gen .x2 .x6 u_base v2_old u_i u_off (base + 4) (by nofun) hv_u
  have I2 := add_spec_gen_rd_eq_rs1 .x2 .x7 u_i carry_in (base + 8) (by nofun) (by nofun)
  have I3 := sltu_spec_gen_rd_eq_rs2 .x7 .x2 u_plus_carry carry_in (base + 12) (by nofun) (by nofun)
  have I4 := add_spec_gen_rd_eq_rs1 .x2 .x5 u_plus_carry v_i (base + 16) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3 I4

/-- Add-back Part B: SLTU carry2, OR carry_out, SD u_new.
    3 instructions. Produces carry_out (x7) and stores u_new. -/
theorem divK_addback_partB_spec (u_base carry1 v_i u_new u_i : Word)
    (u_off : BitVec 12) (base : Addr)
    (hv_u : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let carry2 := if BitVec.ult u_new v_i then (1 : Word) else 0
    let carry_out := carry1 ||| carry2
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SLTU .x5 .x2 .x5))
      (CodeReq.union (CodeReq.singleton (base + 4) (.OR .x7 .x7 .x5))
       (CodeReq.singleton (base + 8) (.SD .x6 .x2 u_off)))
    cpsTriple base (base + 12) cr
      ((.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry1) **
       (.x5 ↦ᵣ v_i) ** (.x2 ↦ᵣ u_new) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i))
      ((.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry_out) **
       (.x5 ↦ᵣ carry2) ** (.x2 ↦ᵣ u_new) **
       ((u_base + signExtend12 u_off) ↦ₘ u_new)) := by
  intro carry2; intro carry_out; intro cr
  have I0 := sltu_spec_gen_rd_eq_rs2 .x5 .x2 u_new v_i base (by nofun) (by nofun)
  have I1 := or_spec_gen_rd_eq_rs1 .x7 .x5 carry1 carry2 (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x6 .x2 u_base u_new u_i u_off (base + 8) hv_u
  runBlock I0 I1 I2

-- ============================================================================
-- Subtract carry from u[j+4]: 4 instructions after mul-sub limbs.
-- ============================================================================

/-- Subtract carry from u[j+4].
    4 instructions: LD, SLTU, SUB, SD. Produces borrow (x7). -/
theorem divK_sub_carry_spec (u_base carry_in v5_old v7_old u_top : Word)
    (u_off : BitVec 12) (base : Addr)
    (hv : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let borrow := if BitVec.ult u_top carry_in then (1 : Word) else 0
    let u_new := u_top - carry_in
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SLTU .x7 .x5 .x10))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x5 .x5 .x10))
       (CodeReq.singleton (base + 12) (.SD .x6 .x5 u_off))))
    cpsTriple base (base + 16) cr
      ((.x6 ↦ᵣ u_base) ** (.x10 ↦ᵣ carry_in) **
       (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old) **
       ((u_base + signExtend12 u_off) ↦ₘ u_top))
      ((.x6 ↦ᵣ u_base) ** (.x10 ↦ᵣ carry_in) **
       (.x5 ↦ᵣ u_new) ** (.x7 ↦ᵣ borrow) **
       ((u_base + signExtend12 u_off) ↦ₘ u_new)) := by
  intro borrow; intro u_new; intro cr
  have I0 := ld_spec_gen .x5 .x6 u_base v5_old u_top u_off base (by nofun) hv
  have I1 := sltu_spec_gen .x7 .x5 .x10 v7_old u_top carry_in (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x5 .x10 u_top carry_in (base + 8) (by nofun) (by nofun)
  have I3 := sd_spec_gen .x6 .x5 u_base u_new u_top u_off (base + 12) hv
  runBlock I0 I1 I2 I3

-- ============================================================================
-- Store q[j]: 4 instructions.
-- ============================================================================

/-- Store q[j]: compute &q[j] = sp+4088 - j*8, store q_hat.
    First 3 instructions compute q_addr. Then SD stores. Split into 3+1. -/
theorem divK_store_qj_addr_spec (sp j v5_old v7_old : Word)
    (base : Addr) :
    let j_x8 := j <<< (3 : BitVec 6).toNat
    let sp_m8 := sp + signExtend12 4088
    let q_addr := sp_m8 - j_x8
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SLLI .x5 .x1 3))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x7 .x12 4088))
       (CodeReq.singleton (base + 8) (.SUB .x7 .x7 .x5)))
    cpsTriple base (base + 12) cr
      ((.x1 ↦ᵣ j) ** (.x12 ↦ᵣ sp) **
       (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old))
      ((.x1 ↦ᵣ j) ** (.x12 ↦ᵣ sp) **
       (.x5 ↦ᵣ j_x8) ** (.x7 ↦ᵣ q_addr)) := by
  intro j_x8; intro sp_m8; intro q_addr; intro cr
  have I0 := slli_spec_gen .x5 .x1 v5_old j 3 base (by nofun)
  have I1 := addi_spec_gen .x7 .x12 v7_old sp 4088 (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x7 .x5 sp_m8 j_x8 (base + 8) (by nofun) (by nofun)
  runBlock I0 I1 I2

/-- Store q[j]: SD q_hat at q_addr. 1 instruction. -/
theorem divK_store_qj_write_spec (q_addr q_hat q_old : Word) (base : Addr)
    (hv : isValidDwordAccess q_addr = true) :
    let cr := CodeReq.singleton base (.SD .x7 .x11 0)
    cpsTriple base (base + 4) cr
      ((.x7 ↦ᵣ q_addr) ** (.x11 ↦ᵣ q_hat) ** (q_addr ↦ₘ q_old))
      ((.x7 ↦ᵣ q_addr) ** (.x11 ↦ᵣ q_hat) ** (q_addr ↦ₘ q_hat)) := by
  intro cr
  have hse : signExtend12 (0 : BitVec 12) = (0 : Word) := by native_decide
  have haddr : q_addr + signExtend12 (0 : BitVec 12) = q_addr := by rw [hse]; bv_omega
  have hv' : isValidDwordAccess (q_addr + signExtend12 0) = true := by rw [haddr]; exact hv
  have I0 := sd_spec_gen .x7 .x11 q_addr q_hat q_old 0 base hv'
  rw [haddr] at I0
  runBlock I0

-- ============================================================================
-- Add-back finalization: u[j+4] += carry, q_hat--.
-- 4 instructions: LD + ADD + SD + ADDI.
-- ============================================================================

/-- Add-back finalization after limb corrections. -/
theorem divK_addback_final_spec (u_base carry q_hat v5_old u_top : Word)
    (u_off : BitVec 12) (base : Addr)
    (hv : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let u_new := u_top + carry
    let q_hat' := q_hat + signExtend12 4095
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADD .x5 .x5 .x7))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SD .x6 .x5 u_off))
       (CodeReq.singleton (base + 12) (.ADDI .x11 .x11 4095))))
    cpsTriple base (base + 16) cr
      ((.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry) ** (.x11 ↦ᵣ q_hat) **
       (.x5 ↦ᵣ v5_old) ** (u_base + signExtend12 u_off ↦ₘ u_top))
      ((.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry) ** (.x11 ↦ᵣ q_hat') **
       (.x5 ↦ᵣ u_new) ** (u_base + signExtend12 u_off ↦ₘ u_new)) := by
  intro u_new; intro q_hat'; intro cr
  have I0 := ld_spec_gen .x5 .x6 u_base v5_old u_top u_off base (by nofun) hv
  have I1 := add_spec_gen_rd_eq_rs1 .x5 .x7 u_top carry (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x6 .x5 u_base u_new u_top u_off (base + 8) hv
  have I3 := addi_spec_gen_same .x11 q_hat 4095 (base + 12) (by nofun)
  runBlock I0 I1 I2 I3

-- ============================================================================
-- Loop control: j-- and BGE loop back.
-- 2 instructions: ADDI + BGE.
-- ============================================================================

set_option maxRecDepth 1024 in
/-- Loop control: decrement j and branch back if j >= 0. -/
theorem divK_loop_control_spec (j : Word) (loop_back_off : BitVec 13)
    (base : Addr) :
    let j' := j + signExtend12 4095
    let cr :=
      CodeReq.union (CodeReq.singleton base (.ADDI .x1 .x1 4095))
       (CodeReq.singleton (base + 4) (.BGE .x1 .x0 loop_back_off))
    cpsBranch base cr
      ((.x1 ↦ᵣ j) ** (.x0 ↦ᵣ 0))
      (base + 4 + signExtend13 loop_back_off)
      ((.x1 ↦ᵣ j') ** (.x0 ↦ᵣ 0))
      (base + 8)
      ((.x1 ↦ᵣ j') ** (.x0 ↦ᵣ 0)) := by
  sorry
-- ============================================================================
-- Mul-sub setup: restore j, compute u_base = &u[j], init carry = 0.
-- 5 instructions: LD + SLLI + ADDI + SUB + ADDI.
-- ============================================================================

/-- Mul-sub setup: restore j from scratch, compute u_base, zero carry. -/
theorem divK_mulsub_setup_spec (sp q_hat j v1_old v5_old v6_old v10_old : Word)
    (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3976) = true) :
    let j_x8 := j <<< (3 : BitVec 6).toNat
    let sp_m40 := sp + signExtend12 4056
    let u_base := sp_m40 - j_x8
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3976))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SLLI .x5 .x1 3))
      (CodeReq.union (CodeReq.singleton (base + 8) (.ADDI .x6 .x12 4056))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SUB .x6 .x6 .x5))
       (CodeReq.singleton (base + 16) (.ADDI .x10 .x0 0)))))
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) **
       (.x1 ↦ᵣ v1_old) ** (.x5 ↦ᵣ v5_old) ** (.x6 ↦ᵣ v6_old) **
       (.x10 ↦ᵣ v10_old) ** (.x0 ↦ᵣ 0) **
       (sp + signExtend12 3976 ↦ₘ j))
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) **
       (.x1 ↦ᵣ j) ** (.x5 ↦ᵣ j_x8) ** (.x6 ↦ᵣ u_base) **
       (.x10 ↦ᵣ signExtend12 0) ** (.x0 ↦ᵣ 0) **
       (sp + signExtend12 3976 ↦ₘ j)) := by
  intro j_x8; intro sp_m40; intro u_base; intro cr
  have I0 := ld_spec_gen .x1 .x12 sp v1_old j 3976 base (by nofun) hv
  have I1 := slli_spec_gen .x5 .x1 v5_old j 3 (base + 4) (by nofun)
  have I2 := addi_spec_gen .x6 .x12 v6_old sp 4056 (base + 8) (by nofun)
  have I3 := sub_spec_gen_rd_eq_rs1 .x6 .x5 sp_m40 j_x8 (base + 12) (by nofun) (by nofun)
  have I4 := addi_x0_spec_gen .x10 v10_old 0 (base + 16) (by nofun)
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Save j: 1 instruction SD.
-- ============================================================================

/-- Save j to scratch memory. -/
theorem divK_save_j_spec (sp j j_old : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3976) = true) :
    let cr := CodeReq.singleton base (.SD .x12 .x1 3976)
    cpsTriple base (base + 4) cr
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) ** (sp + signExtend12 3976 ↦ₘ j_old))
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) ** (sp + signExtend12 3976 ↦ₘ j)) := by
  intro cr
  have I0 := sd_spec_gen .x12 .x1 sp j j_old 3976 base hv
  runBlock I0

-- ============================================================================
-- Addback carry init: ADDI x7 x0 0 (set carry = 0).
-- ============================================================================

/-- Initialize add-back carry to 0. -/
theorem divK_addback_init_spec (v7_old : Word) (base : Addr) :
    let cr := CodeReq.singleton base (.ADDI .x7 .x0 0)
    cpsTriple base (base + 4) cr
      ((.x7 ↦ᵣ v7_old) ** (.x0 ↦ᵣ 0))
      ((.x7 ↦ᵣ signExtend12 0) ** (.x0 ↦ᵣ 0)) := by
  intro cr
  have I0 := addi_x0_spec_gen .x7 v7_old 0 base (by nofun)
  runBlock I0

-- ============================================================================
-- Addback condition: BEQ x7 x0 (skip correction if no borrow).
-- ============================================================================

/-- Correction condition: branch if borrow (x7) is zero. -/
theorem divK_correction_branch_spec (borrow : Word) (skip_off : BitVec 13) (base : Addr) :
    let cr := CodeReq.singleton base (.BEQ .x7 .x0 skip_off)
    cpsBranch base cr
      ((.x7 ↦ᵣ borrow) ** (.x0 ↦ᵣ 0))
      (base + signExtend13 skip_off)
      ((.x7 ↦ᵣ borrow) ** (.x0 ↦ᵣ 0))
      (base + 4)
      ((.x7 ↦ᵣ borrow) ** (.x0 ↦ᵣ 0)) := by
  sorry
-- ============================================================================
-- Trial quotient: load u[j+n], u[j+n-1].
-- 7 instructions: LD + ADD + SLLI + ADDI + SUB + LD + LD.
-- ============================================================================

/-- Load u_hi = u[j+n] and u_lo = u[j+n-1] for trial quotient estimation.
    u_addr = sp + signExtend12 4056 - (j + n) <<< 3.
    u_hi = mem[u_addr], u_lo = mem[u_addr + 8]. -/
theorem divK_trial_load_u_spec (sp j n v5_old v7_old u_hi u_lo : Word)
    (base : Addr)
    (hv_n : isValidDwordAccess (sp + signExtend12 3984) = true)
    (hv_uhi : isValidDwordAccess (sp + signExtend12 4056 - (j + n) <<< (3 : BitVec 6).toNat) = true)
    (hv_ulo : isValidDwordAccess ((sp + signExtend12 4056 - (j + n) <<< (3 : BitVec 6).toNat) + 8) = true) :
    let jpn := j + n
    let jpn_x8 := jpn <<< (3 : BitVec 6).toNat
    let u0_base := sp + signExtend12 4056
    let u_addr := u0_base - jpn_x8
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 3984))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADD .x7 .x1 .x5))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x7 .x7 3))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADDI .x5 .x12 4056))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SUB .x5 .x5 .x7))
      (CodeReq.union (CodeReq.singleton (base + 20) (.LD .x7 .x5 0))
       (CodeReq.singleton (base + 24) (.LD .x5 .x5 8)))))))
    cpsTriple base (base + 28) cr
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) **
       (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old) **
       (sp + signExtend12 3984 ↦ₘ n) **
       (u_addr ↦ₘ u_hi) ** ((u_addr + 8) ↦ₘ u_lo))
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) **
       (.x5 ↦ᵣ u_lo) ** (.x7 ↦ᵣ u_hi) **
       (sp + signExtend12 3984 ↦ₘ n) **
       (u_addr ↦ₘ u_hi) ** ((u_addr + 8) ↦ₘ u_lo)) := by
  intro jpn; intro jpn_x8; intro u0_base; intro u_addr; intro cr
  have hse0 : signExtend12 (0 : BitVec 12) = (0 : Word) := by native_decide
  have haddr0 : u_addr + signExtend12 (0 : BitVec 12) = u_addr := by rw [hse0]; bv_omega
  have hv_uhi' : isValidDwordAccess (u_addr + signExtend12 0) = true := by rw [haddr0]; exact hv_uhi
  have I0 := ld_spec_gen .x5 .x12 sp v5_old n 3984 base (by nofun) hv_n
  have I1 := add_spec_gen .x7 .x1 .x5 j n v7_old (base + 4) (by nofun)
  have I2 := slli_spec_gen_same .x7 jpn 3 (base + 8) (by nofun)
  have I3 := addi_spec_gen .x5 .x12 n sp 4056 (base + 12) (by nofun)
  have I4 := sub_spec_gen_rd_eq_rs1 .x5 .x7 u0_base jpn_x8 (base + 16) (by nofun) (by nofun)
  have I5 := ld_spec_gen .x7 .x5 u_addr jpn_x8 u_hi 0 (base + 20) (by nofun) hv_uhi'
  rw [haddr0] at I5
  have I6 := ld_spec_gen_same .x5 u_addr u_lo 8 (base + 24) (by nofun) hv_ulo
  runBlock I0 I1 I2 I3 I4 I5 I6

-- ============================================================================
-- Trial quotient: load v_top = b[n-1].
-- 5 instructions: LD + ADDI + SLLI + ADD + LD.
-- ============================================================================

/-- Load v_top = b[n-1] for trial quotient estimation.
    vtop_addr = sp + (n + signExtend12 4095) <<< 3.
    v_top = mem[vtop_addr + 32]. -/
theorem divK_trial_load_vtop_spec (sp n v6_old v10_old v_top : Word)
    (base : Addr)
    (hv_n : isValidDwordAccess (sp + signExtend12 3984) = true)
    (hv_vtop : isValidDwordAccess (sp + (n + signExtend12 4095) <<< (3 : BitVec 6).toNat + signExtend12 32) = true) :
    let nm1 := n + signExtend12 4095
    let nm1_x8 := nm1 <<< (3 : BitVec 6).toNat
    let vtop_base := sp + nm1_x8
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x6 .x12 3984))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x6 .x6 4095))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x6 .x6 3))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADD .x6 .x12 .x6))
       (CodeReq.singleton (base + 16) (.LD .x10 .x6 32)))))
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ v6_old) ** (.x10 ↦ᵣ v10_old) **
       (sp + signExtend12 3984 ↦ₘ n) ** (vtop_base + signExtend12 32 ↦ₘ v_top))
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ vtop_base) ** (.x10 ↦ᵣ v_top) **
       (sp + signExtend12 3984 ↦ₘ n) ** (vtop_base + signExtend12 32 ↦ₘ v_top)) := by
  intro nm1; intro nm1_x8; intro vtop_base; intro cr
  have I0 := ld_spec_gen .x6 .x12 sp v6_old n 3984 base (by nofun) hv_n
  have I1 := addi_spec_gen_same .x6 n 4095 (base + 4) (by nofun)
  have I2 := slli_spec_gen_same .x6 nm1 3 (base + 8) (by nofun)
  have I3 := add_spec_gen_rd_eq_rs2 .x6 .x12 sp nm1_x8 (base + 12) (by nofun) (by nofun)
  have I4 := ld_spec_gen .x10 .x6 vtop_base v10_old v_top 32 (base + 16) (by nofun) hv_vtop
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Trial quotient: MAX path (u_hi >= v_top).
-- 2 instructions: ADDI x11 x0 4095 + JAL x0 8.
-- ============================================================================

/-- Trial quotient MAX path: set q_hat = MAX64, jump over div128 call. -/
theorem divK_trial_max_spec (v11_old : Word) (base : Addr) :
    let cr :=
      CodeReq.union (CodeReq.singleton base (.ADDI .x11 .x0 4095))
       (CodeReq.singleton (base + 4) (.JAL .x0 8))
    cpsTriple base (base + 12) cr
      ((.x11 ↦ᵣ v11_old) ** (.x0 ↦ᵣ 0))
      ((.x11 ↦ᵣ signExtend12 4095) ** (.x0 ↦ᵣ 0)) := by
  intro cr
  have hj : signExtend21 (8 : BitVec 21) = (8 : Addr) := by native_decide
  have I0 := addi_x0_spec_gen .x11 v11_old 4095 base (by nofun)
  have I1 := jal_x0_spec_gen 8 (base + 4)
  rw [hj] at I1
  have ha : (base + 4 : Addr) + 8 = base + 12 := by bv_omega
  rw [ha] at I1
  runBlock I0 I1

-- ============================================================================
-- div128 subroutine: Phase 1a — save return addr and d, split d.
-- 6 instructions: SD + SD + SRLI + SLLI + SRLI + SD.
-- ============================================================================

/-- div128 Phase 1a: save x2 (return addr) and x10 (d), compute d_hi and d_lo. -/
theorem divK_div128_save_split_d_spec (sp ret_addr d v1_old v6_old
    ret_mem d_mem dlo_mem : Word) (base : Addr)
    (hv_ret : isValidDwordAccess (sp + signExtend12 3968) = true)
    (hv_d   : isValidDwordAccess (sp + signExtend12 3960) = true)
    (hv_dlo : isValidDwordAccess (sp + signExtend12 3952) = true) :
    let d_hi := d >>> (32 : BitVec 6).toNat
    let d_lo := (d <<< (32 : BitVec 6).toNat) >>> (32 : BitVec 6).toNat
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SD .x12 .x2 3968))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x10 3960))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SRLI .x6 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SLLI .x1 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SRLI .x1 .x1 32))
       (CodeReq.singleton (base + 20) (.SD .x12 .x1 3952))))))
    cpsTriple base (base + 24) cr
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (.x10 ↦ᵣ d) **
       (.x6 ↦ᵣ v6_old) ** (.x1 ↦ᵣ v1_old) **
       (sp + signExtend12 3968 ↦ₘ ret_mem) **
       (sp + signExtend12 3960 ↦ₘ d_mem) **
       (sp + signExtend12 3952 ↦ₘ dlo_mem))
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (.x10 ↦ᵣ d) **
       (.x6 ↦ᵣ d_hi) ** (.x1 ↦ᵣ d_lo) **
       (sp + signExtend12 3968 ↦ₘ ret_addr) **
       (sp + signExtend12 3960 ↦ₘ d) **
       (sp + signExtend12 3952 ↦ₘ d_lo)) := by
  intro d_hi; intro d_lo; intro cr
  have I0 := sd_spec_gen .x12 .x2 sp ret_addr ret_mem 3968 base hv_ret
  have I1 := sd_spec_gen .x12 .x10 sp d d_mem 3960 (base + 4) hv_d
  have I2 := srli_spec_gen .x6 .x10 v6_old d 32 (base + 8) (by nofun)
  have I3 := slli_spec_gen .x1 .x10 v1_old d 32 (base + 12) (by nofun)
  have I4 := srli_spec_gen_same .x1 (d <<< (32 : BitVec 6).toNat) 32 (base + 16) (by nofun)
  have I5 := sd_spec_gen .x12 .x1 sp d_lo dlo_mem 3952 (base + 20) hv_dlo
  runBlock I0 I1 I2 I3 I4 I5

-- ============================================================================
-- div128 subroutine: Phase 1b — split u_lo into un1, un0, save un0.
-- 4 instructions: SRLI + SLLI + SRLI + SD.
-- ============================================================================

/-- div128 Phase 1b: split u_lo into un1 (x11) and un0 (x5), save un0. -/
theorem divK_div128_split_ulo_spec (sp u_lo v11_old un0_mem : Word) (base : Addr)
    (hv_un0 : isValidDwordAccess (sp + signExtend12 3944) = true) :
    let un1 := u_lo >>> (32 : BitVec 6).toNat
    let un0 := (u_lo <<< (32 : BitVec 6).toNat) >>> (32 : BitVec 6).toNat
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SRLI .x11 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SLLI .x5 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SRLI .x5 .x5 32))
       (CodeReq.singleton (base + 12) (.SD .x12 .x5 3944))))
    cpsTriple base (base + 16) cr
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ u_lo) ** (.x11 ↦ᵣ v11_old) **
       (sp + signExtend12 3944 ↦ₘ un0_mem))
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ un0) ** (.x11 ↦ᵣ un1) **
       (sp + signExtend12 3944 ↦ₘ un0)) := by
  intro un1; intro un0; intro cr
  have I0 := srli_spec_gen .x11 .x5 v11_old u_lo 32 base (by nofun)
  have I1 := slli_spec_gen_same .x5 u_lo 32 (base + 4) (by nofun)
  have I2 := srli_spec_gen_same .x5 (u_lo <<< (32 : BitVec 6).toNat) 32 (base + 8) (by nofun)
  have I3 := sd_spec_gen .x12 .x5 sp un0 un0_mem 3944 (base + 12) hv_un0
  runBlock I0 I1 I2 I3

-- ============================================================================
-- div128 subroutine: Step 1 initial — DIVU q1, compute rhat.
-- 3 instructions: DIVU + MUL + SUB.
-- ============================================================================

/-- div128 Step 1: q1 = DIVU(u_hi, d_hi), rhat = u_hi - q1 * d_hi. -/
theorem divK_div128_step1_init_spec (u_hi d_hi v5_old v10_old : Word) (base : Addr) :
    let q1 := rv64_divu u_hi d_hi
    let rhat := u_hi - q1 * d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.DIVU .x10 .x7 .x6))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x5 .x10 .x6))
       (CodeReq.singleton (base + 8) (.SUB .x7 .x7 .x5)))
    cpsTriple base (base + 12) cr
      ((.x7 ↦ᵣ u_hi) ** (.x6 ↦ᵣ d_hi) **
       (.x10 ↦ᵣ v10_old) ** (.x5 ↦ᵣ v5_old))
      ((.x7 ↦ᵣ rhat) ** (.x6 ↦ᵣ d_hi) **
       (.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ q1 * d_hi)) := by
  intro q1; intro rhat; intro cr
  have I0 := divu_spec_gen .x10 .x7 .x6 v10_old u_hi d_hi base (by nofun)
  have I1 := mul_spec_gen .x5 .x10 .x6 v5_old q1 d_hi (base + 4) (by nofun)
  have I2 := sub_spec_gen_rd_eq_rs1 .x7 .x5 u_hi (q1 * d_hi) (base + 8) (by nofun) (by nofun)
  runBlock I0 I1 I2

-- ============================================================================
-- div128 subroutine: Compute un21 from rhat, un1, q1, d_lo.
-- 5 instructions: LD + SLLI + OR + MUL + SUB.
-- ============================================================================

/-- div128 un21 = rhat*2^32 + un1 - q1*d_lo.
    Loads d_lo from scratch memory. -/
theorem divK_div128_compute_un21_spec (sp q1 rhat un1 v1_old v5_old dlo_mem : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3952) = true) :
    let rhat_hi := rhat <<< (32 : BitVec 6).toNat
    let rhat_un1 := rhat_hi ||| un1
    let q1_dlo := q1 * dlo_mem
    let un21 := rhat_un1 - q1_dlo
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SLLI .x5 .x7 32))
      (CodeReq.union (CodeReq.singleton (base + 8) (.OR .x5 .x5 .x11))
      (CodeReq.union (CodeReq.singleton (base + 12) (.MUL .x1 .x10 .x1))
       (CodeReq.singleton (base + 16) (.SUB .x7 .x5 .x1)))))
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q1) ** (.x7 ↦ᵣ rhat) **
       (.x11 ↦ᵣ un1) ** (.x5 ↦ᵣ v5_old) ** (.x1 ↦ᵣ v1_old) **
       (sp + signExtend12 3952 ↦ₘ dlo_mem))
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q1) ** (.x7 ↦ᵣ un21) **
       (.x11 ↦ᵣ un1) ** (.x5 ↦ᵣ rhat_un1) ** (.x1 ↦ᵣ q1_dlo) **
       (sp + signExtend12 3952 ↦ₘ dlo_mem)) := by
  intro rhat_hi; intro rhat_un1; intro q1_dlo; intro un21; intro cr
  have I0 := ld_spec_gen .x1 .x12 sp v1_old dlo_mem 3952 base (by nofun) hv
  have I1 := slli_spec_gen .x5 .x7 v5_old rhat 32 (base + 4) (by nofun)
  have I2 := or_spec_gen_rd_eq_rs1 .x5 .x11 rhat_hi un1 (base + 8) (by nofun) (by nofun)
  have I3 := mul_spec_gen_rd_eq_rs2 .x1 .x10 q1 dlo_mem (base + 12) (by nofun) (by nofun)
  have I4 := sub_spec_gen .x7 .x5 .x1 rhat_un1 q1_dlo rhat (base + 16) (by nofun)
  runBlock I0 I1 I2 I3 I4


-- ============================================================================
-- div128 subroutine: Product check body (before BLTU).
-- 4 instructions: LD + MUL + SLLI + OR.
-- ============================================================================

/-- div128 product check body: compute q*d_lo and rhat*2^32+un1 for comparison. -/
theorem divK_div128_prodcheck_body_spec (sp q rhat un1 v1_old v5_old dlo : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3952) = true) :
    let q_dlo := q * dlo
    let rhat_hi := rhat <<< (32 : BitVec 6).toNat
    let rhat_un1 := rhat_hi ||| un1
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x5 .x10 .x1))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x1 .x7 32))
       (CodeReq.singleton (base + 12) (.OR .x1 .x1 .x11))))
    cpsTriple base (base + 16) cr
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q) ** (.x7 ↦ᵣ rhat) ** (.x11 ↦ᵣ un1) **
       (.x5 ↦ᵣ v5_old) ** (.x1 ↦ᵣ v1_old) ** (sp + signExtend12 3952 ↦ₘ dlo))
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q) ** (.x7 ↦ᵣ rhat) ** (.x11 ↦ᵣ un1) **
       (.x5 ↦ᵣ q_dlo) ** (.x1 ↦ᵣ rhat_un1) ** (sp + signExtend12 3952 ↦ₘ dlo)) := by
  intro q_dlo; intro rhat_hi; intro rhat_un1; intro cr
  have I0 := ld_spec_gen .x1 .x12 sp v1_old dlo 3952 base (by nofun) hv
  have I1 := mul_spec_gen .x5 .x10 .x1 v5_old q dlo (base + 4) (by nofun)
  have I2 := slli_spec_gen .x1 .x7 dlo rhat 32 (base + 8) (by nofun)
  have I3 := or_spec_gen_rd_eq_rs1 .x1 .x11 (rhat <<< (32 : BitVec 6).toNat) un1 (base + 12) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3

-- ============================================================================
-- div128 subroutine: Correction path (2 instrs: ADDI q-- + ADD rhat+=d_hi).
-- Used after product check BLTU taken, and also after q1/q0 clamp BEQ ntaken.
-- ============================================================================

/-- div128 correction: q-- and rhat += d_hi. Generic for q1 (x10) or q0 (x5). -/
theorem divK_div128_correct_q1_spec (q rhat d_hi : Word) (base : Addr) :
    let q' := q + signExtend12 4095
    let rhat' := rhat + d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.ADDI .x10 .x10 4095))
       (CodeReq.singleton (base + 4) (.ADD .x7 .x7 .x6))
    cpsTriple base (base + 8) cr
      ((.x10 ↦ᵣ q) ** (.x7 ↦ᵣ rhat) ** (.x6 ↦ᵣ d_hi))
      ((.x10 ↦ᵣ q') ** (.x7 ↦ᵣ rhat') ** (.x6 ↦ᵣ d_hi)) := by
  intro q'; intro rhat'; intro cr
  have I0 := addi_spec_gen_same .x10 q 4095 base (by nofun)
  have I1 := add_spec_gen_rd_eq_rs1 .x7 .x6 rhat d_hi (base + 4) (by nofun) (by nofun)
  runBlock I0 I1

/-- div128 correction for q0: q0-- and rhat2 += d_hi. -/
theorem divK_div128_correct_q0_spec (q0 rhat2 d_hi : Word) (base : Addr) :
    let q0' := q0 + signExtend12 4095
    let rhat2' := rhat2 + d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.ADDI .x5 .x5 4095))
       (CodeReq.singleton (base + 4) (.ADD .x11 .x11 .x6))
    cpsTriple base (base + 8) cr
      ((.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ rhat2) ** (.x6 ↦ᵣ d_hi))
      ((.x5 ↦ᵣ q0') ** (.x11 ↦ᵣ rhat2') ** (.x6 ↦ᵣ d_hi)) := by
  intro q0'; intro rhat2'; intro cr
  have I0 := addi_spec_gen_same .x5 q0 4095 base (by nofun)
  have I1 := add_spec_gen_rd_eq_rs1 .x11 .x6 rhat2 d_hi (base + 4) (by nofun) (by nofun)
  runBlock I0 I1

-- ============================================================================
-- div128 subroutine: q1 clamp body (SRLI test, before BEQ).
-- 1 instruction: SRLI x5 x10 32.
-- ============================================================================

/-- div128 q1 clamp test: x5 = q1 >>> 32 (nonzero iff q1 >= 2^32). -/
theorem divK_div128_clamp_test_q1_spec (q1 v5_old : Word) (base : Addr) :
    let hi := q1 >>> (32 : BitVec 6).toNat
    let cr := CodeReq.singleton base (.SRLI .x5 .x10 32)
    cpsTriple base (base + 4) cr
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ v5_old))
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ hi)) := by
  intro hi; intro cr
  have I0 := srli_spec_gen .x5 .x10 v5_old q1 32 base (by nofun)
  runBlock I0

/-- div128 q0 clamp test: x1 = q0 >>> 32. -/
theorem divK_div128_clamp_test_q0_spec (q0 v1_old : Word) (base : Addr) :
    let hi := q0 >>> (32 : BitVec 6).toNat
    let cr := CodeReq.singleton base (.SRLI .x1 .x5 32)
    cpsTriple base (base + 4) cr
      ((.x5 ↦ᵣ q0) ** (.x1 ↦ᵣ v1_old))
      ((.x5 ↦ᵣ q0) ** (.x1 ↦ᵣ hi)) := by
  intro hi; intro cr
  have I0 := srli_spec_gen .x1 .x5 v1_old q0 32 base (by nofun)
  runBlock I0

-- ============================================================================
-- div128 subroutine: Step 2 initial — DIVU q0, compute rhat2.
-- 3 instructions: DIVU + MUL + SUB.
-- ============================================================================

/-- div128 Step 2: q0 = DIVU(un21, d_hi), rhat2 = un21 - q0 * d_hi. -/
theorem divK_div128_step2_init_spec (un21 d_hi v1_old v5_old v11_old : Word) (base : Addr) :
    let q0 := rv64_divu un21 d_hi
    let rhat2 := un21 - q0 * d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.DIVU .x5 .x7 .x6))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x1 .x5 .x6))
       (CodeReq.singleton (base + 8) (.SUB .x11 .x7 .x1)))
    cpsTriple base (base + 12) cr
      ((.x7 ↦ᵣ un21) ** (.x6 ↦ᵣ d_hi) **
       (.x5 ↦ᵣ v5_old) ** (.x1 ↦ᵣ v1_old) ** (.x11 ↦ᵣ v11_old))
      ((.x7 ↦ᵣ un21) ** (.x6 ↦ᵣ d_hi) **
       (.x5 ↦ᵣ q0) ** (.x1 ↦ᵣ q0 * d_hi) ** (.x11 ↦ᵣ rhat2)) := by
  intro q0; intro rhat2; intro cr
  have I0 := divu_spec_gen .x5 .x7 .x6 v5_old un21 d_hi base (by nofun)
  have I1 := mul_spec_gen .x1 .x5 .x6 v1_old q0 d_hi (base + 4) (by nofun)
  have I2 := sub_spec_gen .x11 .x7 .x1 un21 (q0 * d_hi) v11_old (base + 8) (by nofun)
  runBlock I0 I1 I2

-- ============================================================================
-- div128 subroutine: Product check 2 body (instrs 37-41).
-- 5 instructions: LD + MUL + SLLI + LD + OR.
-- ============================================================================

/-- div128 product check 2: compute q0*d_lo and rhat2*2^32+un0 for comparison. -/
theorem divK_div128_prodcheck2_body_spec (sp q0 rhat2 v1_old v7_old dlo un0 : Word)
    (base : Addr)
    (hv_dlo : isValidDwordAccess (sp + signExtend12 3952) = true)
    (hv_un0 : isValidDwordAccess (sp + signExtend12 3944) = true) :
    let q0_dlo := q0 * dlo
    let rhat2_hi := rhat2 <<< (32 : BitVec 6).toNat
    let rhat2_un0 := rhat2_hi ||| un0
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x7 .x5 .x1))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x1 .x11 32))
      (CodeReq.union (CodeReq.singleton (base + 12) (.LD .x11 .x12 3944))
       (CodeReq.singleton (base + 16) (.OR .x1 .x1 .x11)))))
    cpsTriple base (base + 20) cr
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ rhat2) **
       (.x7 ↦ᵣ v7_old) ** (.x1 ↦ᵣ v1_old) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0))
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ un0) **
       (.x7 ↦ᵣ q0_dlo) ** (.x1 ↦ᵣ rhat2_un0) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0)) := by
  intro q0_dlo; intro rhat2_hi; intro rhat2_un0; intro cr
  have I0 := ld_spec_gen .x1 .x12 sp v1_old dlo 3952 base (by nofun) hv_dlo
  have I1 := mul_spec_gen .x7 .x5 .x1 v7_old q0 dlo (base + 4) (by nofun)
  have I2 := slli_spec_gen .x1 .x11 dlo rhat2 32 (base + 8) (by nofun)
  have I3 := ld_spec_gen .x11 .x12 sp rhat2 un0 3944 (base + 12) (by nofun) hv_un0
  have I4 := or_spec_gen_rd_eq_rs1 .x1 .x11 rhat2_hi un0 (base + 16) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- div128 subroutine: Single-instr ADDI correction (product check 2, q0--).
-- 1 instruction: ADDI x5 x5 4095.
-- ============================================================================

/-- div128 product check 2 correction: q0--. -/
theorem divK_div128_correct_q0_single_spec (q0 : Word) (base : Addr) :
    let q0' := q0 + signExtend12 4095
    let cr := CodeReq.singleton base (.ADDI .x5 .x5 4095)
    cpsTriple base (base + 4) cr
      ((.x5 ↦ᵣ q0))
      ((.x5 ↦ᵣ q0')) := by
  intro q0'; intro cr
  have I0 := addi_spec_gen_same .x5 q0 4095 base (by nofun)
  runBlock I0

-- ============================================================================
-- div128 subroutine: Combine q = q1<<32 | q0 (instrs 45-46).
-- 2 instructions: SLLI + OR.
-- ============================================================================

/-- div128 combine: x11 = q1<<32 | q0. -/
theorem divK_div128_combine_q_spec (q1 q0 v11_old : Word) (base : Addr) :
    let q1_hi := q1 <<< (32 : BitVec 6).toNat
    let q := q1_hi ||| q0
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SLLI .x11 .x10 32))
       (CodeReq.singleton (base + 4) (.OR .x11 .x11 .x5))
    cpsTriple base (base + 8) cr
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ v11_old))
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ q)) := by
  intro q1_hi; intro q; intro cr
  have I0 := slli_spec_gen .x11 .x10 v11_old q1 32 base (by nofun)
  have I1 := or_spec_gen_rd_eq_rs1 .x11 .x5 q1_hi q0 (base + 4) (by nofun) (by nofun)
  runBlock I0 I1

-- ============================================================================
-- div128 subroutine: Restore return addr + JALR return (instrs 47-48).
-- 2 instructions: LD + JALR.
-- ============================================================================

/-- div128 restore and return: load return addr, JALR x0 x2 0. -/
theorem divK_div128_restore_return_spec (sp v2_old ret_addr : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3968) = true)
    (halign : (ret_addr + signExtend12 0) &&& ~~~1 = ret_addr) :
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x2 .x12 3968))
       (CodeReq.singleton (base + 4) (.JALR .x0 .x2 0))
    cpsTriple base ret_addr cr
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ v2_old) ** (sp + signExtend12 3968 ↦ₘ ret_addr))
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (sp + signExtend12 3968 ↦ₘ ret_addr)) := by
  intro cr
  have I0 := ld_spec_gen .x2 .x12 sp v2_old ret_addr 3968 base (by nofun) hv
  have I1 := jalr_x0_spec_gen .x2 ret_addr 0 (base + 4)
  rw [halign] at I1
  runBlock I0 I1

-- ============================================================================
-- div128 subroutine: Clamp q1 section [13]-[16].
-- 4 instructions: SRLI + BEQ + ADDI + ADD.
-- BEQ skips correction if q1 < 2^32, else q1-- and rhat+=d_hi.
-- ============================================================================

set_option maxRecDepth 1024 in
/-- div128 clamp q1: test q1 >= 2^32, conditionally decrement and adjust rhat.
    Instrs [13]-[16]. Both BEQ paths merge at base+16. -/
theorem divK_div128_clamp_q1_merged_spec (q1 rhat d_hi v5_old : Word) (base : Addr) :
    let hi := q1 >>> (32 : BitVec 6).toNat
    let q1' := if hi = 0 then q1 else q1 + signExtend12 4095
    let rhat' := if hi = 0 then rhat else rhat + d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SRLI .x5 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 4) (.BEQ .x5 .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 8) (.ADDI .x10 .x10 4095))
       (CodeReq.singleton (base + 12) (.ADD .x7 .x7 .x6))))
    cpsTriple base (base + 16) cr
      ((.x10 ↦ᵣ q1) ** (.x7 ↦ᵣ rhat) ** (.x6 ↦ᵣ d_hi) **
       (.x5 ↦ᵣ v5_old) ** (.x0 ↦ᵣ 0))
      ((.x10 ↦ᵣ q1') ** (.x7 ↦ᵣ rhat') ** (.x6 ↦ᵣ d_hi) **
       (.x5 ↦ᵣ hi) ** (.x0 ↦ᵣ 0)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Product check 1 section [17]-[24].
-- 8 instructions: LD+MUL+SLLI+OR (body) + BLTU+JAL (branch) + ADDI+ADD (correction).
-- BLTU taken → correction, BLTU ntaken → JAL skip. Both merge at base+32.
-- ============================================================================

set_option maxRecDepth 1024 in
/-- div128 product check 1: compute q1*d_lo vs rhat*2^32+un1, conditionally correct.
    Instrs [17]-[24]. Both BLTU paths merge at base+32. -/
theorem divK_div128_prodcheck1_merged_spec
    (sp q1 rhat d_hi un1 v1_old v5_old dlo : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3952) = true) :
    let q_dlo := q1 * dlo
    let rhat_un1 := (rhat <<< (32 : BitVec 6).toNat) ||| un1
    let q1' := if BitVec.ult rhat_un1 q_dlo then q1 + signExtend12 4095 else q1
    let rhat' := if BitVec.ult rhat_un1 q_dlo then rhat + d_hi else rhat
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x5 .x10 .x1))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x1 .x7 32))
      (CodeReq.union (CodeReq.singleton (base + 12) (.OR .x1 .x1 .x11))
      (CodeReq.union (CodeReq.singleton (base + 16) (.BLTU .x1 .x5 8))
      (CodeReq.union (CodeReq.singleton (base + 20) (.JAL .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 24) (.ADDI .x10 .x10 4095))
       (CodeReq.singleton (base + 28) (.ADD .x7 .x7 .x6))))))))
    cpsTriple base (base + 32) cr
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q1) ** (.x7 ↦ᵣ rhat) ** (.x11 ↦ᵣ un1) **
       (.x5 ↦ᵣ v5_old) ** (.x1 ↦ᵣ v1_old) ** (.x6 ↦ᵣ d_hi) **
       (sp + signExtend12 3952 ↦ₘ dlo))
      ((.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ q1') ** (.x7 ↦ᵣ rhat') ** (.x11 ↦ᵣ un1) **
       (.x5 ↦ᵣ q_dlo) ** (.x1 ↦ᵣ rhat_un1) ** (.x6 ↦ᵣ d_hi) **
       (sp + signExtend12 3952 ↦ₘ dlo)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Clamp q0 section [33]-[36].
-- 4 instructions: SRLI + BEQ + ADDI + ADD.
-- BEQ skips correction if q0 < 2^32, else q0-- and rhat2+=d_hi.
-- ============================================================================

set_option maxRecDepth 1024 in
/-- div128 clamp q0: test q0 >= 2^32, conditionally decrement and adjust rhat2.
    Instrs [33]-[36]. Both BEQ paths merge at base+16. -/
theorem divK_div128_clamp_q0_merged_spec (q0 rhat2 d_hi v1_old : Word) (base : Addr) :
    let hi := q0 >>> (32 : BitVec 6).toNat
    let q0' := if hi = 0 then q0 else q0 + signExtend12 4095
    let rhat2' := if hi = 0 then rhat2 else rhat2 + d_hi
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SRLI .x1 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 4) (.BEQ .x1 .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 8) (.ADDI .x5 .x5 4095))
       (CodeReq.singleton (base + 12) (.ADD .x11 .x11 .x6))))
    cpsTriple base (base + 16) cr
      ((.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ rhat2) ** (.x6 ↦ᵣ d_hi) **
       (.x1 ↦ᵣ v1_old) ** (.x0 ↦ᵣ 0))
      ((.x5 ↦ᵣ q0') ** (.x11 ↦ᵣ rhat2') ** (.x6 ↦ᵣ d_hi) **
       (.x1 ↦ᵣ hi) ** (.x0 ↦ᵣ 0)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Product check 2 section [37]-[44].
-- 8 instructions: LD+MUL+SLLI+LD+OR (body) + BLTU+JAL (branch) + ADDI (correction).
-- BLTU taken → ADDI correction, BLTU ntaken → JAL skip. Both merge at base+32.
-- ============================================================================

set_option maxRecDepth 1024 in
/-- div128 product check 2: compute q0*d_lo vs rhat2*2^32+un0, conditionally correct q0.
    Instrs [37]-[44]. Both BLTU paths merge at base+32. -/
theorem divK_div128_prodcheck2_merged_spec
    (sp q0 rhat2 v1_old v7_old dlo un0 : Word) (base : Addr)
    (hv_dlo : isValidDwordAccess (sp + signExtend12 3952) = true)
    (hv_un0 : isValidDwordAccess (sp + signExtend12 3944) = true) :
    let q0_dlo := q0 * dlo
    let rhat2_un0 := (rhat2 <<< (32 : BitVec 6).toNat) ||| un0
    let q0' := if BitVec.ult rhat2_un0 q0_dlo then q0 + signExtend12 4095 else q0
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x7 .x5 .x1))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x1 .x11 32))
      (CodeReq.union (CodeReq.singleton (base + 12) (.LD .x11 .x12 3944))
      (CodeReq.union (CodeReq.singleton (base + 16) (.OR .x1 .x1 .x11))
      (CodeReq.union (CodeReq.singleton (base + 20) (.BLTU .x1 .x7 8))
      (CodeReq.union (CodeReq.singleton (base + 24) (.JAL .x0 8))
       (CodeReq.singleton (base + 28) (.ADDI .x5 .x5 4095))))))))
    cpsTriple base (base + 32) cr
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ rhat2) **
       (.x7 ↦ᵣ v7_old) ** (.x1 ↦ᵣ v1_old) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0))
      ((.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ q0') ** (.x11 ↦ᵣ un0) **
       (.x7 ↦ᵣ q0_dlo) ** (.x1 ↦ᵣ rhat2_un0) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Step 1 full [10]-[24].
-- 15 instructions: DIVU+MUL+SUB (init) + SRLI+BEQ+ADDI+ADD (clamp q1)
--   + LD+MUL+SLLI+OR+BLTU+JAL+ADDI+ADD (product check 1).
-- ============================================================================

set_option maxRecDepth 2048 in
/-- div128 step 1: trial division q1, clamp, product check. Instrs [10]-[24].
    Input: u_hi in x7, d_hi in x6, un1 in x11, dlo in memory.
    Output: refined q1 in x10, refined rhat in x7. -/
theorem divK_div128_step1_spec
    (sp u_hi d_hi un1 v1_old v5_old v10_old dlo : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3952) = true) :
    let q1 := rv64_divu u_hi d_hi
    let rhat := u_hi - q1 * d_hi
    let hi := q1 >>> (32 : BitVec 6).toNat
    let q1c := if hi = 0 then q1 else q1 + signExtend12 4095
    let rhatc := if hi = 0 then rhat else rhat + d_hi
    let q_dlo := q1c * dlo
    let rhat_un1 := (rhatc <<< (32 : BitVec 6).toNat) ||| un1
    let q1' := if BitVec.ult rhat_un1 q_dlo then q1c + signExtend12 4095 else q1c
    let rhat' := if BitVec.ult rhat_un1 q_dlo then rhatc + d_hi else rhatc
    let cr :=
      CodeReq.union (CodeReq.singleton base (.DIVU .x10 .x7 .x6))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x5 .x10 .x6))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x7 .x7 .x5))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SRLI .x5 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 16) (.BEQ .x5 .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 20) (.ADDI .x10 .x10 4095))
      (CodeReq.union (CodeReq.singleton (base + 24) (.ADD .x7 .x7 .x6))
      (CodeReq.union (CodeReq.singleton (base + 28) (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 32) (.MUL .x5 .x10 .x1))
      (CodeReq.union (CodeReq.singleton (base + 36) (.SLLI .x1 .x7 32))
      (CodeReq.union (CodeReq.singleton (base + 40) (.OR .x1 .x1 .x11))
      (CodeReq.union (CodeReq.singleton (base + 44) (.BLTU .x1 .x5 8))
      (CodeReq.union (CodeReq.singleton (base + 48) (.JAL .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 52) (.ADDI .x10 .x10 4095))
       (CodeReq.singleton (base + 56) (.ADD .x7 .x7 .x6)))))))))))))))
    cpsTriple base (base + 60) cr
      ((.x7 ↦ᵣ u_hi) ** (.x6 ↦ᵣ d_hi) ** (.x10 ↦ᵣ v10_old) **
       (.x5 ↦ᵣ v5_old) ** (.x11 ↦ᵣ un1) ** (.x1 ↦ᵣ v1_old) **
       (.x12 ↦ᵣ sp) ** (.x0 ↦ᵣ 0) ** (sp + signExtend12 3952 ↦ₘ dlo))
      ((.x7 ↦ᵣ rhat') ** (.x6 ↦ᵣ d_hi) ** (.x10 ↦ᵣ q1') **
       (.x5 ↦ᵣ q_dlo) ** (.x11 ↦ᵣ un1) ** (.x1 ↦ᵣ rhat_un1) **
       (.x12 ↦ᵣ sp) ** (.x0 ↦ᵣ 0) ** (sp + signExtend12 3952 ↦ₘ dlo)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Step 2 full [30]-[44].
-- 15 instructions: DIVU+MUL+SUB (init) + SRLI+BEQ+ADDI+ADD (clamp q0)
--   + LD+MUL+SLLI+LD+OR+BLTU+JAL+ADDI (product check 2).
-- ============================================================================

set_option maxRecDepth 2048 in
/-- div128 step 2: trial division q0, clamp, product check. Instrs [30]-[44].
    Input: un21 in x7, d_hi in x6, dlo/un0 in memory.
    Output: refined q0 in x5. -/
theorem divK_div128_step2_spec
    (sp un21 d_hi v1_old v5_old v11_old dlo un0 : Word) (base : Addr)
    (hv_dlo : isValidDwordAccess (sp + signExtend12 3952) = true)
    (hv_un0 : isValidDwordAccess (sp + signExtend12 3944) = true) :
    let q0 := rv64_divu un21 d_hi
    let rhat2 := un21 - q0 * d_hi
    let hi := q0 >>> (32 : BitVec 6).toNat
    let q0c := if hi = 0 then q0 else q0 + signExtend12 4095
    let rhat2c := if hi = 0 then rhat2 else rhat2 + d_hi
    let q0_dlo := q0c * dlo
    let rhat2_un0 := (rhat2c <<< (32 : BitVec 6).toNat) ||| un0
    let q0' := if BitVec.ult rhat2_un0 q0_dlo then q0c + signExtend12 4095 else q0c
    let cr :=
      CodeReq.union (CodeReq.singleton base (.DIVU .x5 .x7 .x6))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x1 .x5 .x6))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x11 .x7 .x1))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SRLI .x1 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 16) (.BEQ .x1 .x0 12))
      (CodeReq.union (CodeReq.singleton (base + 20) (.ADDI .x5 .x5 4095))
      (CodeReq.union (CodeReq.singleton (base + 24) (.ADD .x11 .x11 .x6))
      (CodeReq.union (CodeReq.singleton (base + 28) (.LD .x1 .x12 3952))
      (CodeReq.union (CodeReq.singleton (base + 32) (.MUL .x7 .x5 .x1))
      (CodeReq.union (CodeReq.singleton (base + 36) (.SLLI .x1 .x11 32))
      (CodeReq.union (CodeReq.singleton (base + 40) (.LD .x11 .x12 3944))
      (CodeReq.union (CodeReq.singleton (base + 44) (.OR .x1 .x1 .x11))
      (CodeReq.union (CodeReq.singleton (base + 48) (.BLTU .x1 .x7 8))
      (CodeReq.union (CodeReq.singleton (base + 52) (.JAL .x0 8))
       (CodeReq.singleton (base + 56) (.ADDI .x5 .x5 4095)))))))))))))))
    cpsTriple base (base + 60) cr
      ((.x7 ↦ᵣ un21) ** (.x6 ↦ᵣ d_hi) ** (.x5 ↦ᵣ v5_old) **
       (.x1 ↦ᵣ v1_old) ** (.x11 ↦ᵣ v11_old) **
       (.x12 ↦ᵣ sp) ** (.x0 ↦ᵣ 0) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0))
      ((.x7 ↦ᵣ q0_dlo) ** (.x6 ↦ᵣ d_hi) ** (.x5 ↦ᵣ q0') **
       (.x1 ↦ᵣ rhat2_un0) ** (.x11 ↦ᵣ un0) **
       (.x12 ↦ᵣ sp) ** (.x0 ↦ᵣ 0) **
       (sp + signExtend12 3952 ↦ₘ dlo) ** (sp + signExtend12 3944 ↦ₘ un0)) := by
  sorry
-- ============================================================================
-- div128 subroutine: Phase 1 [0]-[9] — save ret/d, split d and u_lo.
-- 10 instructions: SD+SD+SRLI+SLLI+SRLI+SD + SRLI+SLLI+SRLI+SD.
-- ============================================================================

set_option maxRecDepth 2048 in
/-- div128 Phase 1: save return addr/d, split d and u_lo. Instrs [0]-[9].
    Input: x12=sp, x2=ret_addr, x10=d, x5=u_lo, x7=u_hi.
    Output: x6=d_hi, x11=un1, x5=un0 (saved), x7=u_hi (unchanged). -/
theorem divK_div128_phase1_spec
    (sp ret_addr d u_lo u_hi v1_old v6_old v11_old
     ret_mem d_mem dlo_mem un0_mem : Word) (base : Addr)
    (hv_ret : isValidDwordAccess (sp + signExtend12 3968) = true)
    (hv_d   : isValidDwordAccess (sp + signExtend12 3960) = true)
    (hv_dlo : isValidDwordAccess (sp + signExtend12 3952) = true)
    (hv_un0 : isValidDwordAccess (sp + signExtend12 3944) = true) :
    let d_hi := d >>> (32 : BitVec 6).toNat
    let d_lo := (d <<< (32 : BitVec 6).toNat) >>> (32 : BitVec 6).toNat
    let un1 := u_lo >>> (32 : BitVec 6).toNat
    let un0 := (u_lo <<< (32 : BitVec 6).toNat) >>> (32 : BitVec 6).toNat
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SD .x12 .x2 3968))
      (CodeReq.union (CodeReq.singleton (base + 4) (.SD .x12 .x10 3960))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SRLI .x6 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SLLI .x1 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SRLI .x1 .x1 32))
      (CodeReq.union (CodeReq.singleton (base + 20) (.SD .x12 .x1 3952))
      (CodeReq.union (CodeReq.singleton (base + 24) (.SRLI .x11 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 28) (.SLLI .x5 .x5 32))
      (CodeReq.union (CodeReq.singleton (base + 32) (.SRLI .x5 .x5 32))
       (CodeReq.singleton (base + 36) (.SD .x12 .x5 3944))))))))))
    cpsTriple base (base + 40) cr
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (.x10 ↦ᵣ d) **
       (.x6 ↦ᵣ v6_old) ** (.x1 ↦ᵣ v1_old) ** (.x5 ↦ᵣ u_lo) **
       (.x11 ↦ᵣ v11_old) ** (.x7 ↦ᵣ u_hi) **
       (sp + signExtend12 3968 ↦ₘ ret_mem) **
       (sp + signExtend12 3960 ↦ₘ d_mem) **
       (sp + signExtend12 3952 ↦ₘ dlo_mem) **
       (sp + signExtend12 3944 ↦ₘ un0_mem))
      ((.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (.x10 ↦ᵣ d) **
       (.x6 ↦ᵣ d_hi) ** (.x1 ↦ᵣ d_lo) ** (.x5 ↦ᵣ un0) **
       (.x11 ↦ᵣ un1) ** (.x7 ↦ᵣ u_hi) **
       (sp + signExtend12 3968 ↦ₘ ret_addr) **
       (sp + signExtend12 3960 ↦ₘ d) **
       (sp + signExtend12 3952 ↦ₘ d_lo) **
       (sp + signExtend12 3944 ↦ₘ un0)) := by
  sorry
-- ============================================================================
-- div128 subroutine: End phase [45]-[48] — combine q + restore/return.
-- 4 instructions: SLLI + OR + LD + JALR.
-- ============================================================================

set_option maxRecDepth 2048 in
/-- div128 end phase: combine q1,q0 into q, restore return addr, return.
    Instrs [45]-[48]. Exit to ret_addr. -/
theorem divK_div128_end_spec
    (sp q1 q0 v2_old v11_old ret_addr : Word) (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 3968) = true)
    (halign : (ret_addr + signExtend12 0) &&& ~~~1 = ret_addr) :
    let q1_hi := q1 <<< (32 : BitVec 6).toNat
    let q := q1_hi ||| q0
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SLLI .x11 .x10 32))
      (CodeReq.union (CodeReq.singleton (base + 4) (.OR .x11 .x11 .x5))
      (CodeReq.union (CodeReq.singleton (base + 8) (.LD .x2 .x12 3968))
       (CodeReq.singleton (base + 12) (.JALR .x0 .x2 0))))
    cpsTriple base ret_addr cr
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ v11_old) **
       (.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ v2_old) ** (sp + signExtend12 3968 ↦ₘ ret_addr))
      ((.x10 ↦ᵣ q1) ** (.x5 ↦ᵣ q0) ** (.x11 ↦ᵣ q) **
       (.x12 ↦ᵣ sp) ** (.x2 ↦ᵣ ret_addr) ** (sp + signExtend12 3968 ↦ₘ ret_addr)) := by
  sorry
-- ============================================================================
-- Composed per-limb specs: mulsub_limb, addback_limb.
-- These compose partA+partB into single per-limb operations.
-- ============================================================================

set_option maxRecDepth 2048 in
/-- Mul-sub full limb: partA (6 instrs) + partB (5 instrs) = 11 instructions.
    Input: q_hat (x11), carry_in (x10), v[i] and u[j+i] in memory.
    Output: carry_out (x10), u_new stored. -/
theorem divK_mulsub_limb_spec
    (sp u_base q_hat carry_in v5_old v7_old v2_old v_i u_i : Word)
    (v_off u_off : BitVec 12) (base : Addr)
    (hv_v : isValidDwordAccess (sp + signExtend12 v_off) = true)
    (hv_u : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let prod_lo := q_hat * v_i
    let prod_hi := rv64_mulhu q_hat v_i
    let full_sub := prod_lo + carry_in
    let borrow_add := if BitVec.ult full_sub carry_in then (1 : Word) else 0
    let partial_carry := borrow_add + prod_hi
    let borrow_sub := if BitVec.ult u_i full_sub then (1 : Word) else 0
    let u_new := u_i - full_sub
    let carry_out := partial_carry + borrow_sub
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 v_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.MUL .x7 .x11 .x5))
      (CodeReq.union (CodeReq.singleton (base + 8) (.MULHU .x5 .x11 .x5))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADD .x7 .x7 .x10))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SLTU .x10 .x7 .x10))
      (CodeReq.union (CodeReq.singleton (base + 20) (.ADD .x10 .x10 .x5))
      (CodeReq.union (CodeReq.singleton (base + 24) (.LD .x2 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 28) (.SLTU .x5 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 32) (.SUB .x2 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 36) (.ADD .x10 .x10 .x5))
       (CodeReq.singleton (base + 40) (.SD .x6 .x2 u_off)))))))))))
    cpsTriple base (base + 44) cr
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) ** (.x10 ↦ᵣ carry_in) **
       (.x6 ↦ᵣ u_base) ** (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old) **
       (.x2 ↦ᵣ v2_old) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i))
      ((.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) ** (.x10 ↦ᵣ carry_out) **
       (.x6 ↦ᵣ u_base) ** (.x5 ↦ᵣ borrow_sub) ** (.x7 ↦ᵣ full_sub) **
       (.x2 ↦ᵣ u_new) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_new)) := by
  sorry
set_option maxRecDepth 2048 in
/-- Add-back full limb: partA (5 instrs) + partB (3 instrs) = 8 instructions.
    Input: carry_in (x7), v[i] and u[j+i] in memory.
    Output: carry_out (x7), u_new stored. -/
theorem divK_addback_limb_spec
    (sp u_base carry_in v5_old v2_old v_i u_i : Word)
    (v_off u_off : BitVec 12) (base : Addr)
    (hv_v : isValidDwordAccess (sp + signExtend12 v_off) = true)
    (hv_u : isValidDwordAccess (u_base + signExtend12 u_off) = true) :
    let u_plus_carry := u_i + carry_in
    let carry1 := if BitVec.ult u_plus_carry carry_in then (1 : Word) else 0
    let u_new := u_plus_carry + v_i
    let carry2 := if BitVec.ult u_new v_i then (1 : Word) else 0
    let carry_out := carry1 ||| carry2
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 v_off))
      (CodeReq.union (CodeReq.singleton (base + 4) (.LD .x2 .x6 u_off))
      (CodeReq.union (CodeReq.singleton (base + 8) (.ADD .x2 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 12) (.SLTU .x7 .x2 .x7))
      (CodeReq.union (CodeReq.singleton (base + 16) (.ADD .x2 .x2 .x5))
      (CodeReq.union (CodeReq.singleton (base + 20) (.SLTU .x5 .x2 .x5))
      (CodeReq.union (CodeReq.singleton (base + 24) (.OR .x7 .x7 .x5))
       (CodeReq.singleton (base + 28) (.SD .x6 .x2 u_off))))))))
    cpsTriple base (base + 32) cr
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry_in) **
       (.x5 ↦ᵣ v5_old) ** (.x2 ↦ᵣ v2_old) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_i))
      ((.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ u_base) ** (.x7 ↦ᵣ carry_out) **
       (.x5 ↦ᵣ carry2) ** (.x2 ↦ᵣ u_new) **
       ((sp + signExtend12 v_off) ↦ₘ v_i) **
       ((u_base + signExtend12 u_off) ↦ₘ u_new)) := by
  sorry
-- ============================================================================
-- Trial quotient load phase: load u[j+n], u[j+n-1], v_top = b[n-1].
-- trial_load_u [1]-[7] + trial_load_vtop [8]-[12] = 12 instructions.
-- ============================================================================

set_option maxRecDepth 2048 in
/-- Trial quotient load: fetch u_hi, u_lo, v_top from memory.
    Instrs [1]-[12] of loop body.
    Output: x7 = u_hi, x5 = u_lo, x10 = v_top, x6 = vtop_base. -/
theorem divK_trial_load_spec
    (sp j n v5_old v6_old v7_old v10_old u_hi u_lo v_top : Word)
    (base : Addr)
    (hv_n1 : isValidDwordAccess (sp + signExtend12 3984) = true)
    (hv_uhi : isValidDwordAccess (sp + signExtend12 4056 - (j + n) <<< (3 : BitVec 6).toNat) = true)
    (hv_ulo : isValidDwordAccess ((sp + signExtend12 4056 - (j + n) <<< (3 : BitVec 6).toNat) + 8) = true)
    (hv_vtop : isValidDwordAccess (sp + (n + signExtend12 4095) <<< (3 : BitVec 6).toNat + signExtend12 32) = true) :
    let u_addr := sp + signExtend12 4056 - (j + n) <<< (3 : BitVec 6).toNat
    let vtop_base := sp + (n + signExtend12 4095) <<< (3 : BitVec 6).toNat
    let cr :=
      CodeReq.union (CodeReq.singleton base (.LD .x5 .x12 3984))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADD .x7 .x1 .x5))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SLLI .x7 .x7 3))
      (CodeReq.union (CodeReq.singleton (base + 12) (.ADDI .x5 .x12 4056))
      (CodeReq.union (CodeReq.singleton (base + 16) (.SUB .x5 .x5 .x7))
      (CodeReq.union (CodeReq.singleton (base + 20) (.LD .x7 .x5 0))
      (CodeReq.union (CodeReq.singleton (base + 24) (.LD .x5 .x5 8))
      (CodeReq.union (CodeReq.singleton (base + 28) (.LD .x6 .x12 3984))
      (CodeReq.union (CodeReq.singleton (base + 32) (.ADDI .x6 .x6 4095))
      (CodeReq.union (CodeReq.singleton (base + 36) (.SLLI .x6 .x6 3))
      (CodeReq.union (CodeReq.singleton (base + 40) (.ADD .x6 .x12 .x6))
       (CodeReq.singleton (base + 44) (.LD .x10 .x6 32))))))))))))
    cpsTriple base (base + 48) cr
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) **
       (.x5 ↦ᵣ v5_old) ** (.x6 ↦ᵣ v6_old) **
       (.x7 ↦ᵣ v7_old) ** (.x10 ↦ᵣ v10_old) **
       (sp + signExtend12 3984 ↦ₘ n) **
       (u_addr ↦ₘ u_hi) ** ((u_addr + 8) ↦ₘ u_lo) **
       (vtop_base + signExtend12 32 ↦ₘ v_top))
      ((.x12 ↦ᵣ sp) ** (.x1 ↦ᵣ j) **
       (.x5 ↦ᵣ u_lo) ** (.x6 ↦ᵣ vtop_base) **
       (.x7 ↦ᵣ u_hi) ** (.x10 ↦ᵣ v_top) **
       (sp + signExtend12 3984 ↦ₘ n) **
       (u_addr ↦ₘ u_hi) ** ((u_addr + 8) ↦ₘ u_lo) **
       (vtop_base + signExtend12 32 ↦ₘ v_top)) := by
  sorry
-- ============================================================================
-- Composed store q[j]: addr computation + SD = 4 instructions.
-- ============================================================================

set_option maxRecDepth 2048 in
/-- Store q[j]: compute address and store q_hat. 4 instructions.
    q_addr = sp + 4088 - j*8. -/
theorem divK_store_qj_spec (sp j q_hat v5_old v7_old q_old : Word)
    (base : Addr)
    (hv : isValidDwordAccess (sp + signExtend12 4088 - j <<< (3 : BitVec 6).toNat) = true) :
    let j_x8 := j <<< (3 : BitVec 6).toNat
    let q_addr := sp + signExtend12 4088 - j_x8
    let cr :=
      CodeReq.union (CodeReq.singleton base (.SLLI .x5 .x1 3))
      (CodeReq.union (CodeReq.singleton (base + 4) (.ADDI .x7 .x12 4088))
      (CodeReq.union (CodeReq.singleton (base + 8) (.SUB .x7 .x7 .x5))
       (CodeReq.singleton (base + 12) (.SD .x7 .x11 0))))
    cpsTriple base (base + 16) cr
      ((.x1 ↦ᵣ j) ** (.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) **
       (.x5 ↦ᵣ v5_old) ** (.x7 ↦ᵣ v7_old) **
       (q_addr ↦ₘ q_old))
      ((.x1 ↦ᵣ j) ** (.x12 ↦ᵣ sp) ** (.x11 ↦ᵣ q_hat) **
       (.x5 ↦ᵣ j_x8) ** (.x7 ↦ᵣ q_addr) **
       (q_addr ↦ₘ q_hat)) := by
  sorry
end EvmAsm.Rv64
