# IA-32 CPU内存管理概览

# 3.1 MEMORY MANAGEMENT OVERVIEW 内存管理概览

The memory management facilities of the IA-32 architecture are divided into two parts: segmentation and paging. 

IA-32架构的内存管理机制分为两部分：segmentation和paging。

- Segmentation provides a mechanism of isolating individual code, data, and stack modules so that multiple programs (or tasks) can run on the same processor without interfering with one another. 
- Paging provides a mechanism for implementing a conventional demand-paged, virtual-memory system where sections of a program’s execution environment are mapped into physical memory as needed. 
- Paging can also be used to provide isolation between multiple tasks. 
- When operating in protected mode, some form of segmentation must be used. 
- There is no mode bit to disable segmentation. 
- The use of paging, however, is optional. 

**分段（Segmentation）与分页（Paging）的核心功能对比**  

---

### **1. 分段（Segmentation）的作用**  
- **模块隔离**：  
  通过分段机制，**代码、数据、栈等模块的内存空间被隔离**，使得多个程序（或任务）可在同一处理器上运行而互不干扰。  
  - 示例：任务 A 的代码段与任务 B 的数据段独立，无法越界访问。  

- **强制启用**：  
  在 x86 保护模式（Protected Mode）下，**分段机制不可禁用**（无模式位可关闭）。  

---

### **2. 分页（Paging）的作用**  
- **虚拟内存管理**：  
  分页机制支持**按需分页的虚拟内存系统**，将程序执行环境的部分内容按需映射到物理内存。  
  - 示例：程序访问未加载的页面时触发缺页中断，由操作系统从磁盘加载。  

- **任务隔离（可选）**：  
  分页也可用于**隔离多个任务**的内存空间（如 Linux 中每个进程拥有独立页表）。  

---

### **3. 分段与分页的协作（x86 架构）**  
| **机制**       | **必要性** | **主要功能**                            | **硬件依赖**          |  
|----------------|------------|---------------------------------------|----------------------|  
| **分段**       | 强制启用   | 基础内存隔离、特权级控制（CPL/DPL）      | x86 保护模式强制要求  |  
| **分页**       | 可选       | 虚拟内存、灵活内存分配、高级隔离          | 需 MMU 支持          |  

---

### **4. 关键差异总结**  
- **分段不可关闭**：x86 保护模式下必须配置段描述符表（GDT/LDT），但可通过**平坦模型（Flat Model）**弱化其作用（基址 `0`，限长 `4GB`）。  
- **分页按需启用**：若无需虚拟内存或任务隔离，可不启用分页（如实时系统）。  

---

**技术价值**：  
- 分段为 x86 提供了基础内存保护框架，而分页在此基础上实现了更灵活的虚拟内存管理。
- 现代操作系统（如 Linux）通过平坦分段 + 分页的组合，兼顾兼容性与高效性。

These two mechanisms (segmentation and paging) can be configured to support simple singleprogram (or single-task) systems, multitasking systems, or multiple-processor systems that used shared memory. 

![](/static/images/2501/p022.png)

As shown in Figure 3-1, 

segmentation provides a mechanism for dividing the processor’s addressable memory space (called the linear address space) into smaller protected address spaces called segments. Segments can be used to hold the code, data, and stack for a program or to hold system data structures (such as a TSS or LDT). If more than one program (or task) is running on a processor, each program can be assigned its own set of segments. The processor then enforces the boundaries between these segments and insures that one program does not interfere with the execution of another program by writing into the other program’s segments. The segmentation mechanism also allows typing of segments so that the operations that may be performed on a particular type of segment can be restricted. 

All the segments in a system are contained in the processor’s linear address space. To locate a byte in a particular segment, a logical address (also called a far pointer) must be provided. A logical address consists of a segment selector and an offset. The segment selector is a unique identifier for a segment. Among other things it provides an offset into a descriptor table (such as the global descriptor table, GDT) to a data structure called a segment descriptor. Each segment has a segment descriptor, which specifies the size of the segment, the access rights and privilege level for the segment, the segment type, and the location of the first byte of the segment in the linear address space (called the base address of the segment). The offset part of the logical address is added to the base address for the segment to locate a byte within the segment. The base address plus the offset thus forms a linear address in the processor’s linear address space.

If paging is not used, the linear address space of the processor is mapped directly into the physical address space of processor. The physical address space is defined as the range of addresses that the processor can generate on its address bus. 

Because multitasking computing systems commonly define a linear address space much larger than it is economically feasible to contain all at once in physical memory, some method of “virtualizing” the linear address space is needed. This virtualization of the linear address space is handled through the processor’s paging mechanism.

Paging supports a “virtual memory” environment where a large linear address space is simulated with a small amount of physical memory (RAM and ROM) and some disk storage. When using paging, each segment is divided into pages (typically 4 KBytes each in size), which are stored either in physical memory or on the disk. The operating system or executive maintains a page directory and a set of page tables to keep track of the pages. When a program (or task) attempts to access an address location in the linear address space, the processor uses the page directory and page tables to translate the linear address into a physical address and then performs the requested operation (read or write) on the memory location.

If the page being accessed is not currently in physical memory, the processor interrupts execution of the program (by generating a page-fault exception). The operating system or executive then reads the page into physical memory from the disk and continues executing the program.

When paging is implemented properly in the operating-system or executive, the swapping of pages between physical memory and the disk is transparent to the correct execution of a program. Even programs written for 16-bit IA-32 processors can be paged (transparently) when they are run in virtual-8086 mode.

**分段（Segmentation）与分页（Paging）机制详解**

---

### **1. 分段机制的核心作用**  
- **内存空间划分**：  
  将处理器的可寻址内存空间（称为 **线性地址空间**）划分为多个受保护的独立地址空间，称为 **段（Segment）**。  
  - **用途**：  
    - 存储程序代码、数据和栈。  
    - 存储系统数据结构（如任务状态段 TSS、局部描述符表 LDT）。  
  - **多任务隔离**：  
    若多个程序（或任务）运行于同一处理器，每个程序分配独立的段集。处理器通过段边界检查确保程序间不会互相干扰（例如禁止向其他程序的段写入数据）。  
  - **段类型限制**：  
    通过段描述符定义段类型（如代码段、数据段），限制对特定段的操作（如禁止执行数据段）。

---

### **2. 分段机制的工作原理**  
#### **(1) 逻辑地址与线性地址转换**  
- **逻辑地址（Logical Address）**：  
  由 **段选择子（Segment Selector）** 和 **偏移量（Offset）** 组成，又称远指针（Far Pointer）。  
- **段选择子**：  
  - 唯一标识一个段，包含 **全局描述符表（GDT）** 或 **局部描述符表（LDT）** 的索引。  
  - 指向 **段描述符（Segment Descriptor）**，描述段的属性：  
    - 基地址（Base Address）：段在线性地址空间中的起始位置。  
    - 段限长（Limit）：段的大小。  
    - 访问权限（Access Rights）：读/写/执行权限、特权级（DPL）。  
    - 段类型（Type）：代码段、数据段等。  
- **地址计算**：  
  线性地址 = **段基地址** + **偏移量**。  

#### **(2) 物理地址映射（无分页时）**  
  若未启用分页，处理器的 **线性地址空间** 直接映射到 **物理地址空间**（即物理内存的实际地址范围）。

---

### **3. 分页机制的虚拟化能力**  
#### **(1) 虚拟内存需求背景**  
  多任务系统的线性地址空间通常远大于物理内存容量，需通过分页机制实现 **线性地址空间的虚拟化**。  

#### **(2) 分页实现原理**  
- **页面划分**：  
  每个段被划分为固定大小的 **页（Page）**（通常 4KB），页可存储于物理内存或磁盘。  
- **页表管理**：  
  - **页目录（Page Directory）** 和 **页表（Page Table）** 记录页的物理位置。  
  - 处理器通过页目录和页表将 **线性地址** 转换为 **物理地址**。  
- **缺页处理**：  
  - 若目标页不在物理内存中，处理器触发 **缺页异常（Page-Fault Exception）**。  
  - 操作系统从磁盘加载该页到内存，并恢复程序执行。  

#### **(3) 透明性与兼容性**  
  - **透明交换**：物理内存与磁盘间的页交换对程序执行无感知。  
  - **虚拟 8086 模式**：  
    为 16 位 IA-32 程序提供分页支持（兼容旧软件）。

---

### **4. 分段与分页的协作**  
| **机制**       | **角色**                                                                 |  
|----------------|--------------------------------------------------------------------------|  
| **分段**       | 提供基础隔离与权限控制（任务间内存隔离、特权级检查）。                        |  
| **分页**       | 实现虚拟内存（按需加载页）、灵活内存分配（物理地址非连续）、细粒度权限管理（页级保护）。 |  

---

### **5. 关键总结**  
- **分段不可禁用**：x86 保护模式下必须配置段描述符表，但可通过平坦模型（基址 `0`，限长 `4GB`）弱化其作用。  
- **分页按需启用**：  
  - 提供虚拟内存和高级内存管理。  
  - 缺页机制扩展可用内存，支持多任务高效运行。  
- **协同优势**：分段提供基础框架，分页实现灵活扩展，二者共同构建现代操作系统的内存安全与效率。