
vrs_exercise_sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002950  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002ae0  08002ae0  00003ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b60  08002b60  000040c8  2**0
                  CONTENTS
  4 .ARM          00000008  08002b60  08002b60  00003b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b68  08002b68  000040c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b68  08002b68  00003b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b6c  08002b6c  00003b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08002b70  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000040c8  2**0
                  CONTENTS
 10 .bss          0000016c  200000c8  200000c8  000040c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000234  20000234  000040c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000040c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005ba0  00000000  00000000  000040f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017da  00000000  00000000  00009c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000738  00000000  00000000  0000b478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000531  00000000  00000000  0000bbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015b90  00000000  00000000  0000c0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007004  00000000  00000000  00021c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00073413  00000000  00000000  00028c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0009c088  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002140  00000000  00000000  0009c0cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0009e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002ac8 	.word	0x08002ac8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	08002ac8 	.word	0x08002ac8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000274:	4b04      	ldr	r3, [pc, #16]	@ (8000288 <__NVIC_GetPriorityGrouping+0x18>)
 8000276:	68db      	ldr	r3, [r3, #12]
 8000278:	0a1b      	lsrs	r3, r3, #8
 800027a:	f003 0307 	and.w	r3, r3, #7
}
 800027e:	4618      	mov	r0, r3
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	e000ed00 	.word	0xe000ed00

0800028c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
 8000292:	4603      	mov	r3, r0
 8000294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029a:	2b00      	cmp	r3, #0
 800029c:	db0b      	blt.n	80002b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 021f 	and.w	r2, r3, #31
 80002a4:	4907      	ldr	r1, [pc, #28]	@ (80002c4 <__NVIC_EnableIRQ+0x38>)
 80002a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002aa:	095b      	lsrs	r3, r3, #5
 80002ac:	2001      	movs	r0, #1
 80002ae:	fa00 f202 	lsl.w	r2, r0, r2
 80002b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002b6:	bf00      	nop
 80002b8:	370c      	adds	r7, #12
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	e000e100 	.word	0xe000e100

080002c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	6039      	str	r1, [r7, #0]
 80002d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	db0a      	blt.n	80002f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	b2da      	uxtb	r2, r3
 80002e0:	490c      	ldr	r1, [pc, #48]	@ (8000314 <__NVIC_SetPriority+0x4c>)
 80002e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002e6:	0112      	lsls	r2, r2, #4
 80002e8:	b2d2      	uxtb	r2, r2
 80002ea:	440b      	add	r3, r1
 80002ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002f0:	e00a      	b.n	8000308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	b2da      	uxtb	r2, r3
 80002f6:	4908      	ldr	r1, [pc, #32]	@ (8000318 <__NVIC_SetPriority+0x50>)
 80002f8:	79fb      	ldrb	r3, [r7, #7]
 80002fa:	f003 030f 	and.w	r3, r3, #15
 80002fe:	3b04      	subs	r3, #4
 8000300:	0112      	lsls	r2, r2, #4
 8000302:	b2d2      	uxtb	r2, r2
 8000304:	440b      	add	r3, r1
 8000306:	761a      	strb	r2, [r3, #24]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	e000e100 	.word	0xe000e100
 8000318:	e000ed00 	.word	0xe000ed00

0800031c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800031c:	b480      	push	{r7}
 800031e:	b089      	sub	sp, #36	@ 0x24
 8000320:	af00      	add	r7, sp, #0
 8000322:	60f8      	str	r0, [r7, #12]
 8000324:	60b9      	str	r1, [r7, #8]
 8000326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	f003 0307 	and.w	r3, r3, #7
 800032e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000330:	69fb      	ldr	r3, [r7, #28]
 8000332:	f1c3 0307 	rsb	r3, r3, #7
 8000336:	2b04      	cmp	r3, #4
 8000338:	bf28      	it	cs
 800033a:	2304      	movcs	r3, #4
 800033c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800033e:	69fb      	ldr	r3, [r7, #28]
 8000340:	3304      	adds	r3, #4
 8000342:	2b06      	cmp	r3, #6
 8000344:	d902      	bls.n	800034c <NVIC_EncodePriority+0x30>
 8000346:	69fb      	ldr	r3, [r7, #28]
 8000348:	3b03      	subs	r3, #3
 800034a:	e000      	b.n	800034e <NVIC_EncodePriority+0x32>
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000350:	f04f 32ff 	mov.w	r2, #4294967295
 8000354:	69bb      	ldr	r3, [r7, #24]
 8000356:	fa02 f303 	lsl.w	r3, r2, r3
 800035a:	43da      	mvns	r2, r3
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	401a      	ands	r2, r3
 8000360:	697b      	ldr	r3, [r7, #20]
 8000362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000364:	f04f 31ff 	mov.w	r1, #4294967295
 8000368:	697b      	ldr	r3, [r7, #20]
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	43d9      	mvns	r1, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000374:	4313      	orrs	r3, r2
         );
}
 8000376:	4618      	mov	r0, r3
 8000378:	3724      	adds	r7, #36	@ 0x24
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
	...

08000384 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800038c:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800038e:	695a      	ldr	r2, [r3, #20]
 8000390:	4907      	ldr	r1, [pc, #28]	@ (80003b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4313      	orrs	r3, r2
 8000396:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000398:	4b05      	ldr	r3, [pc, #20]	@ (80003b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800039a:	695a      	ldr	r2, [r3, #20]
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	4013      	ands	r3, r2
 80003a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003a2:	68fb      	ldr	r3, [r7, #12]
}
 80003a4:	bf00      	nop
 80003a6:	3714      	adds	r7, #20
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	40021000 	.word	0x40021000

080003b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80003b8:	2001      	movs	r0, #1
 80003ba:	f7ff ffe3 	bl	8000384 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80003be:	f7ff ff57 	bl	8000270 <__NVIC_GetPriorityGrouping>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2200      	movs	r2, #0
 80003c6:	2100      	movs	r1, #0
 80003c8:	4618      	mov	r0, r3
 80003ca:	f7ff ffa7 	bl	800031c <NVIC_EncodePriority>
 80003ce:	4603      	mov	r3, r0
 80003d0:	4619      	mov	r1, r3
 80003d2:	2010      	movs	r0, #16
 80003d4:	f7ff ff78 	bl	80002c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80003d8:	2010      	movs	r0, #16
 80003da:	f7ff ff57 	bl	800028c <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80003de:	f7ff ff47 	bl	8000270 <__NVIC_GetPriorityGrouping>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2200      	movs	r2, #0
 80003e6:	2100      	movs	r1, #0
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff97 	bl	800031c <NVIC_EncodePriority>
 80003ee:	4603      	mov	r3, r0
 80003f0:	4619      	mov	r1, r3
 80003f2:	2011      	movs	r0, #17
 80003f4:	f7ff ff68 	bl	80002c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80003f8:	2011      	movs	r0, #17
 80003fa:	f7ff ff47 	bl	800028c <__NVIC_EnableIRQ>

}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
	...

08000404 <LL_AHB1_GRP1_EnableClock>:
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800040c:	4b08      	ldr	r3, [pc, #32]	@ (8000430 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800040e:	695a      	ldr	r2, [r3, #20]
 8000410:	4907      	ldr	r1, [pc, #28]	@ (8000430 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4313      	orrs	r3, r2
 8000416:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000418:	4b05      	ldr	r3, [pc, #20]	@ (8000430 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800041a:	695a      	ldr	r2, [r3, #20]
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4013      	ands	r3, r2
 8000420:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000422:	68fb      	ldr	r3, [r7, #12]
}
 8000424:	bf00      	nop
 8000426:	3714      	adds	r7, #20
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	40021000 	.word	0x40021000

08000434 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000438:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800043c:	f7ff ffe2 	bl	8000404 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000440:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000444:	f7ff ffde 	bl	8000404 <LL_AHB1_GRP1_EnableClock>

}
 8000448:	bf00      	nop
 800044a:	bd80      	pop	{r7, pc}

0800044c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000450:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <__NVIC_GetPriorityGrouping+0x18>)
 8000452:	68db      	ldr	r3, [r3, #12]
 8000454:	0a1b      	lsrs	r3, r3, #8
 8000456:	f003 0307 	and.w	r3, r3, #7
}
 800045a:	4618      	mov	r0, r3
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	e000ed00 	.word	0xe000ed00

08000468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	db0b      	blt.n	8000492 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	f003 021f 	and.w	r2, r3, #31
 8000480:	4907      	ldr	r1, [pc, #28]	@ (80004a0 <__NVIC_EnableIRQ+0x38>)
 8000482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000486:	095b      	lsrs	r3, r3, #5
 8000488:	2001      	movs	r0, #1
 800048a:	fa00 f202 	lsl.w	r2, r0, r2
 800048e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000492:	bf00      	nop
 8000494:	370c      	adds	r7, #12
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e000e100 	.word	0xe000e100

080004a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	6039      	str	r1, [r7, #0]
 80004ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	db0a      	blt.n	80004ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	b2da      	uxtb	r2, r3
 80004bc:	490c      	ldr	r1, [pc, #48]	@ (80004f0 <__NVIC_SetPriority+0x4c>)
 80004be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c2:	0112      	lsls	r2, r2, #4
 80004c4:	b2d2      	uxtb	r2, r2
 80004c6:	440b      	add	r3, r1
 80004c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004cc:	e00a      	b.n	80004e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	b2da      	uxtb	r2, r3
 80004d2:	4908      	ldr	r1, [pc, #32]	@ (80004f4 <__NVIC_SetPriority+0x50>)
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	f003 030f 	and.w	r3, r3, #15
 80004da:	3b04      	subs	r3, #4
 80004dc:	0112      	lsls	r2, r2, #4
 80004de:	b2d2      	uxtb	r2, r2
 80004e0:	440b      	add	r3, r1
 80004e2:	761a      	strb	r2, [r3, #24]
}
 80004e4:	bf00      	nop
 80004e6:	370c      	adds	r7, #12
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	e000e100 	.word	0xe000e100
 80004f4:	e000ed00 	.word	0xe000ed00

080004f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b089      	sub	sp, #36	@ 0x24
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	60f8      	str	r0, [r7, #12]
 8000500:	60b9      	str	r1, [r7, #8]
 8000502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	f003 0307 	and.w	r3, r3, #7
 800050a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800050c:	69fb      	ldr	r3, [r7, #28]
 800050e:	f1c3 0307 	rsb	r3, r3, #7
 8000512:	2b04      	cmp	r3, #4
 8000514:	bf28      	it	cs
 8000516:	2304      	movcs	r3, #4
 8000518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800051a:	69fb      	ldr	r3, [r7, #28]
 800051c:	3304      	adds	r3, #4
 800051e:	2b06      	cmp	r3, #6
 8000520:	d902      	bls.n	8000528 <NVIC_EncodePriority+0x30>
 8000522:	69fb      	ldr	r3, [r7, #28]
 8000524:	3b03      	subs	r3, #3
 8000526:	e000      	b.n	800052a <NVIC_EncodePriority+0x32>
 8000528:	2300      	movs	r3, #0
 800052a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800052c:	f04f 32ff 	mov.w	r2, #4294967295
 8000530:	69bb      	ldr	r3, [r7, #24]
 8000532:	fa02 f303 	lsl.w	r3, r2, r3
 8000536:	43da      	mvns	r2, r3
 8000538:	68bb      	ldr	r3, [r7, #8]
 800053a:	401a      	ands	r2, r3
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000540:	f04f 31ff 	mov.w	r1, #4294967295
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	43d9      	mvns	r1, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000550:	4313      	orrs	r3, r2
         );
}
 8000552:	4618      	mov	r0, r3
 8000554:	3724      	adds	r7, #36	@ 0x24
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 800055e:	b480      	push	{r7}
 8000560:	b083      	sub	sp, #12
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f043 0201 	orr.w	r2, r3, #1
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	601a      	str	r2, [r3, #0]
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 800057e:	b480      	push	{r7}
 8000580:	b083      	sub	sp, #12
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	601a      	str	r2, [r3, #0]
}
 8000592:	bf00      	nop
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 800059e:	b480      	push	{r7}
 80005a0:	b083      	sub	sp, #12
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	601a      	str	r2, [r3, #0]
}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80005be:	b480      	push	{r7}
 80005c0:	b085      	sub	sp, #20
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	60f8      	str	r0, [r7, #12]
 80005c6:	60b9      	str	r1, [r7, #8]
 80005c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80005d2:	f023 0306 	bic.w	r3, r3, #6
 80005d6:	68b9      	ldr	r1, [r7, #8]
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	430a      	orrs	r2, r1
 80005dc:	431a      	orrs	r2, r3
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	60da      	str	r2, [r3, #12]
}
 80005e2:	bf00      	nop
 80005e4:	3714      	adds	r7, #20
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80005ee:	b480      	push	{r7}
 80005f0:	b083      	sub	sp, #12
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	60da      	str	r2, [r3, #12]
}
 8000602:	bf00      	nop
 8000604:	370c      	adds	r7, #12
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr

0800060e <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 800060e:	b480      	push	{r7}
 8000610:	b083      	sub	sp, #12
 8000612:	af00      	add	r7, sp, #0
 8000614:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	2b02      	cmp	r3, #2
 8000620:	d101      	bne.n	8000626 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000622:	2301      	movs	r3, #1
 8000624:	e000      	b.n	8000628 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000626:	2300      	movs	r3, #0
}
 8000628:	4618      	mov	r0, r3
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	f003 0304 	and.w	r3, r3, #4
 8000644:	2b04      	cmp	r3, #4
 8000646:	d101      	bne.n	800064c <LL_I2C_IsActiveFlag_RXNE+0x18>
 8000648:	2301      	movs	r3, #1
 800064a:	e000      	b.n	800064e <LL_I2C_IsActiveFlag_RXNE+0x1a>
 800064c:	2300      	movs	r3, #0
}
 800064e:	4618      	mov	r0, r3
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 800065a:	b480      	push	{r7}
 800065c:	b083      	sub	sp, #12
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	699b      	ldr	r3, [r3, #24]
 8000666:	f003 0320 	and.w	r3, r3, #32
 800066a:	2b20      	cmp	r3, #32
 800066c:	d101      	bne.n	8000672 <LL_I2C_IsActiveFlag_STOP+0x18>
 800066e:	2301      	movs	r3, #1
 8000670:	e000      	b.n	8000674 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000672:	2300      	movs	r3, #0
}
 8000674:	4618      	mov	r0, r3
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <LL_I2C_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(const I2C_TypeDef *I2Cx)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000690:	2b40      	cmp	r3, #64	@ 0x40
 8000692:	d101      	bne.n	8000698 <LL_I2C_IsActiveFlag_TC+0x18>
 8000694:	2301      	movs	r3, #1
 8000696:	e000      	b.n	800069a <LL_I2C_IsActiveFlag_TC+0x1a>
 8000698:	2300      	movs	r3, #0
}
 800069a:	4618      	mov	r0, r3
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr

080006a6 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 80006a6:	b480      	push	{r7}
 80006a8:	b083      	sub	sp, #12
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	69db      	ldr	r3, [r3, #28]
 80006b2:	f043 0220 	orr.w	r2, r3, #32
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	61da      	str	r2, [r3, #28]
}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr

080006c6 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80006c6:	b480      	push	{r7}
 80006c8:	b083      	sub	sp, #12
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	685b      	ldr	r3, [r3, #4]
 80006d2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	605a      	str	r2, [r3, #4]
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
	...

080006e8 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b087      	sub	sp, #28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
 80006f4:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000702:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	041b      	lsls	r3, r3, #16
 8000708:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 800070c:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800070e:	6a3b      	ldr	r3, [r7, #32]
 8000710:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000714:	4313      	orrs	r3, r2
 8000716:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800071a:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	685a      	ldr	r2, [r3, #4]
 8000720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000722:	0d5b      	lsrs	r3, r3, #21
 8000724:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <LL_I2C_HandleTransfer+0x5c>)
 800072a:	430b      	orrs	r3, r1
 800072c:	43db      	mvns	r3, r3
 800072e:	401a      	ands	r2, r3
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	431a      	orrs	r2, r3
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 8000738:	bf00      	nop
 800073a:	371c      	adds	r7, #28
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	03ff7bff 	.word	0x03ff7bff

08000748 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000754:	b2db      	uxtb	r3, r3
}
 8000756:	4618      	mov	r0, r3
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr

08000762 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000762:	b480      	push	{r7}
 8000764:	b083      	sub	sp, #12
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
 800076a:	460b      	mov	r3, r1
 800076c:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 800076e:	78fa      	ldrb	r2, [r7, #3]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000780:	b480      	push	{r7}
 8000782:	b085      	sub	sp, #20
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000788:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	4907      	ldr	r1, [pc, #28]	@ (80007ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4313      	orrs	r3, r2
 8000792:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000794:	4b05      	ldr	r3, [pc, #20]	@ (80007ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000796:	695a      	ldr	r2, [r3, #20]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4013      	ands	r3, r2
 800079c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800079e:	68fb      	ldr	r3, [r7, #12]
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	40021000 	.word	0x40021000

080007b0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80007b8:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80007ba:	69da      	ldr	r2, [r3, #28]
 80007bc:	4907      	ldr	r1, [pc, #28]	@ (80007dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80007c4:	4b05      	ldr	r3, [pc, #20]	@ (80007dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80007c6:	69da      	ldr	r2, [r3, #28]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4013      	ands	r3, r2
 80007cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007ce:	68fb      	ldr	r3, [r7, #12]
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	40021000 	.word	0x40021000

080007e0 <MX_I2C1_Init>:
uint8_t data_recive=0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08e      	sub	sp, #56	@ 0x38
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80007e6:	f107 031c 	add.w	r3, r7, #28
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]
 80007f6:	615a      	str	r2, [r3, #20]
 80007f8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
 8000808:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800080a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800080e:	f7ff ffb7 	bl	8000780 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000812:	23c0      	movs	r3, #192	@ 0xc0
 8000814:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000816:	2302      	movs	r3, #2
 8000818:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800081a:	2303      	movs	r3, #3
 800081c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800081e:	2301      	movs	r3, #1
 8000820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8000826:	2304      	movs	r3, #4
 8000828:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	4619      	mov	r1, r3
 800082e:	4821      	ldr	r0, [pc, #132]	@ (80008b4 <MX_I2C1_Init+0xd4>)
 8000830:	f001 f882 	bl	8001938 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8000834:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8000838:	f7ff ffba 	bl	80007b0 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800083c:	f7ff fe06 	bl	800044c <__NVIC_GetPriorityGrouping>
 8000840:	4603      	mov	r3, r0
 8000842:	2200      	movs	r2, #0
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff fe56 	bl	80004f8 <NVIC_EncodePriority>
 800084c:	4603      	mov	r3, r0
 800084e:	4619      	mov	r1, r3
 8000850:	201f      	movs	r0, #31
 8000852:	f7ff fe27 	bl	80004a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000856:	201f      	movs	r0, #31
 8000858:	f7ff fe06 	bl	8000468 <__NVIC_EnableIRQ>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 800085c:	4816      	ldr	r0, [pc, #88]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 800085e:	f7ff ff32 	bl	80006c6 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8000862:	4815      	ldr	r0, [pc, #84]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 8000864:	f7ff fec3 	bl	80005ee <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8000868:	4813      	ldr	r0, [pc, #76]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 800086a:	f7ff fe98 	bl	800059e <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800086e:	4812      	ldr	r0, [pc, #72]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 8000870:	f7ff fe85 	bl	800057e <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8000878:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <MX_I2C1_Init+0xdc>)
 800087a:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8000880:	2300      	movs	r3, #0
 8000882:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8000884:	2302      	movs	r3, #2
 8000886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000888:	2300      	movs	r3, #0
 800088a:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 800088c:	2300      	movs	r3, #0
 800088e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8000890:	f107 031c 	add.w	r3, r7, #28
 8000894:	4619      	mov	r1, r3
 8000896:	4808      	ldr	r0, [pc, #32]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 8000898:	f001 f961 	bl	8001b5e <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 80008a2:	f7ff fe8c 	bl	80005be <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 80008a6:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_I2C1_Init+0xd8>)
 80008a8:	f7ff fe59 	bl	800055e <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	3738      	adds	r7, #56	@ 0x38
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	48000400 	.word	0x48000400
 80008b8:	40005400 	.word	0x40005400
 80008bc:	2000090e 	.word	0x2000090e

080008c0 <i2c_read>:

uint8_t i2c_read(uint8_t slave_address, uint8_t register_address, uint8_t number_of_registers){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
 80008ca:	460b      	mov	r3, r1
 80008cc:	71bb      	strb	r3, [r7, #6]
 80008ce:	4613      	mov	r3, r2
 80008d0:	717b      	strb	r3, [r7, #5]
	data_recive=0;
 80008d2:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <i2c_read+0xa4>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	701a      	strb	r2, [r3, #0]

	LL_I2C_HandleTransfer(I2C1, slave_address, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_SOFTEND, LL_I2C_GENERATE_START_WRITE);
 80008d8:	79f9      	ldrb	r1, [r7, #7]
 80008da:	4b23      	ldr	r3, [pc, #140]	@ (8000968 <i2c_read+0xa8>)
 80008dc:	9301      	str	r3, [sp, #4]
 80008de:	2300      	movs	r3, #0
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2301      	movs	r3, #1
 80008e4:	2200      	movs	r2, #0
 80008e6:	4821      	ldr	r0, [pc, #132]	@ (800096c <i2c_read+0xac>)
 80008e8:	f7ff fefe 	bl	80006e8 <LL_I2C_HandleTransfer>
	while (!LL_I2C_IsActiveFlag_TXIS(I2C1)) {}
 80008ec:	bf00      	nop
 80008ee:	481f      	ldr	r0, [pc, #124]	@ (800096c <i2c_read+0xac>)
 80008f0:	f7ff fe8d 	bl	800060e <LL_I2C_IsActiveFlag_TXIS>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d0f9      	beq.n	80008ee <i2c_read+0x2e>

	LL_I2C_TransmitData8(I2C1, register_address);
 80008fa:	79bb      	ldrb	r3, [r7, #6]
 80008fc:	4619      	mov	r1, r3
 80008fe:	481b      	ldr	r0, [pc, #108]	@ (800096c <i2c_read+0xac>)
 8000900:	f7ff ff2f 	bl	8000762 <LL_I2C_TransmitData8>
	while (!LL_I2C_IsActiveFlag_TC(I2C1)) {}
 8000904:	bf00      	nop
 8000906:	4819      	ldr	r0, [pc, #100]	@ (800096c <i2c_read+0xac>)
 8000908:	f7ff feba 	bl	8000680 <LL_I2C_IsActiveFlag_TC>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d0f9      	beq.n	8000906 <i2c_read+0x46>

	LL_I2C_HandleTransfer(I2C1, slave_address, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 8000912:	79f9      	ldrb	r1, [r7, #7]
 8000914:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <i2c_read+0xb0>)
 8000916:	9301      	str	r3, [sp, #4]
 8000918:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	2301      	movs	r3, #1
 8000920:	2200      	movs	r2, #0
 8000922:	4812      	ldr	r0, [pc, #72]	@ (800096c <i2c_read+0xac>)
 8000924:	f7ff fee0 	bl	80006e8 <LL_I2C_HandleTransfer>
	while (!LL_I2C_IsActiveFlag_RXNE(I2C1)) {}
 8000928:	bf00      	nop
 800092a:	4810      	ldr	r0, [pc, #64]	@ (800096c <i2c_read+0xac>)
 800092c:	f7ff fe82 	bl	8000634 <LL_I2C_IsActiveFlag_RXNE>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d0f9      	beq.n	800092a <i2c_read+0x6a>

	data_recive = LL_I2C_ReceiveData8(I2C1);
 8000936:	480d      	ldr	r0, [pc, #52]	@ (800096c <i2c_read+0xac>)
 8000938:	f7ff ff06 	bl	8000748 <LL_I2C_ReceiveData8>
 800093c:	4603      	mov	r3, r0
 800093e:	461a      	mov	r2, r3
 8000940:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <i2c_read+0xa4>)
 8000942:	701a      	strb	r2, [r3, #0]
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {}
 8000944:	bf00      	nop
 8000946:	4809      	ldr	r0, [pc, #36]	@ (800096c <i2c_read+0xac>)
 8000948:	f7ff fe87 	bl	800065a <LL_I2C_IsActiveFlag_STOP>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d0f9      	beq.n	8000946 <i2c_read+0x86>

	//LL_I2C_GenerateStopCondition(I2C1);
	LL_I2C_ClearFlag_STOP(I2C1);
 8000952:	4806      	ldr	r0, [pc, #24]	@ (800096c <i2c_read+0xac>)
 8000954:	f7ff fea7 	bl	80006a6 <LL_I2C_ClearFlag_STOP>

	return data_recive;
 8000958:	4b02      	ldr	r3, [pc, #8]	@ (8000964 <i2c_read+0xa4>)
 800095a:	781b      	ldrb	r3, [r3, #0]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200000e4 	.word	0x200000e4
 8000968:	80002000 	.word	0x80002000
 800096c:	40005400 	.word	0x40005400
 8000970:	80002400 	.word	0x80002400

08000974 <__NVIC_SetPriorityGrouping>:
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000990:	4013      	ands	r3, r2
 8000992:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800099c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009a6:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <__NVIC_SetPriorityGrouping+0x44>)
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	60d3      	str	r3, [r2, #12]
}
 80009ac:	bf00      	nop
 80009ae:	3714      	adds	r7, #20
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_GetPriorityGrouping>:
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009c0:	4b04      	ldr	r3, [pc, #16]	@ (80009d4 <__NVIC_GetPriorityGrouping+0x18>)
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	0a1b      	lsrs	r3, r3, #8
 80009c6:	f003 0307 	and.w	r3, r3, #7
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <__NVIC_SetPriority>:
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	6039      	str	r1, [r7, #0]
 80009e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	db0a      	blt.n	8000a02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	490c      	ldr	r1, [pc, #48]	@ (8000a24 <__NVIC_SetPriority+0x4c>)
 80009f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f6:	0112      	lsls	r2, r2, #4
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	440b      	add	r3, r1
 80009fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000a00:	e00a      	b.n	8000a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4908      	ldr	r1, [pc, #32]	@ (8000a28 <__NVIC_SetPriority+0x50>)
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	f003 030f 	and.w	r3, r3, #15
 8000a0e:	3b04      	subs	r3, #4
 8000a10:	0112      	lsls	r2, r2, #4
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	440b      	add	r3, r1
 8000a16:	761a      	strb	r2, [r3, #24]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	e000e100 	.word	0xe000e100
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <NVIC_EncodePriority>:
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b089      	sub	sp, #36	@ 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	f1c3 0307 	rsb	r3, r3, #7
 8000a46:	2b04      	cmp	r3, #4
 8000a48:	bf28      	it	cs
 8000a4a:	2304      	movcs	r3, #4
 8000a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3304      	adds	r3, #4
 8000a52:	2b06      	cmp	r3, #6
 8000a54:	d902      	bls.n	8000a5c <NVIC_EncodePriority+0x30>
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	3b03      	subs	r3, #3
 8000a5a:	e000      	b.n	8000a5e <NVIC_EncodePriority+0x32>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	f04f 32ff 	mov.w	r2, #4294967295
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43da      	mvns	r2, r3
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	401a      	ands	r2, r3
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a74:	f04f 31ff 	mov.w	r1, #4294967295
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7e:	43d9      	mvns	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a84:	4313      	orrs	r3, r2
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3724      	adds	r7, #36	@ 0x24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
	...

08000a94 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <LL_RCC_HSI_Enable+0x1c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a04      	ldr	r2, [pc, #16]	@ (8000ab0 <LL_RCC_HSI_Enable+0x1c>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000ab8:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <LL_RCC_HSI_IsReady+0x20>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0302 	and.w	r3, r3, #2
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	bf0c      	ite	eq
 8000ac4:	2301      	moveq	r3, #1
 8000ac6:	2300      	movne	r3, #0
 8000ac8:	b2db      	uxtb	r3, r3
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	4904      	ldr	r1, [pc, #16]	@ (8000b00 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000aee:	4313      	orrs	r3, r2
 8000af0:	600b      	str	r3, [r1, #0]
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000

08000b04 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <LL_RCC_SetSysClkSource+0x24>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f023 0203 	bic.w	r2, r3, #3
 8000b14:	4904      	ldr	r1, [pc, #16]	@ (8000b28 <LL_RCC_SetSysClkSource+0x24>)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	604b      	str	r3, [r1, #4]
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	40021000 	.word	0x40021000

08000b2c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b30:	4b04      	ldr	r3, [pc, #16]	@ (8000b44 <LL_RCC_GetSysClkSource+0x18>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f003 030c 	and.w	r3, r3, #12
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40021000 	.word	0x40021000

08000b48 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <LL_RCC_SetAHBPrescaler+0x24>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b58:	4904      	ldr	r1, [pc, #16]	@ (8000b6c <LL_RCC_SetAHBPrescaler+0x24>)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	604b      	str	r3, [r1, #4]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40021000 	.word	0x40021000

08000b70 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000b78:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000b80:	4904      	ldr	r1, [pc, #16]	@ (8000b94 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	604b      	str	r3, [r1, #4]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	40021000 	.word	0x40021000

08000b98 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <LL_RCC_SetAPB2Prescaler+0x24>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000ba8:	4904      	ldr	r1, [pc, #16]	@ (8000bbc <LL_RCC_SetAPB2Prescaler+0x24>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	604b      	str	r3, [r1, #4]
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	40021000 	.word	0x40021000

08000bc0 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 8000bc8:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <LL_RCC_SetI2CClockSource+0x2c>)
 8000bca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	0e1b      	lsrs	r3, r3, #24
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000bda:	4904      	ldr	r1, [pc, #16]	@ (8000bec <LL_RCC_SetI2CClockSource+0x2c>)
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	40021000 	.word	0x40021000

08000bf0 <LL_APB1_GRP1_EnableClock>:
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000bf8:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000bfa:	69da      	ldr	r2, [r3, #28]
 8000bfc:	4907      	ldr	r1, [pc, #28]	@ (8000c1c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000c04:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c06:	69da      	ldr	r2, [r3, #28]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	40021000 	.word	0x40021000

08000c20 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c2a:	699a      	ldr	r2, [r3, #24]
 8000c2c:	4907      	ldr	r1, [pc, #28]	@ (8000c4c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c36:	699a      	ldr	r2, [r3, #24]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	40021000 	.word	0x40021000

08000c50 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000c58:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <LL_FLASH_SetLatency+0x24>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f023 0207 	bic.w	r2, r3, #7
 8000c60:	4904      	ldr	r1, [pc, #16]	@ (8000c74 <LL_FLASH_SetLatency+0x24>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	600b      	str	r3, [r1, #0]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	40022000 	.word	0x40022000

08000c78 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <LL_FLASH_GetLatency+0x18>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f003 0307 	and.w	r3, r3, #7
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	40022000 	.word	0x40022000

08000c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f7ff ffc1 	bl	8000c20 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000c9e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000ca2:	f7ff ffa5 	bl	8000bf0 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca6:	2003      	movs	r0, #3
 8000ca8:	f7ff fe64 	bl	8000974 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000cac:	f7ff fe86 	bl	80009bc <__NVIC_GetPriorityGrouping>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	210f      	movs	r1, #15
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff feb8 	bl	8000a2c <NVIC_EncodePriority>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc4:	f7ff fe88 	bl	80009d8 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc8:	f000 f83c 	bl	8000d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ccc:	f7ff fbb2 	bl	8000434 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cd0:	f7ff fb70 	bl	80003b4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000cd4:	f7ff fd84 	bl	80007e0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000cd8:	f000 fc06 	bl	80014e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  sprintf(usartMsgDebug, "[_][_][_]Program Start[_][_][_]\n\r");
 8000cdc:	4914      	ldr	r1, [pc, #80]	@ (8000d30 <main+0x9c>)
 8000cde:	4815      	ldr	r0, [pc, #84]	@ (8000d34 <main+0xa0>)
 8000ce0:	f001 fa5a 	bl	8002198 <siprintf>
  USART2_PutBuffer(usartMsgDebug, sizeof(usartMsgDebug));
 8000ce4:	2164      	movs	r1, #100	@ 0x64
 8000ce6:	4813      	ldr	r0, [pc, #76]	@ (8000d34 <main+0xa0>)
 8000ce8:	f000 fcd8 	bl	800169c <USART2_PutBuffer>
  LL_mDelay(100);
 8000cec:	2064      	movs	r0, #100	@ 0x64
 8000cee:	f001 fa1d 	bl	800212c <LL_mDelay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //Writing via USART to PC [_][_][_][_][_][_][_][_][_][_][_][_][_][_][_]
	  USART2_PutBuffer(usartMsg, sizeof(usartMsg));
 8000cf2:	2108      	movs	r1, #8
 8000cf4:	4810      	ldr	r0, [pc, #64]	@ (8000d38 <main+0xa4>)
 8000cf6:	f000 fcd1 	bl	800169c <USART2_PutBuffer>
	  LL_mDelay(1000);
 8000cfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cfe:	f001 fa15 	bl	800212c <LL_mDelay>


	  data_read = i2c_read(LSM6DS0_DEVICE_ADDRESS, LSM6DS0_WHO_AM_I_ADDRES, 1);
 8000d02:	2201      	movs	r2, #1
 8000d04:	210f      	movs	r1, #15
 8000d06:	20d6      	movs	r0, #214	@ 0xd6
 8000d08:	f7ff fdda 	bl	80008c0 <i2c_read>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <main+0xa8>)
 8000d12:	701a      	strb	r2, [r3, #0]
	  if(data_read == LSM6DS0_WHO_AM_I_VALUE){
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <main+0xa8>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b68      	cmp	r3, #104	@ 0x68
 8000d1a:	d103      	bne.n	8000d24 <main+0x90>
		  USART2_PutBuffer(usartMsgRead, sizeof(usartMsgRead));
 8000d1c:	2107      	movs	r1, #7
 8000d1e:	4808      	ldr	r0, [pc, #32]	@ (8000d40 <main+0xac>)
 8000d20:	f000 fcbc 	bl	800169c <USART2_PutBuffer>
	  }
	  LL_mDelay(1000);
 8000d24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d28:	f001 fa00 	bl	800212c <LL_mDelay>
	  USART2_PutBuffer(usartMsg, sizeof(usartMsg));
 8000d2c:	e7e1      	b.n	8000cf2 <main+0x5e>
 8000d2e:	bf00      	nop
 8000d30:	08002ae0 	.word	0x08002ae0
 8000d34:	20000010 	.word	0x20000010
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	200000e5 	.word	0x200000e5
 8000d40:	20000008 	.word	0x20000008

08000d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000d48:	2000      	movs	r0, #0
 8000d4a:	f7ff ff81 	bl	8000c50 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8000d4e:	bf00      	nop
 8000d50:	f7ff ff92 	bl	8000c78 <LL_FLASH_GetLatency>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d1fa      	bne.n	8000d50 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8000d5a:	f7ff fe9b 	bl	8000a94 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000d5e:	bf00      	nop
 8000d60:	f7ff fea8 	bl	8000ab4 <LL_RCC_HSI_IsReady>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d1fa      	bne.n	8000d60 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f7ff feb4 	bl	8000ad8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fee9 	bl	8000b48 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f7ff fefa 	bl	8000b70 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f7ff ff0b 	bl	8000b98 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f7ff febe 	bl	8000b04 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000d88:	bf00      	nop
 8000d8a:	f7ff fecf 	bl	8000b2c <LL_RCC_GetSysClkSource>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d1fa      	bne.n	8000d8a <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8000d94:	4805      	ldr	r0, [pc, #20]	@ (8000dac <SystemClock_Config+0x68>)
 8000d96:	f001 f9bb 	bl	8002110 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 8000d9a:	4804      	ldr	r0, [pc, #16]	@ (8000dac <SystemClock_Config+0x68>)
 8000d9c:	f001 f9ec 	bl	8002178 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8000da0:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000da4:	f7ff ff0c 	bl	8000bc0 <LL_RCC_SetI2CClockSource>
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	007a1200 	.word	0x007a1200

08000db0 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8000dec <LL_DMA_DisableChannel+0x3c>)
 8000dc0:	5cd3      	ldrb	r3, [r2, r3]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	4907      	ldr	r1, [pc, #28]	@ (8000dec <LL_DMA_DisableChannel+0x3c>)
 8000dd0:	5c8a      	ldrb	r2, [r1, r2]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	440a      	add	r2, r1
 8000dd8:	f023 0301 	bic.w	r3, r3, #1
 8000ddc:	6013      	str	r3, [r2, #0]
}
 8000dde:	bf00      	nop
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	08002b04 	.word	0x08002b04

08000df0 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000e04:	bf0c      	ite	eq
 8000e06:	2301      	moveq	r3, #1
 8000e08:	2300      	movne	r3, #0
 8000e0a:	b2db      	uxtb	r3, r3
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e26:	605a      	str	r2, [r3, #4]
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	69db      	ldr	r3, [r3, #28]
 8000e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e44:	2b40      	cmp	r3, #64	@ 0x40
 8000e46:	d101      	bne.n	8000e4c <LL_USART_IsActiveFlag_TC+0x18>
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e000      	b.n	8000e4e <LL_USART_IsActiveFlag_TC+0x1a>
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e5e:	bf00      	nop
 8000e60:	e7fd      	b.n	8000e5e <NMI_Handler+0x4>

08000e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e66:	bf00      	nop
 8000e68:	e7fd      	b.n	8000e66 <HardFault_Handler+0x4>

08000e6a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e6e:	bf00      	nop
 8000e70:	e7fd      	b.n	8000e6e <MemManage_Handler+0x4>

08000e72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e76:	bf00      	nop
 8000e78:	e7fd      	b.n	8000e76 <BusFault_Handler+0x4>

08000e7a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7e:	bf00      	nop
 8000e80:	e7fd      	b.n	8000e7e <UsageFault_Handler+0x4>

08000e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8000ecc:	480a      	ldr	r0, [pc, #40]	@ (8000ef8 <DMA1_Channel7_IRQHandler+0x30>)
 8000ece:	f7ff ff8f 	bl	8000df0 <LL_DMA_IsActiveFlag_TC7>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d10d      	bne.n	8000ef4 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8000ed8:	4807      	ldr	r0, [pc, #28]	@ (8000ef8 <DMA1_Channel7_IRQHandler+0x30>)
 8000eda:	f7ff ff9d 	bl	8000e18 <LL_DMA_ClearFlag_TC7>
		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8000ede:	bf00      	nop
 8000ee0:	4806      	ldr	r0, [pc, #24]	@ (8000efc <DMA1_Channel7_IRQHandler+0x34>)
 8000ee2:	f7ff ffa7 	bl	8000e34 <LL_USART_IsActiveFlag_TC>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d0f9      	beq.n	8000ee0 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8000eec:	2107      	movs	r1, #7
 8000eee:	4802      	ldr	r0, [pc, #8]	@ (8000ef8 <DMA1_Channel7_IRQHandler+0x30>)
 8000ef0:	f7ff ff5e 	bl	8000db0 <LL_DMA_DisableChannel>
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40020000 	.word	0x40020000
 8000efc:	40004400 	.word	0x40004400

08000f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f08:	4a14      	ldr	r2, [pc, #80]	@ (8000f5c <_sbrk+0x5c>)
 8000f0a:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <_sbrk+0x60>)
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f14:	4b13      	ldr	r3, [pc, #76]	@ (8000f64 <_sbrk+0x64>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d102      	bne.n	8000f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <_sbrk+0x64>)
 8000f1e:	4a12      	ldr	r2, [pc, #72]	@ (8000f68 <_sbrk+0x68>)
 8000f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f22:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <_sbrk+0x64>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d207      	bcs.n	8000f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f30:	f001 f952 	bl	80021d8 <__errno>
 8000f34:	4603      	mov	r3, r0
 8000f36:	220c      	movs	r2, #12
 8000f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	e009      	b.n	8000f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f40:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <_sbrk+0x64>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <_sbrk+0x64>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	4a05      	ldr	r2, [pc, #20]	@ (8000f64 <_sbrk+0x64>)
 8000f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f52:	68fb      	ldr	r3, [r7, #12]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3718      	adds	r7, #24
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20003000 	.word	0x20003000
 8000f60:	00000400 	.word	0x00000400
 8000f64:	200000e8 	.word	0x200000e8
 8000f68:	20000238 	.word	0x20000238

08000f6c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <SystemInit+0x20>)
 8000f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f76:	4a05      	ldr	r2, [pc, #20]	@ (8000f8c <SystemInit+0x20>)
 8000f78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <__NVIC_EnableIRQ>:
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	db0b      	blt.n	8000fba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	f003 021f 	and.w	r2, r3, #31
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <__NVIC_EnableIRQ+0x38>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	095b      	lsrs	r3, r3, #5
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <__NVIC_SetPriority>:
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	db0a      	blt.n	8000ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	490c      	ldr	r1, [pc, #48]	@ (8001018 <__NVIC_SetPriority+0x4c>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	0112      	lsls	r2, r2, #4
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	440b      	add	r3, r1
 8000ff0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000ff4:	e00a      	b.n	800100c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4908      	ldr	r1, [pc, #32]	@ (800101c <__NVIC_SetPriority+0x50>)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	f003 030f 	and.w	r3, r3, #15
 8001002:	3b04      	subs	r3, #4
 8001004:	0112      	lsls	r2, r2, #4
 8001006:	b2d2      	uxtb	r2, r2
 8001008:	440b      	add	r3, r1
 800100a:	761a      	strb	r2, [r3, #24]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000e100 	.word	0xe000e100
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	3b01      	subs	r3, #1
 800102e:	4a0b      	ldr	r2, [pc, #44]	@ (800105c <LL_DMA_EnableChannel+0x3c>)
 8001030:	5cd3      	ldrb	r3, [r2, r3]
 8001032:	461a      	mov	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	3a01      	subs	r2, #1
 800103e:	4907      	ldr	r1, [pc, #28]	@ (800105c <LL_DMA_EnableChannel+0x3c>)
 8001040:	5c8a      	ldrb	r2, [r1, r2]
 8001042:	4611      	mov	r1, r2
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	440a      	add	r2, r1
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6013      	str	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	08002b24 	.word	0x08002b24

08001060 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	3b01      	subs	r3, #1
 8001070:	4a0d      	ldr	r2, [pc, #52]	@ (80010a8 <LL_DMA_SetDataTransferDirection+0x48>)
 8001072:	5cd3      	ldrb	r3, [r2, r3]
 8001074:	461a      	mov	r2, r3
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	68ba      	ldr	r2, [r7, #8]
 8001086:	3a01      	subs	r2, #1
 8001088:	4907      	ldr	r1, [pc, #28]	@ (80010a8 <LL_DMA_SetDataTransferDirection+0x48>)
 800108a:	5c8a      	ldrb	r2, [r1, r2]
 800108c:	4611      	mov	r1, r2
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	440a      	add	r2, r1
 8001092:	4611      	mov	r1, r2
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	4313      	orrs	r3, r2
 8001098:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800109a:	bf00      	nop
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	08002b24 	.word	0x08002b24

080010ac <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	4a0c      	ldr	r2, [pc, #48]	@ (80010f0 <LL_DMA_SetMode+0x44>)
 80010be:	5cd3      	ldrb	r3, [r2, r3]
 80010c0:	461a      	mov	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	4413      	add	r3, r2
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f023 0220 	bic.w	r2, r3, #32
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	4907      	ldr	r1, [pc, #28]	@ (80010f0 <LL_DMA_SetMode+0x44>)
 80010d2:	5ccb      	ldrb	r3, [r1, r3]
 80010d4:	4619      	mov	r1, r3
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	440b      	add	r3, r1
 80010da:	4619      	mov	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4313      	orrs	r3, r2
 80010e0:	600b      	str	r3, [r1, #0]
             Mode);
}
 80010e2:	bf00      	nop
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	08002b24 	.word	0x08002b24

080010f4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	3b01      	subs	r3, #1
 8001104:	4a0c      	ldr	r2, [pc, #48]	@ (8001138 <LL_DMA_SetPeriphIncMode+0x44>)
 8001106:	5cd3      	ldrb	r3, [r2, r3]
 8001108:	461a      	mov	r2, r3
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4413      	add	r3, r2
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	3b01      	subs	r3, #1
 8001118:	4907      	ldr	r1, [pc, #28]	@ (8001138 <LL_DMA_SetPeriphIncMode+0x44>)
 800111a:	5ccb      	ldrb	r3, [r1, r3]
 800111c:	4619      	mov	r1, r3
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	440b      	add	r3, r1
 8001122:	4619      	mov	r1, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4313      	orrs	r3, r2
 8001128:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	08002b24 	.word	0x08002b24

0800113c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	3b01      	subs	r3, #1
 800114c:	4a0c      	ldr	r2, [pc, #48]	@ (8001180 <LL_DMA_SetMemoryIncMode+0x44>)
 800114e:	5cd3      	ldrb	r3, [r2, r3]
 8001150:	461a      	mov	r2, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	3b01      	subs	r3, #1
 8001160:	4907      	ldr	r1, [pc, #28]	@ (8001180 <LL_DMA_SetMemoryIncMode+0x44>)
 8001162:	5ccb      	ldrb	r3, [r1, r3]
 8001164:	4619      	mov	r1, r3
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	440b      	add	r3, r1
 800116a:	4619      	mov	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4313      	orrs	r3, r2
 8001170:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8001172:	bf00      	nop
 8001174:	3714      	adds	r7, #20
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	08002b24 	.word	0x08002b24

08001184 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	3b01      	subs	r3, #1
 8001194:	4a0c      	ldr	r2, [pc, #48]	@ (80011c8 <LL_DMA_SetPeriphSize+0x44>)
 8001196:	5cd3      	ldrb	r3, [r2, r3]
 8001198:	461a      	mov	r2, r3
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	4413      	add	r3, r2
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <LL_DMA_SetPeriphSize+0x44>)
 80011aa:	5ccb      	ldrb	r3, [r1, r3]
 80011ac:	4619      	mov	r1, r3
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	440b      	add	r3, r1
 80011b2:	4619      	mov	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	08002b24 	.word	0x08002b24

080011cc <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	3b01      	subs	r3, #1
 80011dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <LL_DMA_SetMemorySize+0x44>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	461a      	mov	r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	4413      	add	r3, r2
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	4907      	ldr	r1, [pc, #28]	@ (8001210 <LL_DMA_SetMemorySize+0x44>)
 80011f2:	5ccb      	ldrb	r3, [r1, r3]
 80011f4:	4619      	mov	r1, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	440b      	add	r3, r1
 80011fa:	4619      	mov	r1, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4313      	orrs	r3, r2
 8001200:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8001202:	bf00      	nop
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	08002b24 	.word	0x08002b24

08001214 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	3b01      	subs	r3, #1
 8001224:	4a0c      	ldr	r2, [pc, #48]	@ (8001258 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001226:	5cd3      	ldrb	r3, [r2, r3]
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	3b01      	subs	r3, #1
 8001238:	4907      	ldr	r1, [pc, #28]	@ (8001258 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800123a:	5ccb      	ldrb	r3, [r1, r3]
 800123c:	4619      	mov	r1, r3
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	440b      	add	r3, r1
 8001242:	4619      	mov	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
             Priority);
}
 800124a:	bf00      	nop
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	08002b24 	.word	0x08002b24

0800125c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	3b01      	subs	r3, #1
 800126c:	4a0c      	ldr	r2, [pc, #48]	@ (80012a0 <LL_DMA_SetDataLength+0x44>)
 800126e:	5cd3      	ldrb	r3, [r2, r3]
 8001270:	461a      	mov	r2, r3
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	4413      	add	r3, r2
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	0c1b      	lsrs	r3, r3, #16
 800127a:	041b      	lsls	r3, r3, #16
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	3a01      	subs	r2, #1
 8001280:	4907      	ldr	r1, [pc, #28]	@ (80012a0 <LL_DMA_SetDataLength+0x44>)
 8001282:	5c8a      	ldrb	r2, [r1, r2]
 8001284:	4611      	mov	r1, r2
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	440a      	add	r2, r1
 800128a:	4611      	mov	r1, r2
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	4313      	orrs	r3, r2
 8001290:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	08002b24 	.word	0x08002b24

080012a4 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	4a06      	ldr	r2, [pc, #24]	@ (80012d0 <LL_DMA_SetMemoryAddress+0x2c>)
 80012b6:	5cd3      	ldrb	r3, [r2, r3]
 80012b8:	461a      	mov	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4413      	add	r3, r2
 80012be:	461a      	mov	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	60d3      	str	r3, [r2, #12]
}
 80012c4:	bf00      	nop
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	08002b24 	.word	0x08002b24

080012d4 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	4a06      	ldr	r2, [pc, #24]	@ (8001300 <LL_DMA_SetPeriphAddress+0x2c>)
 80012e6:	5cd3      	ldrb	r3, [r2, r3]
 80012e8:	461a      	mov	r2, r3
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4413      	add	r3, r2
 80012ee:	461a      	mov	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6093      	str	r3, [r2, #8]
}
 80012f4:	bf00      	nop
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	08002b24 	.word	0x08002b24

08001304 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	3b01      	subs	r3, #1
 8001312:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <LL_DMA_EnableIT_TC+0x3c>)
 8001314:	5cd3      	ldrb	r3, [r2, r3]
 8001316:	461a      	mov	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4413      	add	r3, r2
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	3a01      	subs	r2, #1
 8001322:	4907      	ldr	r1, [pc, #28]	@ (8001340 <LL_DMA_EnableIT_TC+0x3c>)
 8001324:	5c8a      	ldrb	r2, [r1, r2]
 8001326:	4611      	mov	r1, r2
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	440a      	add	r2, r1
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6013      	str	r3, [r2, #0]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	08002b24 	.word	0x08002b24

08001344 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	3b01      	subs	r3, #1
 8001352:	4a0b      	ldr	r2, [pc, #44]	@ (8001380 <LL_DMA_EnableIT_TE+0x3c>)
 8001354:	5cd3      	ldrb	r3, [r2, r3]
 8001356:	461a      	mov	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4413      	add	r3, r2
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	3a01      	subs	r2, #1
 8001362:	4907      	ldr	r1, [pc, #28]	@ (8001380 <LL_DMA_EnableIT_TE+0x3c>)
 8001364:	5c8a      	ldrb	r2, [r1, r2]
 8001366:	4611      	mov	r1, r2
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	440a      	add	r2, r1
 800136c:	f043 0308 	orr.w	r3, r3, #8
 8001370:	6013      	str	r3, [r2, #0]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	08002b24 	.word	0x08002b24

08001384 <LL_AHB1_GRP1_EnableClock>:
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800138c:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800138e:	695a      	ldr	r2, [r3, #20]
 8001390:	4907      	ldr	r1, [pc, #28]	@ (80013b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4313      	orrs	r3, r2
 8001396:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001398:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800139a:	695a      	ldr	r2, [r3, #20]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4013      	ands	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013a2:	68fb      	ldr	r3, [r7, #12]
}
 80013a4:	bf00      	nop
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	40021000 	.word	0x40021000

080013b4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013be:	69da      	ldr	r2, [r3, #28]
 80013c0:	4907      	ldr	r1, [pc, #28]	@ (80013e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80013c8:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013ca:	69da      	ldr	r2, [r3, #28]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4013      	ands	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40021000 	.word	0x40021000

080013e4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f043 0201 	orr.w	r2, r3, #1
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	609a      	str	r2, [r3, #8]
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8001430:	b480      	push	{r7}
 8001432:	b089      	sub	sp, #36	@ 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3308      	adds	r3, #8
 800143c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	e853 3f00 	ldrex	r3, [r3]
 8001444:	60bb      	str	r3, [r7, #8]
   return(result);
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800144c:	61fb      	str	r3, [r7, #28]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3308      	adds	r3, #8
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	61ba      	str	r2, [r7, #24]
 8001456:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001458:	6979      	ldr	r1, [r7, #20]
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	e841 2300 	strex	r3, r2, [r1]
 8001460:	613b      	str	r3, [r7, #16]
   return(result);
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1e7      	bne.n	8001438 <LL_USART_DisableIT_CTS+0x8>
}
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	3724      	adds	r7, #36	@ 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8001476:	b480      	push	{r7}
 8001478:	b089      	sub	sp, #36	@ 0x24
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3308      	adds	r3, #8
 8001482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	e853 3f00 	ldrex	r3, [r3]
 800148a:	60bb      	str	r3, [r7, #8]
   return(result);
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3308      	adds	r3, #8
 8001498:	69fa      	ldr	r2, [r7, #28]
 800149a:	61ba      	str	r2, [r7, #24]
 800149c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800149e:	6979      	ldr	r1, [r7, #20]
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	e841 2300 	strex	r3, r2, [r1]
 80014a6:	613b      	str	r3, [r7, #16]
   return(result);
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1e7      	bne.n	800147e <LL_USART_EnableDMAReq_TX+0x8>
}
 80014ae:	bf00      	nop
 80014b0:	bf00      	nop
 80014b2:	3724      	adds	r7, #36	@ 0x24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d103      	bne.n	80014d4 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3328      	adds	r3, #40	@ 0x28
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	e002      	b.n	80014da <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3324      	adds	r3, #36	@ 0x24
 80014d8:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08e      	sub	sp, #56	@ 0x38
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80014ee:	f107 031c 	add.w	r3, r7, #28
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
 80014fc:	611a      	str	r2, [r3, #16]
 80014fe:	615a      	str	r2, [r3, #20]
 8001500:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
 8001510:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001512:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001516:	f7ff ff4d 	bl	80013b4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800151a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800151e:	f7ff ff31 	bl	8001384 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8001522:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001526:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001528:	2302      	movs	r3, #2
 800152a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001538:	2307      	movs	r3, #7
 800153a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	4619      	mov	r1, r3
 8001540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001544:	f000 f9f8 	bl	8001938 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001548:	2200      	movs	r2, #0
 800154a:	2106      	movs	r1, #6
 800154c:	4851      	ldr	r0, [pc, #324]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800154e:	f7ff fd87 	bl	8001060 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8001552:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001556:	2106      	movs	r1, #6
 8001558:	484e      	ldr	r0, [pc, #312]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800155a:	f7ff fe5b 	bl	8001214 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800155e:	2200      	movs	r2, #0
 8001560:	2106      	movs	r1, #6
 8001562:	484c      	ldr	r0, [pc, #304]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001564:	f7ff fda2 	bl	80010ac <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8001568:	2200      	movs	r2, #0
 800156a:	2106      	movs	r1, #6
 800156c:	4849      	ldr	r0, [pc, #292]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800156e:	f7ff fdc1 	bl	80010f4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001572:	2280      	movs	r2, #128	@ 0x80
 8001574:	2106      	movs	r1, #6
 8001576:	4847      	ldr	r0, [pc, #284]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001578:	f7ff fde0 	bl	800113c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800157c:	2200      	movs	r2, #0
 800157e:	2106      	movs	r1, #6
 8001580:	4844      	ldr	r0, [pc, #272]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001582:	f7ff fdff 	bl	8001184 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001586:	2200      	movs	r2, #0
 8001588:	2106      	movs	r1, #6
 800158a:	4842      	ldr	r0, [pc, #264]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800158c:	f7ff fe1e 	bl	80011cc <LL_DMA_SetMemorySize>

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001590:	2210      	movs	r2, #16
 8001592:	2107      	movs	r1, #7
 8001594:	483f      	ldr	r0, [pc, #252]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001596:	f7ff fd63 	bl	8001060 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 800159a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800159e:	2107      	movs	r1, #7
 80015a0:	483c      	ldr	r0, [pc, #240]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015a2:	f7ff fe37 	bl	8001214 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2107      	movs	r1, #7
 80015aa:	483a      	ldr	r0, [pc, #232]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015ac:	f7ff fd7e 	bl	80010ac <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2107      	movs	r1, #7
 80015b4:	4837      	ldr	r0, [pc, #220]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015b6:	f7ff fd9d 	bl	80010f4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 80015ba:	2280      	movs	r2, #128	@ 0x80
 80015bc:	2107      	movs	r1, #7
 80015be:	4835      	ldr	r0, [pc, #212]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015c0:	f7ff fdbc 	bl	800113c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2107      	movs	r1, #7
 80015c8:	4832      	ldr	r0, [pc, #200]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015ca:	f7ff fddb 	bl	8001184 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2107      	movs	r1, #7
 80015d2:	4830      	ldr	r0, [pc, #192]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015d4:	f7ff fdfa 	bl	80011cc <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN USART2_Init 1 */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80015d8:	2210      	movs	r2, #16
 80015da:	2107      	movs	r1, #7
 80015dc:	482d      	ldr	r0, [pc, #180]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015de:	f7ff fd3f 	bl	8001060 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80015e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015e6:	2107      	movs	r1, #7
 80015e8:	482a      	ldr	r0, [pc, #168]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015ea:	f7ff fe13 	bl	8001214 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2107      	movs	r1, #7
 80015f2:	4828      	ldr	r0, [pc, #160]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015f4:	f7ff fd5a 	bl	80010ac <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2107      	movs	r1, #7
 80015fc:	4825      	ldr	r0, [pc, #148]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 80015fe:	f7ff fd79 	bl	80010f4 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	2107      	movs	r1, #7
 8001606:	4823      	ldr	r0, [pc, #140]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001608:	f7ff fd98 	bl	800113c <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 800160c:	2200      	movs	r2, #0
 800160e:	2107      	movs	r1, #7
 8001610:	4820      	ldr	r0, [pc, #128]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001612:	f7ff fdb7 	bl	8001184 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8001616:	2200      	movs	r2, #0
 8001618:	2107      	movs	r1, #7
 800161a:	481e      	ldr	r0, [pc, #120]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800161c:	f7ff fdd6 	bl	80011cc <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8001620:	2100      	movs	r1, #0
 8001622:	481d      	ldr	r0, [pc, #116]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 8001624:	f7ff ff4a 	bl	80014bc <LL_USART_DMA_GetRegAddr>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	2107      	movs	r1, #7
 800162e:	4819      	ldr	r0, [pc, #100]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 8001630:	f7ff fe50 	bl	80012d4 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8001634:	4818      	ldr	r0, [pc, #96]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 8001636:	f7ff ff1e 	bl	8001476 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 800163a:	2107      	movs	r1, #7
 800163c:	4815      	ldr	r0, [pc, #84]	@ (8001694 <MX_USART2_UART_Init+0x1ac>)
 800163e:	f7ff fe81 	bl	8001344 <LL_DMA_EnableIT_TE>

    /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8001642:	2100      	movs	r1, #0
 8001644:	2026      	movs	r0, #38	@ 0x26
 8001646:	f7ff fcc1 	bl	8000fcc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800164a:	2026      	movs	r0, #38	@ 0x26
 800164c:	f7ff fca0 	bl	8000f90 <__NVIC_EnableIRQ>

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001650:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001654:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800165e:	2300      	movs	r3, #0
 8001660:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001662:	230c      	movs	r3, #12
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001666:	2300      	movs	r3, #0
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800166a:	2300      	movs	r3, #0
 800166c:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800166e:	f107 031c 	add.w	r3, r7, #28
 8001672:	4619      	mov	r1, r3
 8001674:	4808      	ldr	r0, [pc, #32]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 8001676:	f000 fcc5 	bl	8002004 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 800167a:	4807      	ldr	r0, [pc, #28]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 800167c:	f7ff fed8 	bl	8001430 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8001680:	4805      	ldr	r0, [pc, #20]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 8001682:	f7ff febf 	bl	8001404 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001686:	4804      	ldr	r0, [pc, #16]	@ (8001698 <MX_USART2_UART_Init+0x1b0>)
 8001688:	f7ff feac 	bl	80013e4 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	3738      	adds	r7, #56	@ 0x38
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40020000 	.word	0x40020000
 8001698:	40004400 	.word	0x40004400

0800169c <USART2_PutBuffer>:

void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	461a      	mov	r2, r3
 80016ac:	2107      	movs	r1, #7
 80016ae:	480a      	ldr	r0, [pc, #40]	@ (80016d8 <USART2_PutBuffer+0x3c>)
 80016b0:	f7ff fdf8 	bl	80012a4 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	461a      	mov	r2, r3
 80016b8:	2107      	movs	r1, #7
 80016ba:	4807      	ldr	r0, [pc, #28]	@ (80016d8 <USART2_PutBuffer+0x3c>)
 80016bc:	f7ff fdce 	bl	800125c <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 80016c0:	2107      	movs	r1, #7
 80016c2:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <USART2_PutBuffer+0x3c>)
 80016c4:	f7ff fe1e 	bl	8001304 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 80016c8:	2107      	movs	r1, #7
 80016ca:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <USART2_PutBuffer+0x3c>)
 80016cc:	f7ff fca8 	bl	8001020 <LL_DMA_EnableChannel>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40020000 	.word	0x40020000

080016dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001714 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e0:	f7ff fc44 	bl	8000f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480c      	ldr	r0, [pc, #48]	@ (8001718 <LoopForever+0x6>)
  ldr r1, =_edata
 80016e6:	490d      	ldr	r1, [pc, #52]	@ (800171c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001720 <LoopForever+0xe>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001728 <LoopForever+0x16>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170a:	f000 fd6b 	bl	80021e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800170e:	f7ff fac1 	bl	8000c94 <main>

08001712 <LoopForever>:

LoopForever:
    b LoopForever
 8001712:	e7fe      	b.n	8001712 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001714:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800171c:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8001720:	08002b70 	.word	0x08002b70
  ldr r2, =_sbss
 8001724:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001728:	20000234 	.word	0x20000234

0800172c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800172c:	e7fe      	b.n	800172c <ADC1_2_IRQHandler>

0800172e <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800172e:	b480      	push	{r7}
 8001730:	b089      	sub	sp, #36	@ 0x24
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	fa93 f3a3 	rbit	r3, r3
 8001748:	613b      	str	r3, [r7, #16]
  return result;
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	fab3 f383 	clz	r3, r3
 8001750:	b2db      	uxtb	r3, r3
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	2103      	movs	r1, #3
 8001756:	fa01 f303 	lsl.w	r3, r1, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	401a      	ands	r2, r3
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	fa93 f3a3 	rbit	r3, r3
 8001768:	61bb      	str	r3, [r7, #24]
  return result;
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	fab3 f383 	clz	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	431a      	orrs	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	601a      	str	r2, [r3, #0]
}
 8001780:	bf00      	nop
 8001782:	3724      	adds	r7, #36	@ 0x24
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	43db      	mvns	r3, r3
 80017a0:	401a      	ands	r2, r3
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	431a      	orrs	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	605a      	str	r2, [r3, #4]
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80017bc:	b480      	push	{r7}
 80017be:	b089      	sub	sp, #36	@ 0x24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	689a      	ldr	r2, [r3, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	fa93 f3a3 	rbit	r3, r3
 80017d6:	613b      	str	r3, [r7, #16]
  return result;
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	fab3 f383 	clz	r3, r3
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	2103      	movs	r1, #3
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	401a      	ands	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	fa93 f3a3 	rbit	r3, r3
 80017f6:	61bb      	str	r3, [r7, #24]
  return result;
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	fab3 f383 	clz	r3, r3
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	431a      	orrs	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800180e:	bf00      	nop
 8001810:	3724      	adds	r7, #36	@ 0x24
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800181a:	b480      	push	{r7}
 800181c:	b089      	sub	sp, #36	@ 0x24
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	68da      	ldr	r2, [r3, #12]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	fa93 f3a3 	rbit	r3, r3
 8001834:	613b      	str	r3, [r7, #16]
  return result;
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	2103      	movs	r1, #3
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	401a      	ands	r2, r3
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	fa93 f3a3 	rbit	r3, r3
 8001854:	61bb      	str	r3, [r7, #24]
  return result;
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	fab3 f383 	clz	r3, r3
 800185c:	b2db      	uxtb	r3, r3
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	6879      	ldr	r1, [r7, #4]
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	431a      	orrs	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	60da      	str	r2, [r3, #12]
}
 800186c:	bf00      	nop
 800186e:	3724      	adds	r7, #36	@ 0x24
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001878:	b480      	push	{r7}
 800187a:	b089      	sub	sp, #36	@ 0x24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6a1a      	ldr	r2, [r3, #32]
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	fa93 f3a3 	rbit	r3, r3
 8001892:	613b      	str	r3, [r7, #16]
  return result;
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	fab3 f383 	clz	r3, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	210f      	movs	r1, #15
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	401a      	ands	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	fa93 f3a3 	rbit	r3, r3
 80018b2:	61bb      	str	r3, [r7, #24]
  return result;
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fab3 f383 	clz	r3, r3
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	fa01 f303 	lsl.w	r3, r1, r3
 80018c4:	431a      	orrs	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80018ca:	bf00      	nop
 80018cc:	3724      	adds	r7, #36	@ 0x24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b089      	sub	sp, #36	@ 0x24
 80018da:	af00      	add	r7, sp, #0
 80018dc:	60f8      	str	r0, [r7, #12]
 80018de:	60b9      	str	r1, [r7, #8]
 80018e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	fa93 f3a3 	rbit	r3, r3
 80018f2:	613b      	str	r3, [r7, #16]
  return result;
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	fab3 f383 	clz	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	210f      	movs	r1, #15
 8001900:	fa01 f303 	lsl.w	r3, r1, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	401a      	ands	r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	0a1b      	lsrs	r3, r3, #8
 800190c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	61bb      	str	r3, [r7, #24]
  return result;
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	fab3 f383 	clz	r3, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	6879      	ldr	r1, [r7, #4]
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	431a      	orrs	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800192c:	bf00      	nop
 800192e:	3724      	adds	r7, #36	@ 0x24
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	fa93 f3a3 	rbit	r3, r3
 800194e:	613b      	str	r3, [r7, #16]
  return result;
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800195a:	e051      	b.n	8001a00 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	2101      	movs	r1, #1
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	fa01 f303 	lsl.w	r3, r1, r3
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d043      	beq.n	80019fa <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d003      	beq.n	8001982 <LL_GPIO_Init+0x4a>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d10e      	bne.n	80019a0 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	461a      	mov	r2, r3
 8001988:	69b9      	ldr	r1, [r7, #24]
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ff16 	bl	80017bc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	6819      	ldr	r1, [r3, #0]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	461a      	mov	r2, r3
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff fef6 	bl	800178c <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	461a      	mov	r2, r3
 80019a6:	69b9      	ldr	r1, [r7, #24]
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff ff36 	bl	800181a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d11a      	bne.n	80019ec <LL_GPIO_Init+0xb4>
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	fa93 f3a3 	rbit	r3, r3
 80019c0:	60bb      	str	r3, [r7, #8]
  return result;
 80019c2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80019c4:	fab3 f383 	clz	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b07      	cmp	r3, #7
 80019cc:	d807      	bhi.n	80019de <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	461a      	mov	r2, r3
 80019d4:	69b9      	ldr	r1, [r7, #24]
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ff4e 	bl	8001878 <LL_GPIO_SetAFPin_0_7>
 80019dc:	e006      	b.n	80019ec <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	461a      	mov	r2, r3
 80019e4:	69b9      	ldr	r1, [r7, #24]
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ff75 	bl	80018d6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	461a      	mov	r2, r3
 80019f2:	69b9      	ldr	r1, [r7, #24]
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff fe9a 	bl	800172e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3301      	adds	r3, #1
 80019fe:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1a6      	bne.n	800195c <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3720      	adds	r7, #32
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	601a      	str	r2, [r3, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f023 0201 	bic.w	r2, r3, #1
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	0219      	lsls	r1, r3, #8
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	430b      	orrs	r3, r1
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	601a      	str	r2, [r3, #0]
}
 8001a7a:	bf00      	nop
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b085      	sub	sp, #20
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001a9a:	f023 0307 	bic.w	r3, r3, #7
 8001a9e:	68b9      	ldr	r1, [r7, #8]
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	609a      	str	r2, [r3, #8]
}
 8001aaa:	bf00      	nop
 8001aac:	3714      	adds	r7, #20
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	609a      	str	r2, [r3, #8]
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8001af6:	b480      	push	{r7}
 8001af8:	b083      	sub	sp, #12
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	611a      	str	r2, [r3, #16]
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	601a      	str	r2, [r3, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	605a      	str	r2, [r3, #4]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ff65 	bl	8001a38 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	6899      	ldr	r1, [r3, #8]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	461a      	mov	r2, r3
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7ff ff6d 	bl	8001a58 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4619      	mov	r1, r3
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7ff ffb6 	bl	8001af6 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ff44 	bl	8001a18 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff ffa0 	bl	8001ad6 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	6919      	ldr	r1, [r3, #16]
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff ff70 	bl	8001a86 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d002      	beq.n	8001bb4 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ff81 	bl	8001ab6 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff ffa9 	bl	8001b12 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff ffb6 	bl	8001b38 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001bdc:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <LL_RCC_HSI_IsReady+0x20>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	bf0c      	ite	eq
 8001be8:	2301      	moveq	r3, #1
 8001bea:	2300      	movne	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	40021000 	.word	0x40021000

08001bfc <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <LL_RCC_LSE_IsReady+0x20>)
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	bf0c      	ite	eq
 8001c0c:	2301      	moveq	r3, #1
 8001c0e:	2300      	movne	r3, #0
 8001c10:	b2db      	uxtb	r3, r3
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	40021000 	.word	0x40021000

08001c20 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c24:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <LL_RCC_GetSysClkSource+0x18>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 030c 	and.w	r3, r3, #12
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000

08001c3c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001c40:	4b04      	ldr	r3, [pc, #16]	@ (8001c54 <LL_RCC_GetAHBPrescaler+0x18>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000

08001c58 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001c5c:	4b04      	ldr	r3, [pc, #16]	@ (8001c70 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000

08001c74 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001c78:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <LL_RCC_GetAPB2Prescaler+0x18>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000

08001c90 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001c98:	4b07      	ldr	r3, [pc, #28]	@ (8001cb8 <LL_RCC_GetUSARTClockSource+0x28>)
 8001c9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c9c:	2103      	movs	r1, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	061b      	lsls	r3, r3, #24
 8001caa:	4313      	orrs	r3, r2
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	40021000 	.word	0x40021000

08001cbc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001cc0:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <LL_RCC_PLL_GetMainSource+0x18>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001cdc:	4b04      	ldr	r3, [pc, #16]	@ (8001cf0 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000

08001cf4 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001cf8:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <LL_RCC_PLL_GetPrediv+0x18>)
 8001cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cfc:	f003 030f 	and.w	r3, r3, #15
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000

08001d10 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001d18:	f000 f862 	bl	8001de0 <RCC_GetSystemClockFreq>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 f880 	bl	8001e2c <RCC_GetHCLKClockFreq>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 f88e 	bl	8001e58 <RCC_GetPCLK1ClockFreq>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f000 f89a 	bl	8001e80 <RCC_GetPCLK2ClockFreq>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60da      	str	r2, [r3, #12]
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d130      	bne.n	8001dd0 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff ff8e 	bl	8001c90 <LL_RCC_GetUSARTClockSource>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d00a      	beq.n	8001d90 <LL_RCC_GetUSARTClockFreq+0x34>
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d819      	bhi.n	8001db2 <LL_RCC_GetUSARTClockFreq+0x56>
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d002      	beq.n	8001d88 <LL_RCC_GetUSARTClockFreq+0x2c>
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d00c      	beq.n	8001da0 <LL_RCC_GetUSARTClockFreq+0x44>
 8001d86:	e014      	b.n	8001db2 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001d88:	f000 f82a 	bl	8001de0 <RCC_GetSystemClockFreq>
 8001d8c:	60f8      	str	r0, [r7, #12]
        break;
 8001d8e:	e01f      	b.n	8001dd0 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001d90:	f7ff ff22 	bl	8001bd8 <LL_RCC_HSI_IsReady>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d017      	beq.n	8001dca <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <LL_RCC_GetUSARTClockFreq+0x80>)
 8001d9c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001d9e:	e014      	b.n	8001dca <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001da0:	f7ff ff2c 	bl	8001bfc <LL_RCC_LSE_IsReady>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d011      	beq.n	8001dce <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8001daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dae:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001db0:	e00d      	b.n	8001dce <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001db2:	f000 f815 	bl	8001de0 <RCC_GetSystemClockFreq>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f837 	bl	8001e2c <RCC_GetHCLKClockFreq>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 f849 	bl	8001e58 <RCC_GetPCLK1ClockFreq>
 8001dc6:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001dc8:	e002      	b.n	8001dd0 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8001dca:	bf00      	nop
 8001dcc:	e000      	b.n	8001dd0 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8001dce:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	007a1200 	.word	0x007a1200

08001de0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001de6:	2300      	movs	r3, #0
 8001de8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001dea:	f7ff ff19 	bl	8001c20 <LL_RCC_GetSysClkSource>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d00c      	beq.n	8001e0e <RCC_GetSystemClockFreq+0x2e>
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d80e      	bhi.n	8001e16 <RCC_GetSystemClockFreq+0x36>
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <RCC_GetSystemClockFreq+0x22>
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d003      	beq.n	8001e08 <RCC_GetSystemClockFreq+0x28>
 8001e00:	e009      	b.n	8001e16 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001e02:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <RCC_GetSystemClockFreq+0x48>)
 8001e04:	607b      	str	r3, [r7, #4]
      break;
 8001e06:	e009      	b.n	8001e1c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <RCC_GetSystemClockFreq+0x48>)
 8001e0a:	607b      	str	r3, [r7, #4]
      break;
 8001e0c:	e006      	b.n	8001e1c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001e0e:	f000 f84b 	bl	8001ea8 <RCC_PLL_GetFreqDomain_SYS>
 8001e12:	6078      	str	r0, [r7, #4]
      break;
 8001e14:	e002      	b.n	8001e1c <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8001e16:	4b04      	ldr	r3, [pc, #16]	@ (8001e28 <RCC_GetSystemClockFreq+0x48>)
 8001e18:	607b      	str	r3, [r7, #4]
      break;
 8001e1a:	bf00      	nop
  }

  return frequency;
 8001e1c:	687b      	ldr	r3, [r7, #4]
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	007a1200 	.word	0x007a1200

08001e2c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001e34:	f7ff ff02 	bl	8001c3c <LL_RCC_GetAHBPrescaler>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	091b      	lsrs	r3, r3, #4
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	4a04      	ldr	r2, [pc, #16]	@ (8001e54 <RCC_GetHCLKClockFreq+0x28>)
 8001e42:	5cd3      	ldrb	r3, [r2, r3]
 8001e44:	461a      	mov	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	40d3      	lsrs	r3, r2
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	08002b0c 	.word	0x08002b0c

08001e58 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001e60:	f7ff fefa 	bl	8001c58 <LL_RCC_GetAPB1Prescaler>
 8001e64:	4603      	mov	r3, r0
 8001e66:	0a1b      	lsrs	r3, r3, #8
 8001e68:	4a04      	ldr	r2, [pc, #16]	@ (8001e7c <RCC_GetPCLK1ClockFreq+0x24>)
 8001e6a:	5cd3      	ldrb	r3, [r2, r3]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	40d3      	lsrs	r3, r2
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	08002b1c 	.word	0x08002b1c

08001e80 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001e88:	f7ff fef4 	bl	8001c74 <LL_RCC_GetAPB2Prescaler>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	0adb      	lsrs	r3, r3, #11
 8001e90:	4a04      	ldr	r2, [pc, #16]	@ (8001ea4 <RCC_GetPCLK2ClockFreq+0x24>)
 8001e92:	5cd3      	ldrb	r3, [r2, r3]
 8001e94:	461a      	mov	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	40d3      	lsrs	r3, r2
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	08002b1c 	.word	0x08002b1c

08001ea8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001ea8:	b590      	push	{r4, r7, lr}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001eb6:	f7ff ff01 	bl	8001cbc <LL_RCC_PLL_GetMainSource>
 8001eba:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d004      	beq.n	8001ecc <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ec8:	d003      	beq.n	8001ed2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001eca:	e005      	b.n	8001ed8 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001ecc:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001ece:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001ed0:	e005      	b.n	8001ede <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001ed4:	60fb      	str	r3, [r7, #12]
      break;
 8001ed6:	e002      	b.n	8001ede <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001ed8:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001eda:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001edc:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001ede:	f7ff ff09 	bl	8001cf4 <LL_RCC_PLL_GetPrediv>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	fbb2 f4f3 	udiv	r4, r2, r3
 8001eec:	f7ff fef4 	bl	8001cd8 <LL_RCC_PLL_GetMultiplicator>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001ef6:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8001efa:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	fa92 f2a2 	rbit	r2, r2
 8001f02:	603a      	str	r2, [r7, #0]
  return result;
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	fab2 f282 	clz	r2, r2
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	40d3      	lsrs	r3, r2
 8001f0e:	3302      	adds	r3, #2
 8001f10:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd90      	pop	{r4, r7, pc}
 8001f1c:	003d0900 	.word	0x003d0900
 8001f20:	007a1200 	.word	0x007a1200

08001f24 <LL_USART_IsEnabled>:
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <LL_USART_IsEnabled+0x18>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <LL_USART_IsEnabled+0x1a>
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <LL_USART_SetStopBitsLength>:
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	605a      	str	r2, [r3, #4]
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <LL_USART_SetHWFlowCtrl>:
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	609a      	str	r2, [r3, #8]
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_USART_SetBaudRate>:
{
 8001f96:	b480      	push	{r7}
 8001f98:	b087      	sub	sp, #28
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001faa:	d11a      	bne.n	8001fe2 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	005a      	lsls	r2, r3, #1
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	085b      	lsrs	r3, r3, #1
 8001fb4:	441a      	add	r2, r3
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	085b      	lsrs	r3, r3, #1
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	60da      	str	r2, [r3, #12]
}
 8001fe0:	e00a      	b.n	8001ff8 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	085a      	lsrs	r2, r3, #1
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	441a      	add	r2, r3
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	60da      	str	r2, [r3, #12]
}
 8001ff8:	bf00      	nop
 8001ffa:	371c      	adds	r7, #28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7ff ff84 	bl	8001f24 <LL_USART_IsEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d14e      	bne.n	80020c0 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	4b29      	ldr	r3, [pc, #164]	@ (80020cc <LL_USART_Init+0xc8>)
 8002028:	4013      	ands	r3, r2
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	6851      	ldr	r1, [r2, #4]
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	68d2      	ldr	r2, [r2, #12]
 8002032:	4311      	orrs	r1, r2
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	6912      	ldr	r2, [r2, #16]
 8002038:	4311      	orrs	r1, r2
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	6992      	ldr	r2, [r2, #24]
 800203e:	430a      	orrs	r2, r1
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	4619      	mov	r1, r3
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7ff ff7c 	bl	8001f4a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	4619      	mov	r1, r3
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f7ff ff89 	bl	8001f70 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a1b      	ldr	r2, [pc, #108]	@ (80020d0 <LL_USART_Init+0xcc>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d104      	bne.n	8002070 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff fe78 	bl	8001d5c <LL_RCC_GetUSARTClockFreq>
 800206c:	61b8      	str	r0, [r7, #24]
 800206e:	e016      	b.n	800209e <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a18      	ldr	r2, [pc, #96]	@ (80020d4 <LL_USART_Init+0xd0>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d107      	bne.n	8002088 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff fe47 	bl	8001d10 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	61bb      	str	r3, [r7, #24]
 8002086:	e00a      	b.n	800209e <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a13      	ldr	r2, [pc, #76]	@ (80020d8 <LL_USART_Init+0xd4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d106      	bne.n	800209e <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002090:	f107 0308 	add.w	r3, r7, #8
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fe3b 	bl	8001d10 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00d      	beq.n	80020c0 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d009      	beq.n	80020c0 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80020ac:	2300      	movs	r3, #0
 80020ae:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80020b8:	69b9      	ldr	r1, [r7, #24]
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ff6b 	bl	8001f96 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80020c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3720      	adds	r7, #32
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	efff69f3 	.word	0xefff69f3
 80020d0:	40013800 	.word	0x40013800
 80020d4:	40004400 	.word	0x40004400
 80020d8:	40004800 	.word	0x40004800

080020dc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ee:	4a07      	ldr	r2, [pc, #28]	@ (800210c <LL_InitTick+0x30>)
 80020f0:	3b01      	subs	r3, #1
 80020f2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <LL_InitTick+0x30>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020fa:	4b04      	ldr	r3, [pc, #16]	@ (800210c <LL_InitTick+0x30>)
 80020fc:	2205      	movs	r2, #5
 80020fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	e000e010 	.word	0xe000e010

08002110 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002118:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f7ff ffdd 	bl	80020dc <LL_InitTick>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <LL_mDelay+0x48>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800213a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002142:	d00c      	beq.n	800215e <LL_mDelay+0x32>
  {
    Delay++;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3301      	adds	r3, #1
 8002148:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800214a:	e008      	b.n	800215e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800214c:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <LL_mDelay+0x48>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <LL_mDelay+0x32>
    {
      Delay--;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3b01      	subs	r3, #1
 800215c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1f3      	bne.n	800214c <LL_mDelay+0x20>
    }
  }
}
 8002164:	bf00      	nop
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	e000e010 	.word	0xe000e010

08002178 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <LL_SetSystemCoreClock+0x1c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000074 	.word	0x20000074

08002198 <siprintf>:
 8002198:	b40e      	push	{r1, r2, r3}
 800219a:	b500      	push	{lr}
 800219c:	b09c      	sub	sp, #112	@ 0x70
 800219e:	ab1d      	add	r3, sp, #116	@ 0x74
 80021a0:	9002      	str	r0, [sp, #8]
 80021a2:	9006      	str	r0, [sp, #24]
 80021a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80021a8:	4809      	ldr	r0, [pc, #36]	@ (80021d0 <siprintf+0x38>)
 80021aa:	9107      	str	r1, [sp, #28]
 80021ac:	9104      	str	r1, [sp, #16]
 80021ae:	4909      	ldr	r1, [pc, #36]	@ (80021d4 <siprintf+0x3c>)
 80021b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80021b4:	9105      	str	r1, [sp, #20]
 80021b6:	6800      	ldr	r0, [r0, #0]
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	a902      	add	r1, sp, #8
 80021bc:	f000 f98c 	bl	80024d8 <_svfiprintf_r>
 80021c0:	9b02      	ldr	r3, [sp, #8]
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
 80021c6:	b01c      	add	sp, #112	@ 0x70
 80021c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80021cc:	b003      	add	sp, #12
 80021ce:	4770      	bx	lr
 80021d0:	20000078 	.word	0x20000078
 80021d4:	ffff0208 	.word	0xffff0208

080021d8 <__errno>:
 80021d8:	4b01      	ldr	r3, [pc, #4]	@ (80021e0 <__errno+0x8>)
 80021da:	6818      	ldr	r0, [r3, #0]
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000078 	.word	0x20000078

080021e4 <__libc_init_array>:
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	4d0d      	ldr	r5, [pc, #52]	@ (800221c <__libc_init_array+0x38>)
 80021e8:	4c0d      	ldr	r4, [pc, #52]	@ (8002220 <__libc_init_array+0x3c>)
 80021ea:	1b64      	subs	r4, r4, r5
 80021ec:	10a4      	asrs	r4, r4, #2
 80021ee:	2600      	movs	r6, #0
 80021f0:	42a6      	cmp	r6, r4
 80021f2:	d109      	bne.n	8002208 <__libc_init_array+0x24>
 80021f4:	4d0b      	ldr	r5, [pc, #44]	@ (8002224 <__libc_init_array+0x40>)
 80021f6:	4c0c      	ldr	r4, [pc, #48]	@ (8002228 <__libc_init_array+0x44>)
 80021f8:	f000 fc66 	bl	8002ac8 <_init>
 80021fc:	1b64      	subs	r4, r4, r5
 80021fe:	10a4      	asrs	r4, r4, #2
 8002200:	2600      	movs	r6, #0
 8002202:	42a6      	cmp	r6, r4
 8002204:	d105      	bne.n	8002212 <__libc_init_array+0x2e>
 8002206:	bd70      	pop	{r4, r5, r6, pc}
 8002208:	f855 3b04 	ldr.w	r3, [r5], #4
 800220c:	4798      	blx	r3
 800220e:	3601      	adds	r6, #1
 8002210:	e7ee      	b.n	80021f0 <__libc_init_array+0xc>
 8002212:	f855 3b04 	ldr.w	r3, [r5], #4
 8002216:	4798      	blx	r3
 8002218:	3601      	adds	r6, #1
 800221a:	e7f2      	b.n	8002202 <__libc_init_array+0x1e>
 800221c:	08002b68 	.word	0x08002b68
 8002220:	08002b68 	.word	0x08002b68
 8002224:	08002b68 	.word	0x08002b68
 8002228:	08002b6c 	.word	0x08002b6c

0800222c <__retarget_lock_acquire_recursive>:
 800222c:	4770      	bx	lr

0800222e <__retarget_lock_release_recursive>:
 800222e:	4770      	bx	lr

08002230 <_free_r>:
 8002230:	b538      	push	{r3, r4, r5, lr}
 8002232:	4605      	mov	r5, r0
 8002234:	2900      	cmp	r1, #0
 8002236:	d041      	beq.n	80022bc <_free_r+0x8c>
 8002238:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800223c:	1f0c      	subs	r4, r1, #4
 800223e:	2b00      	cmp	r3, #0
 8002240:	bfb8      	it	lt
 8002242:	18e4      	addlt	r4, r4, r3
 8002244:	f000 f8e0 	bl	8002408 <__malloc_lock>
 8002248:	4a1d      	ldr	r2, [pc, #116]	@ (80022c0 <_free_r+0x90>)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	b933      	cbnz	r3, 800225c <_free_r+0x2c>
 800224e:	6063      	str	r3, [r4, #4]
 8002250:	6014      	str	r4, [r2, #0]
 8002252:	4628      	mov	r0, r5
 8002254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002258:	f000 b8dc 	b.w	8002414 <__malloc_unlock>
 800225c:	42a3      	cmp	r3, r4
 800225e:	d908      	bls.n	8002272 <_free_r+0x42>
 8002260:	6820      	ldr	r0, [r4, #0]
 8002262:	1821      	adds	r1, r4, r0
 8002264:	428b      	cmp	r3, r1
 8002266:	bf01      	itttt	eq
 8002268:	6819      	ldreq	r1, [r3, #0]
 800226a:	685b      	ldreq	r3, [r3, #4]
 800226c:	1809      	addeq	r1, r1, r0
 800226e:	6021      	streq	r1, [r4, #0]
 8002270:	e7ed      	b.n	800224e <_free_r+0x1e>
 8002272:	461a      	mov	r2, r3
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	b10b      	cbz	r3, 800227c <_free_r+0x4c>
 8002278:	42a3      	cmp	r3, r4
 800227a:	d9fa      	bls.n	8002272 <_free_r+0x42>
 800227c:	6811      	ldr	r1, [r2, #0]
 800227e:	1850      	adds	r0, r2, r1
 8002280:	42a0      	cmp	r0, r4
 8002282:	d10b      	bne.n	800229c <_free_r+0x6c>
 8002284:	6820      	ldr	r0, [r4, #0]
 8002286:	4401      	add	r1, r0
 8002288:	1850      	adds	r0, r2, r1
 800228a:	4283      	cmp	r3, r0
 800228c:	6011      	str	r1, [r2, #0]
 800228e:	d1e0      	bne.n	8002252 <_free_r+0x22>
 8002290:	6818      	ldr	r0, [r3, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	6053      	str	r3, [r2, #4]
 8002296:	4408      	add	r0, r1
 8002298:	6010      	str	r0, [r2, #0]
 800229a:	e7da      	b.n	8002252 <_free_r+0x22>
 800229c:	d902      	bls.n	80022a4 <_free_r+0x74>
 800229e:	230c      	movs	r3, #12
 80022a0:	602b      	str	r3, [r5, #0]
 80022a2:	e7d6      	b.n	8002252 <_free_r+0x22>
 80022a4:	6820      	ldr	r0, [r4, #0]
 80022a6:	1821      	adds	r1, r4, r0
 80022a8:	428b      	cmp	r3, r1
 80022aa:	bf04      	itt	eq
 80022ac:	6819      	ldreq	r1, [r3, #0]
 80022ae:	685b      	ldreq	r3, [r3, #4]
 80022b0:	6063      	str	r3, [r4, #4]
 80022b2:	bf04      	itt	eq
 80022b4:	1809      	addeq	r1, r1, r0
 80022b6:	6021      	streq	r1, [r4, #0]
 80022b8:	6054      	str	r4, [r2, #4]
 80022ba:	e7ca      	b.n	8002252 <_free_r+0x22>
 80022bc:	bd38      	pop	{r3, r4, r5, pc}
 80022be:	bf00      	nop
 80022c0:	20000230 	.word	0x20000230

080022c4 <sbrk_aligned>:
 80022c4:	b570      	push	{r4, r5, r6, lr}
 80022c6:	4e0f      	ldr	r6, [pc, #60]	@ (8002304 <sbrk_aligned+0x40>)
 80022c8:	460c      	mov	r4, r1
 80022ca:	6831      	ldr	r1, [r6, #0]
 80022cc:	4605      	mov	r5, r0
 80022ce:	b911      	cbnz	r1, 80022d6 <sbrk_aligned+0x12>
 80022d0:	f000 fba6 	bl	8002a20 <_sbrk_r>
 80022d4:	6030      	str	r0, [r6, #0]
 80022d6:	4621      	mov	r1, r4
 80022d8:	4628      	mov	r0, r5
 80022da:	f000 fba1 	bl	8002a20 <_sbrk_r>
 80022de:	1c43      	adds	r3, r0, #1
 80022e0:	d103      	bne.n	80022ea <sbrk_aligned+0x26>
 80022e2:	f04f 34ff 	mov.w	r4, #4294967295
 80022e6:	4620      	mov	r0, r4
 80022e8:	bd70      	pop	{r4, r5, r6, pc}
 80022ea:	1cc4      	adds	r4, r0, #3
 80022ec:	f024 0403 	bic.w	r4, r4, #3
 80022f0:	42a0      	cmp	r0, r4
 80022f2:	d0f8      	beq.n	80022e6 <sbrk_aligned+0x22>
 80022f4:	1a21      	subs	r1, r4, r0
 80022f6:	4628      	mov	r0, r5
 80022f8:	f000 fb92 	bl	8002a20 <_sbrk_r>
 80022fc:	3001      	adds	r0, #1
 80022fe:	d1f2      	bne.n	80022e6 <sbrk_aligned+0x22>
 8002300:	e7ef      	b.n	80022e2 <sbrk_aligned+0x1e>
 8002302:	bf00      	nop
 8002304:	2000022c 	.word	0x2000022c

08002308 <_malloc_r>:
 8002308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800230c:	1ccd      	adds	r5, r1, #3
 800230e:	f025 0503 	bic.w	r5, r5, #3
 8002312:	3508      	adds	r5, #8
 8002314:	2d0c      	cmp	r5, #12
 8002316:	bf38      	it	cc
 8002318:	250c      	movcc	r5, #12
 800231a:	2d00      	cmp	r5, #0
 800231c:	4606      	mov	r6, r0
 800231e:	db01      	blt.n	8002324 <_malloc_r+0x1c>
 8002320:	42a9      	cmp	r1, r5
 8002322:	d904      	bls.n	800232e <_malloc_r+0x26>
 8002324:	230c      	movs	r3, #12
 8002326:	6033      	str	r3, [r6, #0]
 8002328:	2000      	movs	r0, #0
 800232a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800232e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002404 <_malloc_r+0xfc>
 8002332:	f000 f869 	bl	8002408 <__malloc_lock>
 8002336:	f8d8 3000 	ldr.w	r3, [r8]
 800233a:	461c      	mov	r4, r3
 800233c:	bb44      	cbnz	r4, 8002390 <_malloc_r+0x88>
 800233e:	4629      	mov	r1, r5
 8002340:	4630      	mov	r0, r6
 8002342:	f7ff ffbf 	bl	80022c4 <sbrk_aligned>
 8002346:	1c43      	adds	r3, r0, #1
 8002348:	4604      	mov	r4, r0
 800234a:	d158      	bne.n	80023fe <_malloc_r+0xf6>
 800234c:	f8d8 4000 	ldr.w	r4, [r8]
 8002350:	4627      	mov	r7, r4
 8002352:	2f00      	cmp	r7, #0
 8002354:	d143      	bne.n	80023de <_malloc_r+0xd6>
 8002356:	2c00      	cmp	r4, #0
 8002358:	d04b      	beq.n	80023f2 <_malloc_r+0xea>
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	4639      	mov	r1, r7
 800235e:	4630      	mov	r0, r6
 8002360:	eb04 0903 	add.w	r9, r4, r3
 8002364:	f000 fb5c 	bl	8002a20 <_sbrk_r>
 8002368:	4581      	cmp	r9, r0
 800236a:	d142      	bne.n	80023f2 <_malloc_r+0xea>
 800236c:	6821      	ldr	r1, [r4, #0]
 800236e:	1a6d      	subs	r5, r5, r1
 8002370:	4629      	mov	r1, r5
 8002372:	4630      	mov	r0, r6
 8002374:	f7ff ffa6 	bl	80022c4 <sbrk_aligned>
 8002378:	3001      	adds	r0, #1
 800237a:	d03a      	beq.n	80023f2 <_malloc_r+0xea>
 800237c:	6823      	ldr	r3, [r4, #0]
 800237e:	442b      	add	r3, r5
 8002380:	6023      	str	r3, [r4, #0]
 8002382:	f8d8 3000 	ldr.w	r3, [r8]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	bb62      	cbnz	r2, 80023e4 <_malloc_r+0xdc>
 800238a:	f8c8 7000 	str.w	r7, [r8]
 800238e:	e00f      	b.n	80023b0 <_malloc_r+0xa8>
 8002390:	6822      	ldr	r2, [r4, #0]
 8002392:	1b52      	subs	r2, r2, r5
 8002394:	d420      	bmi.n	80023d8 <_malloc_r+0xd0>
 8002396:	2a0b      	cmp	r2, #11
 8002398:	d917      	bls.n	80023ca <_malloc_r+0xc2>
 800239a:	1961      	adds	r1, r4, r5
 800239c:	42a3      	cmp	r3, r4
 800239e:	6025      	str	r5, [r4, #0]
 80023a0:	bf18      	it	ne
 80023a2:	6059      	strne	r1, [r3, #4]
 80023a4:	6863      	ldr	r3, [r4, #4]
 80023a6:	bf08      	it	eq
 80023a8:	f8c8 1000 	streq.w	r1, [r8]
 80023ac:	5162      	str	r2, [r4, r5]
 80023ae:	604b      	str	r3, [r1, #4]
 80023b0:	4630      	mov	r0, r6
 80023b2:	f000 f82f 	bl	8002414 <__malloc_unlock>
 80023b6:	f104 000b 	add.w	r0, r4, #11
 80023ba:	1d23      	adds	r3, r4, #4
 80023bc:	f020 0007 	bic.w	r0, r0, #7
 80023c0:	1ac2      	subs	r2, r0, r3
 80023c2:	bf1c      	itt	ne
 80023c4:	1a1b      	subne	r3, r3, r0
 80023c6:	50a3      	strne	r3, [r4, r2]
 80023c8:	e7af      	b.n	800232a <_malloc_r+0x22>
 80023ca:	6862      	ldr	r2, [r4, #4]
 80023cc:	42a3      	cmp	r3, r4
 80023ce:	bf0c      	ite	eq
 80023d0:	f8c8 2000 	streq.w	r2, [r8]
 80023d4:	605a      	strne	r2, [r3, #4]
 80023d6:	e7eb      	b.n	80023b0 <_malloc_r+0xa8>
 80023d8:	4623      	mov	r3, r4
 80023da:	6864      	ldr	r4, [r4, #4]
 80023dc:	e7ae      	b.n	800233c <_malloc_r+0x34>
 80023de:	463c      	mov	r4, r7
 80023e0:	687f      	ldr	r7, [r7, #4]
 80023e2:	e7b6      	b.n	8002352 <_malloc_r+0x4a>
 80023e4:	461a      	mov	r2, r3
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	42a3      	cmp	r3, r4
 80023ea:	d1fb      	bne.n	80023e4 <_malloc_r+0xdc>
 80023ec:	2300      	movs	r3, #0
 80023ee:	6053      	str	r3, [r2, #4]
 80023f0:	e7de      	b.n	80023b0 <_malloc_r+0xa8>
 80023f2:	230c      	movs	r3, #12
 80023f4:	6033      	str	r3, [r6, #0]
 80023f6:	4630      	mov	r0, r6
 80023f8:	f000 f80c 	bl	8002414 <__malloc_unlock>
 80023fc:	e794      	b.n	8002328 <_malloc_r+0x20>
 80023fe:	6005      	str	r5, [r0, #0]
 8002400:	e7d6      	b.n	80023b0 <_malloc_r+0xa8>
 8002402:	bf00      	nop
 8002404:	20000230 	.word	0x20000230

08002408 <__malloc_lock>:
 8002408:	4801      	ldr	r0, [pc, #4]	@ (8002410 <__malloc_lock+0x8>)
 800240a:	f7ff bf0f 	b.w	800222c <__retarget_lock_acquire_recursive>
 800240e:	bf00      	nop
 8002410:	20000228 	.word	0x20000228

08002414 <__malloc_unlock>:
 8002414:	4801      	ldr	r0, [pc, #4]	@ (800241c <__malloc_unlock+0x8>)
 8002416:	f7ff bf0a 	b.w	800222e <__retarget_lock_release_recursive>
 800241a:	bf00      	nop
 800241c:	20000228 	.word	0x20000228

08002420 <__ssputs_r>:
 8002420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002424:	688e      	ldr	r6, [r1, #8]
 8002426:	461f      	mov	r7, r3
 8002428:	42be      	cmp	r6, r7
 800242a:	680b      	ldr	r3, [r1, #0]
 800242c:	4682      	mov	sl, r0
 800242e:	460c      	mov	r4, r1
 8002430:	4690      	mov	r8, r2
 8002432:	d82d      	bhi.n	8002490 <__ssputs_r+0x70>
 8002434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002438:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800243c:	d026      	beq.n	800248c <__ssputs_r+0x6c>
 800243e:	6965      	ldr	r5, [r4, #20]
 8002440:	6909      	ldr	r1, [r1, #16]
 8002442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002446:	eba3 0901 	sub.w	r9, r3, r1
 800244a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800244e:	1c7b      	adds	r3, r7, #1
 8002450:	444b      	add	r3, r9
 8002452:	106d      	asrs	r5, r5, #1
 8002454:	429d      	cmp	r5, r3
 8002456:	bf38      	it	cc
 8002458:	461d      	movcc	r5, r3
 800245a:	0553      	lsls	r3, r2, #21
 800245c:	d527      	bpl.n	80024ae <__ssputs_r+0x8e>
 800245e:	4629      	mov	r1, r5
 8002460:	f7ff ff52 	bl	8002308 <_malloc_r>
 8002464:	4606      	mov	r6, r0
 8002466:	b360      	cbz	r0, 80024c2 <__ssputs_r+0xa2>
 8002468:	6921      	ldr	r1, [r4, #16]
 800246a:	464a      	mov	r2, r9
 800246c:	f000 fae8 	bl	8002a40 <memcpy>
 8002470:	89a3      	ldrh	r3, [r4, #12]
 8002472:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800247a:	81a3      	strh	r3, [r4, #12]
 800247c:	6126      	str	r6, [r4, #16]
 800247e:	6165      	str	r5, [r4, #20]
 8002480:	444e      	add	r6, r9
 8002482:	eba5 0509 	sub.w	r5, r5, r9
 8002486:	6026      	str	r6, [r4, #0]
 8002488:	60a5      	str	r5, [r4, #8]
 800248a:	463e      	mov	r6, r7
 800248c:	42be      	cmp	r6, r7
 800248e:	d900      	bls.n	8002492 <__ssputs_r+0x72>
 8002490:	463e      	mov	r6, r7
 8002492:	6820      	ldr	r0, [r4, #0]
 8002494:	4632      	mov	r2, r6
 8002496:	4641      	mov	r1, r8
 8002498:	f000 faa8 	bl	80029ec <memmove>
 800249c:	68a3      	ldr	r3, [r4, #8]
 800249e:	1b9b      	subs	r3, r3, r6
 80024a0:	60a3      	str	r3, [r4, #8]
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	4433      	add	r3, r6
 80024a6:	6023      	str	r3, [r4, #0]
 80024a8:	2000      	movs	r0, #0
 80024aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ae:	462a      	mov	r2, r5
 80024b0:	f000 fad4 	bl	8002a5c <_realloc_r>
 80024b4:	4606      	mov	r6, r0
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d1e0      	bne.n	800247c <__ssputs_r+0x5c>
 80024ba:	6921      	ldr	r1, [r4, #16]
 80024bc:	4650      	mov	r0, sl
 80024be:	f7ff feb7 	bl	8002230 <_free_r>
 80024c2:	230c      	movs	r3, #12
 80024c4:	f8ca 3000 	str.w	r3, [sl]
 80024c8:	89a3      	ldrh	r3, [r4, #12]
 80024ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024ce:	81a3      	strh	r3, [r4, #12]
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295
 80024d4:	e7e9      	b.n	80024aa <__ssputs_r+0x8a>
	...

080024d8 <_svfiprintf_r>:
 80024d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024dc:	4698      	mov	r8, r3
 80024de:	898b      	ldrh	r3, [r1, #12]
 80024e0:	061b      	lsls	r3, r3, #24
 80024e2:	b09d      	sub	sp, #116	@ 0x74
 80024e4:	4607      	mov	r7, r0
 80024e6:	460d      	mov	r5, r1
 80024e8:	4614      	mov	r4, r2
 80024ea:	d510      	bpl.n	800250e <_svfiprintf_r+0x36>
 80024ec:	690b      	ldr	r3, [r1, #16]
 80024ee:	b973      	cbnz	r3, 800250e <_svfiprintf_r+0x36>
 80024f0:	2140      	movs	r1, #64	@ 0x40
 80024f2:	f7ff ff09 	bl	8002308 <_malloc_r>
 80024f6:	6028      	str	r0, [r5, #0]
 80024f8:	6128      	str	r0, [r5, #16]
 80024fa:	b930      	cbnz	r0, 800250a <_svfiprintf_r+0x32>
 80024fc:	230c      	movs	r3, #12
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	f04f 30ff 	mov.w	r0, #4294967295
 8002504:	b01d      	add	sp, #116	@ 0x74
 8002506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800250a:	2340      	movs	r3, #64	@ 0x40
 800250c:	616b      	str	r3, [r5, #20]
 800250e:	2300      	movs	r3, #0
 8002510:	9309      	str	r3, [sp, #36]	@ 0x24
 8002512:	2320      	movs	r3, #32
 8002514:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002518:	f8cd 800c 	str.w	r8, [sp, #12]
 800251c:	2330      	movs	r3, #48	@ 0x30
 800251e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80026bc <_svfiprintf_r+0x1e4>
 8002522:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002526:	f04f 0901 	mov.w	r9, #1
 800252a:	4623      	mov	r3, r4
 800252c:	469a      	mov	sl, r3
 800252e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002532:	b10a      	cbz	r2, 8002538 <_svfiprintf_r+0x60>
 8002534:	2a25      	cmp	r2, #37	@ 0x25
 8002536:	d1f9      	bne.n	800252c <_svfiprintf_r+0x54>
 8002538:	ebba 0b04 	subs.w	fp, sl, r4
 800253c:	d00b      	beq.n	8002556 <_svfiprintf_r+0x7e>
 800253e:	465b      	mov	r3, fp
 8002540:	4622      	mov	r2, r4
 8002542:	4629      	mov	r1, r5
 8002544:	4638      	mov	r0, r7
 8002546:	f7ff ff6b 	bl	8002420 <__ssputs_r>
 800254a:	3001      	adds	r0, #1
 800254c:	f000 80a7 	beq.w	800269e <_svfiprintf_r+0x1c6>
 8002550:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002552:	445a      	add	r2, fp
 8002554:	9209      	str	r2, [sp, #36]	@ 0x24
 8002556:	f89a 3000 	ldrb.w	r3, [sl]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 809f 	beq.w	800269e <_svfiprintf_r+0x1c6>
 8002560:	2300      	movs	r3, #0
 8002562:	f04f 32ff 	mov.w	r2, #4294967295
 8002566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800256a:	f10a 0a01 	add.w	sl, sl, #1
 800256e:	9304      	str	r3, [sp, #16]
 8002570:	9307      	str	r3, [sp, #28]
 8002572:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002576:	931a      	str	r3, [sp, #104]	@ 0x68
 8002578:	4654      	mov	r4, sl
 800257a:	2205      	movs	r2, #5
 800257c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002580:	484e      	ldr	r0, [pc, #312]	@ (80026bc <_svfiprintf_r+0x1e4>)
 8002582:	f7fd fe25 	bl	80001d0 <memchr>
 8002586:	9a04      	ldr	r2, [sp, #16]
 8002588:	b9d8      	cbnz	r0, 80025c2 <_svfiprintf_r+0xea>
 800258a:	06d0      	lsls	r0, r2, #27
 800258c:	bf44      	itt	mi
 800258e:	2320      	movmi	r3, #32
 8002590:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002594:	0711      	lsls	r1, r2, #28
 8002596:	bf44      	itt	mi
 8002598:	232b      	movmi	r3, #43	@ 0x2b
 800259a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800259e:	f89a 3000 	ldrb.w	r3, [sl]
 80025a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80025a4:	d015      	beq.n	80025d2 <_svfiprintf_r+0xfa>
 80025a6:	9a07      	ldr	r2, [sp, #28]
 80025a8:	4654      	mov	r4, sl
 80025aa:	2000      	movs	r0, #0
 80025ac:	f04f 0c0a 	mov.w	ip, #10
 80025b0:	4621      	mov	r1, r4
 80025b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025b6:	3b30      	subs	r3, #48	@ 0x30
 80025b8:	2b09      	cmp	r3, #9
 80025ba:	d94b      	bls.n	8002654 <_svfiprintf_r+0x17c>
 80025bc:	b1b0      	cbz	r0, 80025ec <_svfiprintf_r+0x114>
 80025be:	9207      	str	r2, [sp, #28]
 80025c0:	e014      	b.n	80025ec <_svfiprintf_r+0x114>
 80025c2:	eba0 0308 	sub.w	r3, r0, r8
 80025c6:	fa09 f303 	lsl.w	r3, r9, r3
 80025ca:	4313      	orrs	r3, r2
 80025cc:	9304      	str	r3, [sp, #16]
 80025ce:	46a2      	mov	sl, r4
 80025d0:	e7d2      	b.n	8002578 <_svfiprintf_r+0xa0>
 80025d2:	9b03      	ldr	r3, [sp, #12]
 80025d4:	1d19      	adds	r1, r3, #4
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	9103      	str	r1, [sp, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	bfbb      	ittet	lt
 80025de:	425b      	neglt	r3, r3
 80025e0:	f042 0202 	orrlt.w	r2, r2, #2
 80025e4:	9307      	strge	r3, [sp, #28]
 80025e6:	9307      	strlt	r3, [sp, #28]
 80025e8:	bfb8      	it	lt
 80025ea:	9204      	strlt	r2, [sp, #16]
 80025ec:	7823      	ldrb	r3, [r4, #0]
 80025ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80025f0:	d10a      	bne.n	8002608 <_svfiprintf_r+0x130>
 80025f2:	7863      	ldrb	r3, [r4, #1]
 80025f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80025f6:	d132      	bne.n	800265e <_svfiprintf_r+0x186>
 80025f8:	9b03      	ldr	r3, [sp, #12]
 80025fa:	1d1a      	adds	r2, r3, #4
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	9203      	str	r2, [sp, #12]
 8002600:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002604:	3402      	adds	r4, #2
 8002606:	9305      	str	r3, [sp, #20]
 8002608:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80026cc <_svfiprintf_r+0x1f4>
 800260c:	7821      	ldrb	r1, [r4, #0]
 800260e:	2203      	movs	r2, #3
 8002610:	4650      	mov	r0, sl
 8002612:	f7fd fddd 	bl	80001d0 <memchr>
 8002616:	b138      	cbz	r0, 8002628 <_svfiprintf_r+0x150>
 8002618:	9b04      	ldr	r3, [sp, #16]
 800261a:	eba0 000a 	sub.w	r0, r0, sl
 800261e:	2240      	movs	r2, #64	@ 0x40
 8002620:	4082      	lsls	r2, r0
 8002622:	4313      	orrs	r3, r2
 8002624:	3401      	adds	r4, #1
 8002626:	9304      	str	r3, [sp, #16]
 8002628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800262c:	4824      	ldr	r0, [pc, #144]	@ (80026c0 <_svfiprintf_r+0x1e8>)
 800262e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002632:	2206      	movs	r2, #6
 8002634:	f7fd fdcc 	bl	80001d0 <memchr>
 8002638:	2800      	cmp	r0, #0
 800263a:	d036      	beq.n	80026aa <_svfiprintf_r+0x1d2>
 800263c:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <_svfiprintf_r+0x1ec>)
 800263e:	bb1b      	cbnz	r3, 8002688 <_svfiprintf_r+0x1b0>
 8002640:	9b03      	ldr	r3, [sp, #12]
 8002642:	3307      	adds	r3, #7
 8002644:	f023 0307 	bic.w	r3, r3, #7
 8002648:	3308      	adds	r3, #8
 800264a:	9303      	str	r3, [sp, #12]
 800264c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800264e:	4433      	add	r3, r6
 8002650:	9309      	str	r3, [sp, #36]	@ 0x24
 8002652:	e76a      	b.n	800252a <_svfiprintf_r+0x52>
 8002654:	fb0c 3202 	mla	r2, ip, r2, r3
 8002658:	460c      	mov	r4, r1
 800265a:	2001      	movs	r0, #1
 800265c:	e7a8      	b.n	80025b0 <_svfiprintf_r+0xd8>
 800265e:	2300      	movs	r3, #0
 8002660:	3401      	adds	r4, #1
 8002662:	9305      	str	r3, [sp, #20]
 8002664:	4619      	mov	r1, r3
 8002666:	f04f 0c0a 	mov.w	ip, #10
 800266a:	4620      	mov	r0, r4
 800266c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002670:	3a30      	subs	r2, #48	@ 0x30
 8002672:	2a09      	cmp	r2, #9
 8002674:	d903      	bls.n	800267e <_svfiprintf_r+0x1a6>
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0c6      	beq.n	8002608 <_svfiprintf_r+0x130>
 800267a:	9105      	str	r1, [sp, #20]
 800267c:	e7c4      	b.n	8002608 <_svfiprintf_r+0x130>
 800267e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002682:	4604      	mov	r4, r0
 8002684:	2301      	movs	r3, #1
 8002686:	e7f0      	b.n	800266a <_svfiprintf_r+0x192>
 8002688:	ab03      	add	r3, sp, #12
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	462a      	mov	r2, r5
 800268e:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <_svfiprintf_r+0x1f0>)
 8002690:	a904      	add	r1, sp, #16
 8002692:	4638      	mov	r0, r7
 8002694:	f3af 8000 	nop.w
 8002698:	1c42      	adds	r2, r0, #1
 800269a:	4606      	mov	r6, r0
 800269c:	d1d6      	bne.n	800264c <_svfiprintf_r+0x174>
 800269e:	89ab      	ldrh	r3, [r5, #12]
 80026a0:	065b      	lsls	r3, r3, #25
 80026a2:	f53f af2d 	bmi.w	8002500 <_svfiprintf_r+0x28>
 80026a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80026a8:	e72c      	b.n	8002504 <_svfiprintf_r+0x2c>
 80026aa:	ab03      	add	r3, sp, #12
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	462a      	mov	r2, r5
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <_svfiprintf_r+0x1f0>)
 80026b2:	a904      	add	r1, sp, #16
 80026b4:	4638      	mov	r0, r7
 80026b6:	f000 f879 	bl	80027ac <_printf_i>
 80026ba:	e7ed      	b.n	8002698 <_svfiprintf_r+0x1c0>
 80026bc:	08002b2b 	.word	0x08002b2b
 80026c0:	08002b35 	.word	0x08002b35
 80026c4:	00000000 	.word	0x00000000
 80026c8:	08002421 	.word	0x08002421
 80026cc:	08002b31 	.word	0x08002b31

080026d0 <_printf_common>:
 80026d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026d4:	4616      	mov	r6, r2
 80026d6:	4698      	mov	r8, r3
 80026d8:	688a      	ldr	r2, [r1, #8]
 80026da:	690b      	ldr	r3, [r1, #16]
 80026dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bfb8      	it	lt
 80026e4:	4613      	movlt	r3, r2
 80026e6:	6033      	str	r3, [r6, #0]
 80026e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80026ec:	4607      	mov	r7, r0
 80026ee:	460c      	mov	r4, r1
 80026f0:	b10a      	cbz	r2, 80026f6 <_printf_common+0x26>
 80026f2:	3301      	adds	r3, #1
 80026f4:	6033      	str	r3, [r6, #0]
 80026f6:	6823      	ldr	r3, [r4, #0]
 80026f8:	0699      	lsls	r1, r3, #26
 80026fa:	bf42      	ittt	mi
 80026fc:	6833      	ldrmi	r3, [r6, #0]
 80026fe:	3302      	addmi	r3, #2
 8002700:	6033      	strmi	r3, [r6, #0]
 8002702:	6825      	ldr	r5, [r4, #0]
 8002704:	f015 0506 	ands.w	r5, r5, #6
 8002708:	d106      	bne.n	8002718 <_printf_common+0x48>
 800270a:	f104 0a19 	add.w	sl, r4, #25
 800270e:	68e3      	ldr	r3, [r4, #12]
 8002710:	6832      	ldr	r2, [r6, #0]
 8002712:	1a9b      	subs	r3, r3, r2
 8002714:	42ab      	cmp	r3, r5
 8002716:	dc26      	bgt.n	8002766 <_printf_common+0x96>
 8002718:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800271c:	6822      	ldr	r2, [r4, #0]
 800271e:	3b00      	subs	r3, #0
 8002720:	bf18      	it	ne
 8002722:	2301      	movne	r3, #1
 8002724:	0692      	lsls	r2, r2, #26
 8002726:	d42b      	bmi.n	8002780 <_printf_common+0xb0>
 8002728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800272c:	4641      	mov	r1, r8
 800272e:	4638      	mov	r0, r7
 8002730:	47c8      	blx	r9
 8002732:	3001      	adds	r0, #1
 8002734:	d01e      	beq.n	8002774 <_printf_common+0xa4>
 8002736:	6823      	ldr	r3, [r4, #0]
 8002738:	6922      	ldr	r2, [r4, #16]
 800273a:	f003 0306 	and.w	r3, r3, #6
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf02      	ittt	eq
 8002742:	68e5      	ldreq	r5, [r4, #12]
 8002744:	6833      	ldreq	r3, [r6, #0]
 8002746:	1aed      	subeq	r5, r5, r3
 8002748:	68a3      	ldr	r3, [r4, #8]
 800274a:	bf0c      	ite	eq
 800274c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002750:	2500      	movne	r5, #0
 8002752:	4293      	cmp	r3, r2
 8002754:	bfc4      	itt	gt
 8002756:	1a9b      	subgt	r3, r3, r2
 8002758:	18ed      	addgt	r5, r5, r3
 800275a:	2600      	movs	r6, #0
 800275c:	341a      	adds	r4, #26
 800275e:	42b5      	cmp	r5, r6
 8002760:	d11a      	bne.n	8002798 <_printf_common+0xc8>
 8002762:	2000      	movs	r0, #0
 8002764:	e008      	b.n	8002778 <_printf_common+0xa8>
 8002766:	2301      	movs	r3, #1
 8002768:	4652      	mov	r2, sl
 800276a:	4641      	mov	r1, r8
 800276c:	4638      	mov	r0, r7
 800276e:	47c8      	blx	r9
 8002770:	3001      	adds	r0, #1
 8002772:	d103      	bne.n	800277c <_printf_common+0xac>
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800277c:	3501      	adds	r5, #1
 800277e:	e7c6      	b.n	800270e <_printf_common+0x3e>
 8002780:	18e1      	adds	r1, r4, r3
 8002782:	1c5a      	adds	r2, r3, #1
 8002784:	2030      	movs	r0, #48	@ 0x30
 8002786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800278a:	4422      	add	r2, r4
 800278c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002790:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002794:	3302      	adds	r3, #2
 8002796:	e7c7      	b.n	8002728 <_printf_common+0x58>
 8002798:	2301      	movs	r3, #1
 800279a:	4622      	mov	r2, r4
 800279c:	4641      	mov	r1, r8
 800279e:	4638      	mov	r0, r7
 80027a0:	47c8      	blx	r9
 80027a2:	3001      	adds	r0, #1
 80027a4:	d0e6      	beq.n	8002774 <_printf_common+0xa4>
 80027a6:	3601      	adds	r6, #1
 80027a8:	e7d9      	b.n	800275e <_printf_common+0x8e>
	...

080027ac <_printf_i>:
 80027ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027b0:	7e0f      	ldrb	r7, [r1, #24]
 80027b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80027b4:	2f78      	cmp	r7, #120	@ 0x78
 80027b6:	4691      	mov	r9, r2
 80027b8:	4680      	mov	r8, r0
 80027ba:	460c      	mov	r4, r1
 80027bc:	469a      	mov	sl, r3
 80027be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80027c2:	d807      	bhi.n	80027d4 <_printf_i+0x28>
 80027c4:	2f62      	cmp	r7, #98	@ 0x62
 80027c6:	d80a      	bhi.n	80027de <_printf_i+0x32>
 80027c8:	2f00      	cmp	r7, #0
 80027ca:	f000 80d2 	beq.w	8002972 <_printf_i+0x1c6>
 80027ce:	2f58      	cmp	r7, #88	@ 0x58
 80027d0:	f000 80b9 	beq.w	8002946 <_printf_i+0x19a>
 80027d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80027d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80027dc:	e03a      	b.n	8002854 <_printf_i+0xa8>
 80027de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80027e2:	2b15      	cmp	r3, #21
 80027e4:	d8f6      	bhi.n	80027d4 <_printf_i+0x28>
 80027e6:	a101      	add	r1, pc, #4	@ (adr r1, 80027ec <_printf_i+0x40>)
 80027e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80027ec:	08002845 	.word	0x08002845
 80027f0:	08002859 	.word	0x08002859
 80027f4:	080027d5 	.word	0x080027d5
 80027f8:	080027d5 	.word	0x080027d5
 80027fc:	080027d5 	.word	0x080027d5
 8002800:	080027d5 	.word	0x080027d5
 8002804:	08002859 	.word	0x08002859
 8002808:	080027d5 	.word	0x080027d5
 800280c:	080027d5 	.word	0x080027d5
 8002810:	080027d5 	.word	0x080027d5
 8002814:	080027d5 	.word	0x080027d5
 8002818:	08002959 	.word	0x08002959
 800281c:	08002883 	.word	0x08002883
 8002820:	08002913 	.word	0x08002913
 8002824:	080027d5 	.word	0x080027d5
 8002828:	080027d5 	.word	0x080027d5
 800282c:	0800297b 	.word	0x0800297b
 8002830:	080027d5 	.word	0x080027d5
 8002834:	08002883 	.word	0x08002883
 8002838:	080027d5 	.word	0x080027d5
 800283c:	080027d5 	.word	0x080027d5
 8002840:	0800291b 	.word	0x0800291b
 8002844:	6833      	ldr	r3, [r6, #0]
 8002846:	1d1a      	adds	r2, r3, #4
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6032      	str	r2, [r6, #0]
 800284c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002854:	2301      	movs	r3, #1
 8002856:	e09d      	b.n	8002994 <_printf_i+0x1e8>
 8002858:	6833      	ldr	r3, [r6, #0]
 800285a:	6820      	ldr	r0, [r4, #0]
 800285c:	1d19      	adds	r1, r3, #4
 800285e:	6031      	str	r1, [r6, #0]
 8002860:	0606      	lsls	r6, r0, #24
 8002862:	d501      	bpl.n	8002868 <_printf_i+0xbc>
 8002864:	681d      	ldr	r5, [r3, #0]
 8002866:	e003      	b.n	8002870 <_printf_i+0xc4>
 8002868:	0645      	lsls	r5, r0, #25
 800286a:	d5fb      	bpl.n	8002864 <_printf_i+0xb8>
 800286c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002870:	2d00      	cmp	r5, #0
 8002872:	da03      	bge.n	800287c <_printf_i+0xd0>
 8002874:	232d      	movs	r3, #45	@ 0x2d
 8002876:	426d      	negs	r5, r5
 8002878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800287c:	4859      	ldr	r0, [pc, #356]	@ (80029e4 <_printf_i+0x238>)
 800287e:	230a      	movs	r3, #10
 8002880:	e011      	b.n	80028a6 <_printf_i+0xfa>
 8002882:	6821      	ldr	r1, [r4, #0]
 8002884:	6833      	ldr	r3, [r6, #0]
 8002886:	0608      	lsls	r0, r1, #24
 8002888:	f853 5b04 	ldr.w	r5, [r3], #4
 800288c:	d402      	bmi.n	8002894 <_printf_i+0xe8>
 800288e:	0649      	lsls	r1, r1, #25
 8002890:	bf48      	it	mi
 8002892:	b2ad      	uxthmi	r5, r5
 8002894:	2f6f      	cmp	r7, #111	@ 0x6f
 8002896:	4853      	ldr	r0, [pc, #332]	@ (80029e4 <_printf_i+0x238>)
 8002898:	6033      	str	r3, [r6, #0]
 800289a:	bf14      	ite	ne
 800289c:	230a      	movne	r3, #10
 800289e:	2308      	moveq	r3, #8
 80028a0:	2100      	movs	r1, #0
 80028a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80028a6:	6866      	ldr	r6, [r4, #4]
 80028a8:	60a6      	str	r6, [r4, #8]
 80028aa:	2e00      	cmp	r6, #0
 80028ac:	bfa2      	ittt	ge
 80028ae:	6821      	ldrge	r1, [r4, #0]
 80028b0:	f021 0104 	bicge.w	r1, r1, #4
 80028b4:	6021      	strge	r1, [r4, #0]
 80028b6:	b90d      	cbnz	r5, 80028bc <_printf_i+0x110>
 80028b8:	2e00      	cmp	r6, #0
 80028ba:	d04b      	beq.n	8002954 <_printf_i+0x1a8>
 80028bc:	4616      	mov	r6, r2
 80028be:	fbb5 f1f3 	udiv	r1, r5, r3
 80028c2:	fb03 5711 	mls	r7, r3, r1, r5
 80028c6:	5dc7      	ldrb	r7, [r0, r7]
 80028c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80028cc:	462f      	mov	r7, r5
 80028ce:	42bb      	cmp	r3, r7
 80028d0:	460d      	mov	r5, r1
 80028d2:	d9f4      	bls.n	80028be <_printf_i+0x112>
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d10b      	bne.n	80028f0 <_printf_i+0x144>
 80028d8:	6823      	ldr	r3, [r4, #0]
 80028da:	07df      	lsls	r7, r3, #31
 80028dc:	d508      	bpl.n	80028f0 <_printf_i+0x144>
 80028de:	6923      	ldr	r3, [r4, #16]
 80028e0:	6861      	ldr	r1, [r4, #4]
 80028e2:	4299      	cmp	r1, r3
 80028e4:	bfde      	ittt	le
 80028e6:	2330      	movle	r3, #48	@ 0x30
 80028e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80028ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80028f0:	1b92      	subs	r2, r2, r6
 80028f2:	6122      	str	r2, [r4, #16]
 80028f4:	f8cd a000 	str.w	sl, [sp]
 80028f8:	464b      	mov	r3, r9
 80028fa:	aa03      	add	r2, sp, #12
 80028fc:	4621      	mov	r1, r4
 80028fe:	4640      	mov	r0, r8
 8002900:	f7ff fee6 	bl	80026d0 <_printf_common>
 8002904:	3001      	adds	r0, #1
 8002906:	d14a      	bne.n	800299e <_printf_i+0x1f2>
 8002908:	f04f 30ff 	mov.w	r0, #4294967295
 800290c:	b004      	add	sp, #16
 800290e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	f043 0320 	orr.w	r3, r3, #32
 8002918:	6023      	str	r3, [r4, #0]
 800291a:	4833      	ldr	r0, [pc, #204]	@ (80029e8 <_printf_i+0x23c>)
 800291c:	2778      	movs	r7, #120	@ 0x78
 800291e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	6831      	ldr	r1, [r6, #0]
 8002926:	061f      	lsls	r7, r3, #24
 8002928:	f851 5b04 	ldr.w	r5, [r1], #4
 800292c:	d402      	bmi.n	8002934 <_printf_i+0x188>
 800292e:	065f      	lsls	r7, r3, #25
 8002930:	bf48      	it	mi
 8002932:	b2ad      	uxthmi	r5, r5
 8002934:	6031      	str	r1, [r6, #0]
 8002936:	07d9      	lsls	r1, r3, #31
 8002938:	bf44      	itt	mi
 800293a:	f043 0320 	orrmi.w	r3, r3, #32
 800293e:	6023      	strmi	r3, [r4, #0]
 8002940:	b11d      	cbz	r5, 800294a <_printf_i+0x19e>
 8002942:	2310      	movs	r3, #16
 8002944:	e7ac      	b.n	80028a0 <_printf_i+0xf4>
 8002946:	4827      	ldr	r0, [pc, #156]	@ (80029e4 <_printf_i+0x238>)
 8002948:	e7e9      	b.n	800291e <_printf_i+0x172>
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	f023 0320 	bic.w	r3, r3, #32
 8002950:	6023      	str	r3, [r4, #0]
 8002952:	e7f6      	b.n	8002942 <_printf_i+0x196>
 8002954:	4616      	mov	r6, r2
 8002956:	e7bd      	b.n	80028d4 <_printf_i+0x128>
 8002958:	6833      	ldr	r3, [r6, #0]
 800295a:	6825      	ldr	r5, [r4, #0]
 800295c:	6961      	ldr	r1, [r4, #20]
 800295e:	1d18      	adds	r0, r3, #4
 8002960:	6030      	str	r0, [r6, #0]
 8002962:	062e      	lsls	r6, r5, #24
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	d501      	bpl.n	800296c <_printf_i+0x1c0>
 8002968:	6019      	str	r1, [r3, #0]
 800296a:	e002      	b.n	8002972 <_printf_i+0x1c6>
 800296c:	0668      	lsls	r0, r5, #25
 800296e:	d5fb      	bpl.n	8002968 <_printf_i+0x1bc>
 8002970:	8019      	strh	r1, [r3, #0]
 8002972:	2300      	movs	r3, #0
 8002974:	6123      	str	r3, [r4, #16]
 8002976:	4616      	mov	r6, r2
 8002978:	e7bc      	b.n	80028f4 <_printf_i+0x148>
 800297a:	6833      	ldr	r3, [r6, #0]
 800297c:	1d1a      	adds	r2, r3, #4
 800297e:	6032      	str	r2, [r6, #0]
 8002980:	681e      	ldr	r6, [r3, #0]
 8002982:	6862      	ldr	r2, [r4, #4]
 8002984:	2100      	movs	r1, #0
 8002986:	4630      	mov	r0, r6
 8002988:	f7fd fc22 	bl	80001d0 <memchr>
 800298c:	b108      	cbz	r0, 8002992 <_printf_i+0x1e6>
 800298e:	1b80      	subs	r0, r0, r6
 8002990:	6060      	str	r0, [r4, #4]
 8002992:	6863      	ldr	r3, [r4, #4]
 8002994:	6123      	str	r3, [r4, #16]
 8002996:	2300      	movs	r3, #0
 8002998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800299c:	e7aa      	b.n	80028f4 <_printf_i+0x148>
 800299e:	6923      	ldr	r3, [r4, #16]
 80029a0:	4632      	mov	r2, r6
 80029a2:	4649      	mov	r1, r9
 80029a4:	4640      	mov	r0, r8
 80029a6:	47d0      	blx	sl
 80029a8:	3001      	adds	r0, #1
 80029aa:	d0ad      	beq.n	8002908 <_printf_i+0x15c>
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	079b      	lsls	r3, r3, #30
 80029b0:	d413      	bmi.n	80029da <_printf_i+0x22e>
 80029b2:	68e0      	ldr	r0, [r4, #12]
 80029b4:	9b03      	ldr	r3, [sp, #12]
 80029b6:	4298      	cmp	r0, r3
 80029b8:	bfb8      	it	lt
 80029ba:	4618      	movlt	r0, r3
 80029bc:	e7a6      	b.n	800290c <_printf_i+0x160>
 80029be:	2301      	movs	r3, #1
 80029c0:	4632      	mov	r2, r6
 80029c2:	4649      	mov	r1, r9
 80029c4:	4640      	mov	r0, r8
 80029c6:	47d0      	blx	sl
 80029c8:	3001      	adds	r0, #1
 80029ca:	d09d      	beq.n	8002908 <_printf_i+0x15c>
 80029cc:	3501      	adds	r5, #1
 80029ce:	68e3      	ldr	r3, [r4, #12]
 80029d0:	9903      	ldr	r1, [sp, #12]
 80029d2:	1a5b      	subs	r3, r3, r1
 80029d4:	42ab      	cmp	r3, r5
 80029d6:	dcf2      	bgt.n	80029be <_printf_i+0x212>
 80029d8:	e7eb      	b.n	80029b2 <_printf_i+0x206>
 80029da:	2500      	movs	r5, #0
 80029dc:	f104 0619 	add.w	r6, r4, #25
 80029e0:	e7f5      	b.n	80029ce <_printf_i+0x222>
 80029e2:	bf00      	nop
 80029e4:	08002b3c 	.word	0x08002b3c
 80029e8:	08002b4d 	.word	0x08002b4d

080029ec <memmove>:
 80029ec:	4288      	cmp	r0, r1
 80029ee:	b510      	push	{r4, lr}
 80029f0:	eb01 0402 	add.w	r4, r1, r2
 80029f4:	d902      	bls.n	80029fc <memmove+0x10>
 80029f6:	4284      	cmp	r4, r0
 80029f8:	4623      	mov	r3, r4
 80029fa:	d807      	bhi.n	8002a0c <memmove+0x20>
 80029fc:	1e43      	subs	r3, r0, #1
 80029fe:	42a1      	cmp	r1, r4
 8002a00:	d008      	beq.n	8002a14 <memmove+0x28>
 8002a02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a0a:	e7f8      	b.n	80029fe <memmove+0x12>
 8002a0c:	4402      	add	r2, r0
 8002a0e:	4601      	mov	r1, r0
 8002a10:	428a      	cmp	r2, r1
 8002a12:	d100      	bne.n	8002a16 <memmove+0x2a>
 8002a14:	bd10      	pop	{r4, pc}
 8002a16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a1e:	e7f7      	b.n	8002a10 <memmove+0x24>

08002a20 <_sbrk_r>:
 8002a20:	b538      	push	{r3, r4, r5, lr}
 8002a22:	4d06      	ldr	r5, [pc, #24]	@ (8002a3c <_sbrk_r+0x1c>)
 8002a24:	2300      	movs	r3, #0
 8002a26:	4604      	mov	r4, r0
 8002a28:	4608      	mov	r0, r1
 8002a2a:	602b      	str	r3, [r5, #0]
 8002a2c:	f7fe fa68 	bl	8000f00 <_sbrk>
 8002a30:	1c43      	adds	r3, r0, #1
 8002a32:	d102      	bne.n	8002a3a <_sbrk_r+0x1a>
 8002a34:	682b      	ldr	r3, [r5, #0]
 8002a36:	b103      	cbz	r3, 8002a3a <_sbrk_r+0x1a>
 8002a38:	6023      	str	r3, [r4, #0]
 8002a3a:	bd38      	pop	{r3, r4, r5, pc}
 8002a3c:	20000224 	.word	0x20000224

08002a40 <memcpy>:
 8002a40:	440a      	add	r2, r1
 8002a42:	4291      	cmp	r1, r2
 8002a44:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a48:	d100      	bne.n	8002a4c <memcpy+0xc>
 8002a4a:	4770      	bx	lr
 8002a4c:	b510      	push	{r4, lr}
 8002a4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a56:	4291      	cmp	r1, r2
 8002a58:	d1f9      	bne.n	8002a4e <memcpy+0xe>
 8002a5a:	bd10      	pop	{r4, pc}

08002a5c <_realloc_r>:
 8002a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a60:	4680      	mov	r8, r0
 8002a62:	4615      	mov	r5, r2
 8002a64:	460c      	mov	r4, r1
 8002a66:	b921      	cbnz	r1, 8002a72 <_realloc_r+0x16>
 8002a68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a6c:	4611      	mov	r1, r2
 8002a6e:	f7ff bc4b 	b.w	8002308 <_malloc_r>
 8002a72:	b92a      	cbnz	r2, 8002a80 <_realloc_r+0x24>
 8002a74:	f7ff fbdc 	bl	8002230 <_free_r>
 8002a78:	2400      	movs	r4, #0
 8002a7a:	4620      	mov	r0, r4
 8002a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a80:	f000 f81a 	bl	8002ab8 <_malloc_usable_size_r>
 8002a84:	4285      	cmp	r5, r0
 8002a86:	4606      	mov	r6, r0
 8002a88:	d802      	bhi.n	8002a90 <_realloc_r+0x34>
 8002a8a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002a8e:	d8f4      	bhi.n	8002a7a <_realloc_r+0x1e>
 8002a90:	4629      	mov	r1, r5
 8002a92:	4640      	mov	r0, r8
 8002a94:	f7ff fc38 	bl	8002308 <_malloc_r>
 8002a98:	4607      	mov	r7, r0
 8002a9a:	2800      	cmp	r0, #0
 8002a9c:	d0ec      	beq.n	8002a78 <_realloc_r+0x1c>
 8002a9e:	42b5      	cmp	r5, r6
 8002aa0:	462a      	mov	r2, r5
 8002aa2:	4621      	mov	r1, r4
 8002aa4:	bf28      	it	cs
 8002aa6:	4632      	movcs	r2, r6
 8002aa8:	f7ff ffca 	bl	8002a40 <memcpy>
 8002aac:	4621      	mov	r1, r4
 8002aae:	4640      	mov	r0, r8
 8002ab0:	f7ff fbbe 	bl	8002230 <_free_r>
 8002ab4:	463c      	mov	r4, r7
 8002ab6:	e7e0      	b.n	8002a7a <_realloc_r+0x1e>

08002ab8 <_malloc_usable_size_r>:
 8002ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002abc:	1f18      	subs	r0, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bfbc      	itt	lt
 8002ac2:	580b      	ldrlt	r3, [r1, r0]
 8002ac4:	18c0      	addlt	r0, r0, r3
 8002ac6:	4770      	bx	lr

08002ac8 <_init>:
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	bf00      	nop
 8002acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ace:	bc08      	pop	{r3}
 8002ad0:	469e      	mov	lr, r3
 8002ad2:	4770      	bx	lr

08002ad4 <_fini>:
 8002ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad6:	bf00      	nop
 8002ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ada:	bc08      	pop	{r3}
 8002adc:	469e      	mov	lr, r3
 8002ade:	4770      	bx	lr
