\hypertarget{stm32f0xx__hal__adc_8h}{}\doxysection{Drivers/\+STM32\+F0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f0xx__hal__adc_8h}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_adc.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_adc.h}}


Header file containing functions prototypes of ADC HAL library.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC initialization and regular group ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC channel for regular group ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC analog watchdog. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____a_d_c___handle_type_def}{\+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em HAL ADC state machine\+: ADC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga28309e91f810694b13b5035f4ff698ce}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOSMP}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0e29888675cbdd18e461fcd7711a2ad4}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+JQOVF}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}}~(0x00010000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2}}~(0x00020000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3}}~(0x00040000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE}}~(0x00100000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+INTERNAL}}~(0x01U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+OVR}}~(0x02U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+DMA}}~(0x04U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___resolution_ga49c8408a1cdbf97bbf29234c3770fa74}{ADC\+\_\+\+RESOLUTION\+\_\+12B}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___resolution_ga91289e269eb3080d25301909c0f417e5}{ADC\+\_\+\+RESOLUTION\+\_\+10B}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09ba21ff2817d7633982748c7afe8ff}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___resolution_ga39925af93719877bdcc5664e4b95e69a}{ADC\+\_\+\+RESOLUTION\+\_\+8B}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540c4cec0b318ccc71dfa1317b4f659}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___resolution_ga24c5226e05db78b4065f2f187d497b04}{ADC\+\_\+\+RESOLUTION\+\_\+6B}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\+\_\+\+CFGR1\+\_\+\+RES}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___data__align_gafed5c0d327ad6d2cc0960f7943beb265}{ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___data__align_ga8afeead661c1ffbc27a5405a254d60ba}{ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d91913f0fe8acb7a07de52505a1fa7}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga68fdaadb92f6293fc63cdeefd0c93a4f}{ADC\+\_\+\+SCAN\+\_\+\+DIRECTION\+\_\+\+FORWARD}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_gae160445e1a005fba64d739c321ae61b9}{ADC\+\_\+\+SCAN\+\_\+\+DIRECTION\+\_\+\+BACKWARD}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga1e109b8619961829ff2bc368c1725382}{ADC\+\_\+\+SCAN\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___a_d_c___scan__mode_ga68fdaadb92f6293fc63cdeefd0c93a4f}{ADC\+\_\+\+SCAN\+\_\+\+DIRECTION\+\_\+\+FORWARD}}       /$\ast$ For compatibility with other STM32 devices $\ast$/
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd587c78699a50b76f5e33f867285c2}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf280aa8043f44ba5af39f6d9381169a1}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga4c455483d74c1be899d4b2e8f45f202b}{ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+CONV}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga6c71ff64c9ecc9ba19ac088009f36cd8}{ADC\+\_\+\+EOC\+\_\+\+SEQ\+\_\+\+CONV}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___overrun_gaeafc365762736ea8b5d73ba8c163548a}{ADC\+\_\+\+OVR\+\_\+\+DATA\+\_\+\+OVERWRITTEN}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___overrun_ga5e6fdbe9cab7436c3bf4551944c5c04d}{ADC\+\_\+\+OVR\+\_\+\+DATA\+\_\+\+PRESERVED}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__rank_ga25907c7d81b72261eff9adc6e9726690}{ADC\+\_\+\+RANK\+\_\+\+CHANNEL\+\_\+\+NUMBER}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__rank_gace464dc0c5d9a401d2842f7f1629d5cd}{ADC\+\_\+\+RANK\+\_\+\+NONE}}~(0x00001001U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}{ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES\+\_\+5}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694f8b1e1e5410a1a60484f4857b8b2d}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}{ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES\+\_\+5}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57bf329f4bf7c460f3666ea37dc7221}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}{ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57bf329f4bf7c460f3666ea37dc7221}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694f8b1e1e5410a1a60484f4857b8b2d}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}{ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES\+\_\+5}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046d9b1e209acb9e7152db85c8b7bcce}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}{ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046d9b1e209acb9e7152db85c8b7bcce}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694f8b1e1e5410a1a60484f4857b8b2d}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}{ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046d9b1e209acb9e7152db85c8b7bcce}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57bf329f4bf7c460f3666ea37dc7221}{ADC\+\_\+\+SMPR\+\_\+\+SMP\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}{ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES\+\_\+5}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{ADC\+\_\+\+SMPR\+\_\+\+SMP}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad173f9dd01d4585c9b7c8c324de399c0}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}}~( 0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad4cf176e721fd2382fbc7937e352db67}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfab18aa9b57f8ed8979f62d5d3900d2}{ADC\+\_\+\+CFGR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee9f0fa04e0201a43856080e37c4508}{ADC\+\_\+\+CFGR1\+\_\+\+AWDEN}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad9d25140644089dd34084cb4dfa7ebd8}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}}~((uint32\+\_\+t) \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee9f0fa04e0201a43856080e37c4508}{ADC\+\_\+\+CFGR1\+\_\+\+AWDEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\+\_\+\+AWD\+\_\+\+EVENT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___event__type_gae1ef5aaecb2d24cac50a59f1bc311221}{ADC\+\_\+\+OVR\+\_\+\+EVENT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\+\_\+\+FLAG\+\_\+\+OVR}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5e3e81e48728060a8815256bb7e555d}{ADC\+\_\+\+IER\+\_\+\+AWDIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\+\_\+\+IT\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}{ADC\+\_\+\+IT\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35cb3b8d136e2f793e02ecf91f6fc05}{ADC\+\_\+\+IER\+\_\+\+EOSEQIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}{ADC\+\_\+\+IT\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}{ADC\+\_\+\+IT\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e6b127a64fba5b26f7e118f2c1bc461}{ADC\+\_\+\+ISR\+\_\+\+AWD}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gac3acbfd08e72d33bc520dac5998f7e52}{ADC\+\_\+\+FLAG\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2250856b1a5661a7e778b90ca52e92c1}{ADC\+\_\+\+ISR\+\_\+\+EOSEQ}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gacf79acb4682b5c104fe38f9dff035656}{ADC\+\_\+\+FLAG\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gaf1a4a140115121cc0ec1f821d2c8c199}{ADC\+\_\+\+FLAG\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_gaaa9a402d55b7d3b9412ad2d9c8b3c596}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+TRGO}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga67ffe1784bc032efb1ea187d8aefc7d1}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga4f651a2afa7c5e18d9ad2e3f5742d1c1}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga127cdc8e6c3145ef6b6c447f8a8b6277}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T15\+\_\+\+TRGO}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___constants_ga790f33c46bdd17e04ec3421d98a73504}{ADC\+\_\+\+FLAG\+\_\+\+POSTCONV\+\_\+\+ALL}}~(\mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\+\_\+\+FLAG\+\_\+\+OVR}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_gac3acbfd08e72d33bc520dac5998f7e52}{ADC\+\_\+\+FLAG\+\_\+\+EOS}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}})
\begin{DoxyCompactList}\small\item\em Enable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER) $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER) \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks if the specified ADC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~  ((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$ISR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected ADC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$ISR) = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the ADC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset ADC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga659ecd034552504fc163da87bad15ddc}{ADC\+\_\+\+ENABLING\+\_\+\+CONDITIONS}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of hardware constraints before ADC can be enabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga52dac43dfd7bb8d95df16b30d7567c3f}{ADC\+\_\+\+DISABLING\+\_\+\+CONDITIONS}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of hardware constraints before ADC can be disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{ADC\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5df8ea820271c854b85617162b08c6d3}{ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check if no conversion on going on regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{ADC\+\_\+\+GET\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFGR1) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\+\_\+\+CFGR1\+\_\+\+RES}})
\begin{DoxyCompactList}\small\item\em Returns resolution bits in CFGR1 register\+: RES\mbox{[}1\+:0\mbox{]}. Returned value is among parameters to \mbox{\hyperlink{group___a_d_c___resolution}{ADC Resolution}}. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2fcb55eda590a2037a99af8d594460b7}{ADC\+\_\+\+GET\+\_\+\+SAMPLINGTIME}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SMPR) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{ADC\+\_\+\+SMPR\+\_\+\+SMP}})
\begin{DoxyCompactList}\small\item\em Returns ADC sample time bits in SMPR register\+: SMP\mbox{[}2\+:0\mbox{]}. Returned value is among parameters to \mbox{\hyperlink{group___a_d_c___resolution}{ADC Resolution}}. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}}~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5d9a732e25a3c6fda616bd7095d0bcb6}{ADC\+\_\+\+CHSELR\+\_\+\+CHANNEL}}(\+\_\+\+CHANNEL\+\_\+)~  ( 1U $<$$<$ (\+\_\+\+CHANNEL\+\_\+))
\begin{DoxyCompactList}\small\item\em Configure the channel number into channel selection register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga84692d85aac11c581274b17e74cabc08}{ADC\+\_\+\+SMPR\+\_\+\+SET}}(\+\_\+\+SAMPLETIME\+\_\+)~  ((\+\_\+\+SAMPLETIME\+\_\+) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{ADC\+\_\+\+SMPR\+\_\+\+SMP}}))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf14fd1def24bda245430287f2c7dbab7}{ADC\+\_\+\+CFGR\+\_\+\+AWDCH}}(\+\_\+\+CHANNEL\+\_\+)~  ((\+\_\+\+CHANNEL\+\_\+) $<$$<$ 26U)
\begin{DoxyCompactList}\small\item\em Set the Analog Watchdog 1 channel. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa0ec9cb0b5d97ba2d8bfd4fdf1f2a398}{ADC\+\_\+\+CFGR1\+\_\+\+REG\+\_\+\+DISCCONTINUOUS}}(\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+)~  ((\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 16U)
\begin{DoxyCompactList}\small\item\em Enable ADC discontinuous conversion mode for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga36993a7b32f5ec4f4163856f7ba8e8f0}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOOFF}}(\+\_\+\+AUTOOFF\+\_\+)~  ((\+\_\+\+AUTOOFF\+\_\+) $<$$<$ 15U)
\begin{DoxyCompactList}\small\item\em Enable the ADC auto off mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga36fe17d7bad2f7445f201d318779051d}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOWAIT}}(\+\_\+\+AUTOWAIT\+\_\+)~  ((\+\_\+\+AUTOWAIT\+\_\+) $<$$<$ 14U)
\begin{DoxyCompactList}\small\item\em Enable the ADC auto delay mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa6d2333361167e3a510b2dd50f824a80}{ADC\+\_\+\+CFGR1\+\_\+\+CONTINUOUS}}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~  ((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 13U)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga0e446f9c5ff062c2f138636c1ea639a1}{ADC\+\_\+\+CFGR1\+\_\+\+OVERRUN}}(\+\_\+\+OVERRUN\+\_\+\+MODE\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable ADC overrun mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf160864141810a124f506714b47446ca}{ADC\+\_\+\+SCANDIR}}(\+\_\+\+SCAN\+\_\+\+MODE\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode to convert multiple ranks with sequencer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga06cee7979b56d2ad07f024f394522097}{ADC\+\_\+\+CFGR1\+\_\+\+DMACONTREQ}}(\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+)~  ((\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+) $<$$<$ 1U)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa93c21f107b7c38b524cd72b12ec18ac}{ADC\+\_\+\+TRX\+\_\+\+HIGHTHRESHOLD}}(\+\_\+\+Threshold\+\_\+)~  ((\+\_\+\+Threshold\+\_\+) $<$$<$ 16U)
\begin{DoxyCompactList}\small\item\em Configure the analog watchdog high threshold into register TR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga6964dd348041232d34696fd535ad4450}{ADC\+\_\+\+AWD1\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+Threshold\+\_\+)~  ((\+\_\+\+Threshold\+\_\+) $<$$<$ ((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\+\_\+\+CFGR1\+\_\+\+RES}}) $>$$>$ 3U)$\ast$2))
\begin{DoxyCompactList}\small\item\em Shift the AWD threshold in function of the selected ADC resolution. Thresholds have to be left-\/aligned on bit 11, the LSB (right bits) are set to 0. If resolution 12 bits, no shift. If resolution 10 bits, shift of 2 ranks on the left. If resolution 8 bits, shift of 4 ranks on the left. If resolution 6 bits, shift of 6 ranks on the left. therefore, shift = (12 -\/ resolution) = 12 -\/ (12-\/ (((RES\mbox{[}1\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 3)$\ast$2)) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga519de99233de22e355a7702a7dab2f06}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(ADC\+\_\+\+CLOCK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga346d83dd4af81b36a6dbd78c7bf2ff0a}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(RESOLUTION)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad86e7d7e94679a54f66e79b002f936f0}{IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE}}(SCAN\+\_\+\+MODE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa862868aea997c7a9e1c808faee75e6c}{IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga9e0a777b64cb66657c862021cd05ae64}{IS\+\_\+\+ADC\+\_\+\+EOC\+\_\+\+SELECTION}}(EOC\+\_\+\+SELECTION)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga99e2ba194894e94fd851e3852dbbc4eb}{IS\+\_\+\+ADC\+\_\+\+OVERRUN}}(OVR)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa961c34cbbbfe877ec9ab52a12dcf79b}{IS\+\_\+\+ADC\+\_\+\+RANK}}(WATCHDOG)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga331ffc36ba5922efeff033f075e8174d}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+MODE}}(WATCHDOG)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga26fd0ba397566ade5d960ff29bccbc31}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(EVENT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__range__verification_gadee1b27b756df7927be40709e96218c0}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(RESOLUTION,  ADC\+\_\+\+VALUE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank__verification_ga5928a1e9315f798e27220b91f1bae7f2}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}}(RANK)~(((RANK) $>$= (1U)) \&\& ((RANK) $<$= (16U)))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____a_d_c___handle_type_def}{\+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga33ddb73d4880bd425aaa43c5c52bb13a}{HAL\+\_\+\+ADC\+\_\+\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga165940b437c6a8843c6032199adbf0a8}{HAL\+\_\+\+ADC\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\+\_\+\+ADC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga193666e3bde978627c9ee1e2073c69c0}{HAL\+\_\+\+ADC\+\_\+\+Start}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga1b00cb85fc6c0f40fabd02701528711d}{HAL\+\_\+\+ADC\+\_\+\+Stop}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad9c0b5763ab75357407e22d310befc30}{HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}}, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga139d1a4ab69bea84cb39918840e1a64e}{HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Event}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}}, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaeb53035f47a937d54de2164d6c939a04}{HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae44e6d3d0d9c60897daa7ccfd368952c}{HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga7c3ef5532dddebe7fd76bb8f589d11fd}{HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}}, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae113bcf7fc3d8ce07d68403bb5a11560}{HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga421008ca3885339acb12f400958ffbe4}{HAL\+\_\+\+ADC\+\_\+\+Get\+Value}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga28aaa5662eced92c5a4d23d8bd6b29ca}{HAL\+\_\+\+ADC\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\+\_\+\+ADC\+\_\+\+Conv\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\+\_\+\+ADC\+\_\+\+Level\+Out\+Of\+Window\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\+\_\+\+ADC\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}}, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gaebd9d3c15de8c92e92e18ee38d1bd998}{HAL\+\_\+\+ADC\+\_\+\+Analog\+WDGConfig}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}}, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} $\ast$Analog\+WDGConfig)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga894143f0fa1502ac0afa6eae8fdaadcc}{HAL\+\_\+\+ADC\+\_\+\+Get\+State}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga3a546afb96f473f266573783f37ee8af}{HAL\+\_\+\+ADC\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$\mbox{\hyperlink{adc_8h_a62fcafba91cf315db7e0e0c8f22c656f}{hadc}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file containing functions prototypes of ADC HAL library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2016 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

