{
  "section_index": 167,
  "section_id": "3.1.4.4",
  "title": "3.1.4.4 Offset 10h: INTMC – Interrupt Mask Clear",
  "level": 4,
  "pages": {
    "start": 82,
    "end": 82,
    "count": 1
  },
  "content": {
    "text": "This property is used to unmask interrupts when using pin-based interrupts, single message MSI, or multiple\nmessage MSI. When using MSI-X, the interrupt mask table defined as part of MSI-X should be used to\nunmask interrupts. A host shall not access this property when configured for MSI-X; any accesses when\nconfigured for MSI-X is undefined. For interrupt behavior requirements, refer to the Interrupts section of the\nNVMe over PCIe Transport Specification.",
    "tables": [],
    "figures": [
      {
        "id": "figure_82_440",
        "page": 82,
        "bbox": [
          114.0,
          440.0,
          879.0,
          536.0
        ],
        "detected_title": "Figure 40: Offset 10h: INTMC – Interrupt Mask Clear",
        "title": "Figure 40: Offset 10h: INTMC – Interrupt Mask Clear",
        "image_path": "Figure_3_1_4_4_Offset_10h_INTMC_Interrupt_Mask_Clear.png"
      }
    ]
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 1
  }
}