[    8.180165] RTW:   func1: 848fd300 (*)
[    8.180171] RTW: ================
[    8.209553] RTW: HW EFUSE
[    8.209566] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.209598] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.209631] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209664] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209696] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209729] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209762] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209794] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209827] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209860] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209892] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209925] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.209958] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.209990] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.210022] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.210054] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.210086] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.210117] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.210149] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210182] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210214] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210247] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210280] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210312] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210345] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210378] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210410] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210443] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210476] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210508] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210541] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210574] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210616] RTW: hal_com_config_channel_plan chplan:0x20
[    8.294474] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.294488] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.294495] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.294502] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.294509] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.294516] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.294522] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.294528] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.294535] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.295753] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.315824] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.328936] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.344396] RTW: module init ret=0
[    8.971815] RTW: txpath=0x1, rxpath=0x1
[    8.971828] RTW: txpath_1ss:0x1, num:1
[    9.057664] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.743131] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.944033] RTW: start auth
[   10.948686] RTW: auth success, start assoc
[   10.953907] RTW: assoc success
[   10.953999] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.955482] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.955493] RTW: mac_id : 0
[   10.955499] RTW: wireless_mode : 0x0b
[   10.955504] RTW: mimo_type : 0
[   10.955510] RTW: static smps : N
[   10.955516] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.955521] RTW: rate_id : 3
[   10.955528] RTW: rssi : -1 (%), rssi_level : 0
[   10.955534] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.955539] RTW: disable_ra : N, disable_pt : N
[   10.955544] RTW: is_noisy : N
[   10.955550] RTW: txrx_state : 0
[   10.955556] RTW: curr_tx_rate : CCK_1M (L)
[   10.955562] RTW: curr_tx_bw : 20MHz
[   10.955567] RTW: curr_retry_ratio : 0
[   10.955573] RTW: ra_mask : 0x00000000000fffff
[   10.955573] 
[   10.957804] RTW: recv eapol packet 1/4
[   10.958962] RTW: send eapol packet 2/4
[   10.964807] RTW: recv eapol packet 3/4
[   10.965188] RTW: send eapol packet 4/4
[   10.966382] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.966678] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   12.834632] codec_codec_ctl: set repaly channel...
[   12.834670] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.834677] codec_codec_ctl: set sample rate...
[   12.834761] codec_codec_ctl: set device...
[   13.069161] codec_set_device: set device: speaker...
[   22.056512] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   22.056884] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   22.056903] *** PROBE: ISP device allocated successfully: 81124000 ***
[   22.056919] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   22.056925] *** PROBE: ISP device mutex and spinlock initialized ***
[   22.056932] *** PROBE: Event callback structure initialized at 0x85466880 (offset 0xc from isp_dev) ***
[   22.056942] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   22.056949] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   22.056955] *** PROBE: Platform data: c06b7580 ***
[   22.056960] *** PROBE: Platform data validation passed ***
[   22.056966] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   22.056972] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   22.056977] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   22.056982] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   22.056988] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   22.076966] All ISP subdev platform drivers registered successfully
[   22.079462] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   22.079476] *** Registering platform device 0 from platform data ***
[   22.084680] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   22.084696] *** tx_isp_subdev_init: pdev=c06b7278, sd=85f7c000, ops=c06b7880 ***
[   22.084702] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.084709] *** tx_isp_subdev_init: ops=c06b7880, ops->core=c06b78b4 ***
[   22.084715] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   22.084722] *** tx_isp_subdev_init: Set sd->dev=c06b7288, sd->pdev=c06b7278 ***
[   22.084728] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   22.084734] tx_isp_module_init: Module initialized for isp-w01
[   22.084740] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.084746] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   22.084753] tx_isp_subdev_init: platform_get_resource returned c06b7368 for device isp-w01
[   22.084760] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   22.084769] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.084775] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   22.084783] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7278, sd=85f7c000, ourISPdev=81124000 ***
[   22.084790] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81124000 ***
[   22.084796] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   22.084801] *** DEBUG: About to check device name matches ***
[   22.084807] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   22.084814] *** LINKED CSI device: 85f7c000, regs: b0022000 ***
[   22.084820] *** CSI PROBE: Set dev_priv to csi_dev 85f7c000 AFTER subdev_init ***
[   22.084826] *** CSI PROBE: Set host_priv to csi_dev 85f7c000 AFTER subdev_init ***
[   22.084833] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   22.084839] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.084858] *** Platform device 0 (isp-w01) registered successfully ***
[   22.084865] *** Registering platform device 1 from platform data ***
[   22.087346] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   22.087361] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   22.087367] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   22.087373] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   22.087380] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   22.087386] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   22.087391] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   22.087397] *** VIC will operate in FULL mode with complete buffer operations ***
[   22.087402] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   22.087409] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   22.087415] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   22.087421] *** VIC PROBE: Stored vic_dev pointer 85f7c400 in subdev dev_priv ***
[   22.087427] *** VIC PROBE: Set host_priv to vic_dev 85f7c400 for Binary Ninja compatibility ***
[   22.087434] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   22.087440] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   22.087448] *** tx_isp_subdev_init: pdev=c06b7388, sd=85f7c400, ops=c06b7800 ***
[   22.087454] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.087461] *** tx_isp_subdev_init: ops=c06b7800, ops->core=c06b781c ***
[   22.087467] *** tx_isp_subdev_init: ops->core->init=c0682b2c ***
[   22.087474] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[   22.087480] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   22.087486] tx_isp_module_init: Module initialized for isp-w02
[   22.087492] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.087500] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   22.087506] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   22.087516] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=81124000) ***
[   22.087524] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   22.091662] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.091673] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   22.091680] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   22.091688] tx_isp_subdev_init: platform_get_resource returned c06b7470 for device isp-w02
[   22.091696] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   22.091705] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.091711] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.091719] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7388, sd=85f7c400, ourISPdev=81124000 ***
[   22.091726] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[   22.091732] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   22.091737] *** DEBUG: About to check device name matches ***
[   22.091742] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   22.091748] *** DEBUG: Retrieved vic_dev from subdev data: 85f7c400 ***
[   22.091754] *** DEBUG: About to set ourISPdev->vic_dev = 85f7c400 ***
[   22.091760] *** DEBUG: ourISPdev before linking: 81124000 ***
[   22.091766] *** DEBUG: ourISPdev->vic_dev set to: 85f7c400 ***
[   22.091772] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   22.091778] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   22.091784] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   22.091791] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.091796] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   22.091802] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   22.091808] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   22.091831] *** Platform device 1 (isp-w02) registered successfully ***
[   22.091838] *** Registering platform device 2 from platform data ***
[   22.092910] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   22.092926] *** tx_isp_subdev_init: pdev=c06b71a0, sd=85ff3a00, ops=c06b86e4 ***
[   22.092932] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.092939] *** tx_isp_subdev_init: ops=c06b86e4, ops->core=c06b8704 ***
[   22.092945] *** tx_isp_subdev_init: ops->core->init=c068f0f0 ***
[   22.092952] *** tx_isp_subdev_init: Set sd->dev=c06b71b0, sd->pdev=c06b71a0 ***
[   22.092958] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b86e4 ***
[   22.092965] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7880 ***
[   22.092971] tx_isp_module_init: Module initialized for isp-w00
[   22.092977] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.092985] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71a0, sd=85ff3a00, ourISPdev=81124000 ***
[   22.092992] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81124000 ***
[   22.092998] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   22.093004] *** DEBUG: About to check device name matches ***
[   22.093011] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   22.093018] *** VIN PROBE: Set dev_priv to vin_dev 85ff3a00 AFTER subdev_init ***
[   22.093024] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.093042] *** Platform device 2 (isp-w00) registered successfully ***
[   22.093049] *** Registering platform device 3 from platform data ***
[   22.095656] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   22.095671] *** tx_isp_subdev_init: pdev=c06b7060, sd=85ff3c00, ops=c06b7934 ***
[   22.095677] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.095684] *** tx_isp_subdev_init: ops=c06b7934, ops->core=c06be7bc ***
[   22.095690] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.095696] *** tx_isp_subdev_init: Set sd->dev=c06b7070, sd->pdev=c06b7060 ***
[   22.095703] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7934 ***
[   22.095710] *** tx_isp_subdev_init: ops->sensor=c06be7b0, csi_subdev_ops=c06b7880 ***
[   22.095716] tx_isp_module_init: Module initialized for isp-fs
[   22.095721] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.095728] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   22.095734] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   22.095740] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   22.095748] *** FS PROBE: Set dev_priv to fs_dev 85ff3c00 AFTER subdev_init ***
[   22.095754] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   22.095774] *** Platform device 3 (isp-fs) registered successfully ***
[   22.095780] *** Registering platform device 4 from platform data ***
[   22.098352] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   22.098366] *** tx_isp_create_core_device: Creating ISP core device ***
[   22.098376] *** tx_isp_create_core_device: Core device created successfully: 85f7c800 ***
[   22.098382] *** CORE PROBE: Set dev_priv to core_dev 85f7c800 ***
[   22.098388] *** CORE PROBE: Set host_priv to core_dev 85f7c800 - PREVENTS BadVA CRASH ***
[   22.098395] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   22.098402] *** tx_isp_subdev_init: pdev=c06b6f30, sd=85f7c800, ops=c06b7638 ***
[   22.098408] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.098416] *** tx_isp_subdev_init: ops=c06b7638, ops->core=c06b7664 ***
[   22.098421] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.098428] *** tx_isp_subdev_init: Set sd->dev=c06b6f40, sd->pdev=c06b6f30 ***
[   22.098434] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   22.098440] tx_isp_module_init: Module initialized for isp-m0
[   22.098446] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.098454] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   22.098461] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   22.098470] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=81124000) ***
[   22.098479] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   22.106805] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.106816] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   22.106823] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   22.106832] tx_isp_subdev_init: platform_get_resource returned c06b7028 for device isp-m0
[   22.106840] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   22.106850] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.106856] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.106864] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6f30, sd=85f7c800, ourISPdev=81124000 ***
[   22.106871] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81124000 ***
[   22.106876] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   22.106882] *** DEBUG: About to check device name matches ***
[   22.106888] *** DEBUG: CORE device name matched! Setting up Core device ***
[   22.106894] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   22.106902] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106907] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106914] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106920] *** LINKED CORE device: 85f7c800 ***
[   22.106925] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   22.106930] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   22.106937] *** tx_isp_core_device_init: Initializing core device: 85f7c800 ***
[   22.106948] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   22.106954] *** tx_isp_core_device_init: Core device initialized successfully ***
[   22.106959] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   22.106966] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106972] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106978] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106992] *** tx_isp_core_probe: Assigned frame_channels=85f7cc00 to core_dev ***
[   22.106998] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   22.107003] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   22.107009] *** tx_isp_core_probe: Calling sensor_early_init ***
[   22.107014] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   22.107020] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   22.107025] *** tx_isp_core_probe: Core device setup complete ***
[   22.107031] ***   - Core device: 85f7c800 ***
[   22.107036] ***   - Channel count: 6 ***
[   22.107042] ***   - Linked to ISP device: 81124000 ***
[   22.107047] *** tx_isp_core_probe: Initializing core tuning system ***
[   22.107052] isp_core_tuning_init: Initializing tuning data structure
[   22.107064] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   22.107070] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   22.107076] *** SAFE: mode_flag properly initialized using struct member access ***
[   22.107081] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   22.107086] *** tx_isp_core_probe: Set platform driver data ***
[   22.107091] *** tx_isp_core_probe: Set global core device reference ***
[   22.107096] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   22.107102] ***   - Core device: 85f7c800 ***
[   22.107108] ***   - Tuning device: 84d56000 ***
[   22.107113] *** tx_isp_core_probe: Creating frame channel devices ***
[   22.107118] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   22.109424] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   22.115026] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   22.117615] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   22.126048] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   22.126058] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   22.126064] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   22.126070] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   22.126076] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   22.126084] tisp_code_create_tuning_node: Allocated dynamic major 251
[   22.131150] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   22.131160] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   22.131166] *** tx_isp_core_probe: Core probe completed successfully ***
[   22.131187] *** Platform device 4 (isp-m0) registered successfully ***
[   22.131193] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   22.131216] *** Created /proc/jz/isp directory ***
[   22.131224] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   22.131233] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   22.131240] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   22.131246] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684b7c ***
[   22.131254] *** PROC ENTRY FIX: Using ISP device 81124000 instead of VIC device 85f7c400 for isp-w02 ***
[   22.131263] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   22.131270] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   22.131278] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   22.131287] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   22.131297] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   22.131303] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   22.131308] *** Misc device registration handled via main tx-isp device ***
[   22.131314] *** Misc device registration handled via main tx-isp device ***
[   22.131319] *** Misc device registration handled via main tx-isp device ***
[   22.131324] *** Misc device registration handled via main tx-isp device ***
[   22.131330] *** Misc device registration handled via main tx-isp device ***
[   22.131335] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   22.131344] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   22.131352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   22.131357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   22.131364] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f7c400 ***
[   22.131370] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   22.131374] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   22.131382] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131388] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131394] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   22.131400] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   22.131405] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   22.131410] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   22.131416] *** PROBE: Binary Ninja reference implementation complete ***
[   22.133908] *** tx_isp_init: Platform device and driver registered successfully ***
[   25.057550] === gc2053 SENSOR MODULE INIT ===
[   25.068598] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
m[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC80
[    0.000000] [<801adc80>] 0x801adc80
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0 
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090583] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092104] devtmpfs: initialized
[    0.093568] regulator-dummy: no parameters
[    0.093831] NET: Registered protocol family 16
[    0.097227] set gpio strength: 32-2
[    0.097238] set gpio strength: 33-2
[    0.097244] set gpio strength: 34-2
[    0.097250] set gpio strength: 35-2
[    0.097256] set gpio strength: 36-2
[    0.097262] set gpio strength: 37-2
[    0.108135] bio: create slab <bio-0> at 0
[    0.113688] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114831] usbcore: registered new interface driver usbfs
[    0.114994] usbcore: registered new interface driver hub
[    0.115193] usbcore: registered new device driver usb
[    0.115526]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115855] media: Linux media interface: v0.10
[    0.116003] Linux video capture interface: v2.00
[    0.118018] cfg80211: Calling CRDA to update world regulatory domain
[    0.119096] Switching to clocksource jz_clocksource
[    0.121570] dwc2 otg probe start
[    0.121598] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121621] DWC IN OTG MODE
[    0.122387] dwc2 dwc2: Keep PHY ON
[    0.122398] dwc2 dwc2: Using Buffer DMA mode
[    0.122408] dwc2 dwc2: Core Release: 3.00a
[    0.122448] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122478] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123474] hub 1-0:1.0: USB hub found
[    0.123506] hub 1-0:1.0: 1 port detected
[    0.123609] dwc2 dwc2: DWC2 Host Initialized
[    0.123951] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123968] dwc2 otg probe success
[    0.124222] NET: Registered protocol family 2
[    0.124570] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124599] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124618] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124664] TCP: reno registered
[    0.124675] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124692] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124868] NET: Registered protocol family 1
[    0.125153] RPC: Registered named UNIX socket transport module.
[    0.125164] RPC: Registered udp transport module.
[    0.125169] RPC: Registered tcp transport module.
[    0.125174] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125725] freq_udelay_jiffys[0].max_num = 10
[    0.125734] cpufreq 	udelay 	loops_per_jiffy	
[    0.125740] 12000	 59956	 59956	
[    0.125745] 24000	 119913	 119913	
[    0.125750] 60000	 299784	 299784	
[    0.125756] 120000	 599569	 599569	
[    0.125761] 200000	 999282	 999282	
[    0.125767] 300000	 1498924	 1498924	
[    0.125772] 600000	 2997848	 2997848	
[    0.125778] 792000	 3957159	 3957159	
[    0.125783] 1008000	 5036385	 5036385	
[    0.125789] 1200000	 5995696	 5995696	
[    0.136525] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137728] jffs2: version 2.2. © 2001-2006 Red Hat, Inc.
[    0.138298] msgmni has been set to 185
[    0.139689] io scheduler noop registered
[    0.139724] io scheduler cfq registered (default)
[    0.146358] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224882] dwc2 dwc2: ID PIN CHANGED!
[    0.641788] console [ttyS1] enabled
[    0.646074] logger: created 256K log 'log_main'
[    0.652598] jz TCU driver register completed
[    0.657904] the id code = b4018, the flash name is XT25F128B
[    0.663818] JZ SFC Controller for SFC channel 0 driver register
[    0.669968] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676072] Creating 8 MTD partitions on "jz_sfc":
[    0.681166] 0x000000000000-0x000000040000 : "boot"
[    0.687127] 0x000000040000-0x000000048000 : "env"
[    0.693077] 0x000000048000-0x000000080000 : "config"
[    0.699338] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705486] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711790] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718358] 0x000000080000-0x000001000000 : "upgrade"
[    0.724705] 0x000000000000-0x000001000000 : "all"
[    0.730698] SPI NOR MTD LOAD OK
[    0.734270] usbcore: registered new interface driver asix
[    0.740124] usbcore: registered new interface driver cdc_ether
[    0.746347] usbcore: registered new interface driver cdc_ncm
[    0.752294] i2c /dev entries driver
[    0.756740] jz-wdt: watchdog initialized
[    0.761463] TCP: cubic registered
[    0.765887] NET: Registered protocol family 10
[    0.771271] NET: Registered protocol family 17
[    0.777055] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787941] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798316] devtmpfs: mounted
[    0.801770] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.207010] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.070022] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.584599] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.587133] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.587191] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.589915] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.706927] exFAT: Version 1.2.9
[    6.747879] usbcore: registered new interface driver usbserial
[    6.767767] usbcore: registered new interface driver ch341
[    6.770290] usbserial: USB Serial support registered for ch341-uart
[    6.784698] usbcore: registered new interface driver cp210x
[    6.787103] usbserial: USB Serial support registered for cp210x
[    6.812661] request spk en gpio 63 ok!
[    6.812672] jz_codec_register: probe() successful!
[    6.812747] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.812756] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.812773] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.812781] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.219340] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48d5000)
[    7.219632] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48b5000)
[    7.219950] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c1000)
[    7.249739] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.286929] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.289360] Additional GPIO keys device registered with 1 buttons
[    7.299390] The version of PWM driver is H20210412a
[    7.310188] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.789353] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.911584] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.969925] mmc1: new SDIO card at address 0001
[    8.179883] RTW: module init start
[    8.179897] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.179903] RTW: build time: Aug 28 2025 05:46:40
[    8.180125] RTW: == SDIO Card Info ==
[    8.180135] RTW:   card: 84299c00
[    8.180141] RTW:   clock: 24000000 Hz
[    8.180146] RTW:   timing spec: legacy
[    8.180154] RTW:   sd3_bus_mode: FALSE
[    8.180159] RTW:   func num: 1
[    8.180165] RTW:   func1: 848fd300 (*)
[    8.180171] RTW: ================
[    8.209553] RTW: HW EFUSE
[    8.209566] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.209598] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.209631] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209664] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209696] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209729] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209762] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209794] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209827] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209860] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209892] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209925] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.209958] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.209990] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.210022] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.210054] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.210086] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.210117] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.210149] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210182] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210214] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210247] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210280] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210312] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210345] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210378] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210410] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210443] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210476] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210508] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210541] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210574] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.210616] RTW: hal_com_config_channel_plan chplan:0x20
[    8.294474] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.294488] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.294495] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.294502] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.294509] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.294516] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.294522] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.294528] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.294535] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.295753] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.315824] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.328936] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.344396] RTW: module init ret=0
[    8.971815] RTW: txpath=0x1, rxpath=0x1
[    8.971828] RTW: txpath_1ss:0x1, num:1
[    9.057664] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.743131] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.944033] RTW: start auth
[   10.948686] RTW: auth success, start assoc
[   10.953907] RTW: assoc success
[   10.953999] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.955482] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.955493] RTW: mac_id : 0
[   10.955499] RTW: wireless_mode : 0x0b
[   10.955504] RTW: mimo_type : 0
[   10.955510] RTW: static smps : N
[   10.955516] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.955521] RTW: rate_id : 3
[   10.955528] RTW: rssi : -1 (%), rssi_level : 0
[   10.955534] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.955539] RTW: disable_ra : N, disable_pt : N
[   10.955544] RTW: is_noisy : N
[   10.955550] RTW: txrx_state : 0
[   10.955556] RTW: curr_tx_rate : CCK_1M (L)
[   10.955562] RTW: curr_tx_bw : 20MHz
[   10.955567] RTW: curr_retry_ratio : 0
[   10.955573] RTW: ra_mask : 0x00000000000fffff
[   10.955573] 
[   10.957804] RTW: recv eapol packet 1/4
[   10.958962] RTW: send eapol packet 2/4
[   10.964807] RTW: recv eapol packet 3/4
[   10.965188] RTW: send eapol packet 4/4
[   10.966382] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.966678] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   12.834632] codec_codec_ctl: set repaly channel...
[   12.834670] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.834677] codec_codec_ctl: set sample rate...
[   12.834761] codec_codec_ctl: set device...
[   13.069161] codec_set_device: set device: speaker...
[   22.056512] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   22.056884] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   22.056903] *** PROBE: ISP device allocated successfully: 81124000 ***
[   22.056919] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   22.056925] *** PROBE: ISP device mutex and spinlock initialized ***
[   22.056932] *** PROBE: Event callback structure initialized at 0x85466880 (offset 0xc from isp_dev) ***
[   22.056942] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   22.056949] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   22.056955] *** PROBE: Platform data: c06b7580 ***
[   22.056960] *** PROBE: Platform data validation passed ***
[   22.056966] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   22.056972] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   22.056977] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   22.056982] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   22.056988] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   22.076966] All ISP subdev platform drivers registered successfully
[   22.079462] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   22.079476] *** Registering platform device 0 from platform data ***
[   22.084680] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   22.084696] *** tx_isp_subdev_init: pdev=c06b7278, sd=85f7c000, ops=c06b7880 ***
[   22.084702] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.084709] *** tx_isp_subdev_init: ops=c06b7880, ops->core=c06b78b4 ***
[   22.084715] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   22.084722] *** tx_isp_subdev_init: Set sd->dev=c06b7288, sd->pdev=c06b7278 ***
[   22.084728] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   22.084734] tx_isp_module_init: Module initialized for isp-w01
[   22.084740] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.084746] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   22.084753] tx_isp_subdev_init: platform_get_resource returned c06b7368 for device isp-w01
[   22.084760] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   22.084769] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.084775] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   22.084783] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7278, sd=85f7c000, ourISPdev=81124000 ***
[   22.084790] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81124000 ***
[   22.084796] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   22.084801] *** DEBUG: About to check device name matches ***
[   22.084807] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   22.084814] *** LINKED CSI device: 85f7c000, regs: b0022000 ***
[   22.084820] *** CSI PROBE: Set dev_priv to csi_dev 85f7c000 AFTER subdev_init ***
[   22.084826] *** CSI PROBE: Set host_priv to csi_dev 85f7c000 AFTER subdev_init ***
[   22.084833] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   22.084839] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.084858] *** Platform device 0 (isp-w01) registered successfully ***
[   22.084865] *** Registering platform device 1 from platform data ***
[   22.087346] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   22.087361] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   22.087367] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   22.087373] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   22.087380] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   22.087386] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   22.087391] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   22.087397] *** VIC will operate in FULL mode with complete buffer operations ***
[   22.087402] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   22.087409] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   22.087415] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   22.087421] *** VIC PROBE: Stored vic_dev pointer 85f7c400 in subdev dev_priv ***
[   22.087427] *** VIC PROBE: Set host_priv to vic_dev 85f7c400 for Binary Ninja compatibility ***
[   22.087434] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   22.087440] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   22.087448] *** tx_isp_subdev_init: pdev=c06b7388, sd=85f7c400, ops=c06b7800 ***
[   22.087454] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.087461] *** tx_isp_subdev_init: ops=c06b7800, ops->core=c06b781c ***
[   22.087467] *** tx_isp_subdev_init: ops->core->init=c0682b2c ***
[   22.087474] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[   22.087480] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   22.087486] tx_isp_module_init: Module initialized for isp-w02
[   22.087492] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.087500] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   22.087506] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   22.087516] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=81124000) ***
[   22.087524] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   22.091662] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.091673] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   22.091680] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   22.091688] tx_isp_subdev_init: platform_get_resource returned c06b7470 for device isp-w02
[   22.091696] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   22.091705] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.091711] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.091719] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7388, sd=85f7c400, ourISPdev=81124000 ***
[   22.091726] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[   22.091732] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   22.091737] *** DEBUG: About to check device name matches ***
[   22.091742] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   22.091748] *** DEBUG: Retrieved vic_dev from subdev data: 85f7c400 ***
[   22.091754] *** DEBUG: About to set ourISPdev->vic_dev = 85f7c400 ***
[   22.091760] *** DEBUG: ourISPdev before linking: 81124000 ***
[   22.091766] *** DEBUG: ourISPdev->vic_dev set to: 85f7c400 ***
[   22.091772] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   22.091778] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   22.091784] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   22.091791] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.091796] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   22.091802] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   22.091808] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   22.091831] *** Platform device 1 (isp-w02) registered successfully ***
[   22.091838] *** Registering platform device 2 from platform data ***
[   22.092910] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   22.092926] *** tx_isp_subdev_init: pdev=c06b71a0, sd=85ff3a00, ops=c06b86e4 ***
[   22.092932] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.092939] *** tx_isp_subdev_init: ops=c06b86e4, ops->core=c06b8704 ***
[   22.092945] *** tx_isp_subdev_init: ops->core->init=c068f0f0 ***
[   22.092952] *** tx_isp_subdev_init: Set sd->dev=c06b71b0, sd->pdev=c06b71a0 ***
[   22.092958] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b86e4 ***
[   22.092965] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7880 ***
[   22.092971] tx_isp_module_init: Module initialized for isp-w00
[   22.092977] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.092985] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71a0, sd=85ff3a00, ourISPdev=81124000 ***
[   22.092992] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81124000 ***
[   22.092998] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   22.093004] *** DEBUG: About to check device name matches ***
[   22.093011] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   22.093018] *** VIN PROBE: Set dev_priv to vin_dev 85ff3a00 AFTER subdev_init ***
[   22.093024] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.093042] *** Platform device 2 (isp-w00) registered successfully ***
[   22.093049] *** Registering platform device 3 from platform data ***
[   22.095656] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   22.095671] *** tx_isp_subdev_init: pdev=c06b7060, sd=85ff3c00, ops=c06b7934 ***
[   22.095677] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.095684] *** tx_isp_subdev_init: ops=c06b7934, ops->core=c06be7bc ***
[   22.095690] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.095696] *** tx_isp_subdev_init: Set sd->dev=c06b7070, sd->pdev=c06b7060 ***
[   22.095703] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7934 ***
[   22.095710] *** tx_isp_subdev_init: ops->sensor=c06be7b0, csi_subdev_ops=c06b7880 ***
[   22.095716] tx_isp_module_init: Module initialized for isp-fs
[   22.095721] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.095728] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   22.095734] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   22.095740] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   22.095748] *** FS PROBE: Set dev_priv to fs_dev 85ff3c00 AFTER subdev_init ***
[   22.095754] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   22.095774] *** Platform device 3 (isp-fs) registered successfully ***
[   22.095780] *** Registering platform device 4 from platform data ***
[   22.098352] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   22.098366] *** tx_isp_create_core_device: Creating ISP core device ***
[   22.098376] *** tx_isp_create_core_device: Core device created successfully: 85f7c800 ***
[   22.098382] *** CORE PROBE: Set dev_priv to core_dev 85f7c800 ***
[   22.098388] *** CORE PROBE: Set host_priv to core_dev 85f7c800 - PREVENTS BadVA CRASH ***
[   22.098395] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   22.098402] *** tx_isp_subdev_init: pdev=c06b6f30, sd=85f7c800, ops=c06b7638 ***
[   22.098408] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.098416] *** tx_isp_subdev_init: ops=c06b7638, ops->core=c06b7664 ***
[   22.098421] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.098428] *** tx_isp_subdev_init: Set sd->dev=c06b6f40, sd->pdev=c06b6f30 ***
[   22.098434] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   22.098440] tx_isp_module_init: Module initialized for isp-m0
[   22.098446] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.098454] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   22.098461] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   22.098470] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=81124000) ***
[   22.098479] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   22.106805] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.106816] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   22.106823] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   22.106832] tx_isp_subdev_init: platform_get_resource returned c06b7028 for device isp-m0
[   22.106840] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   22.106850] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.106856] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.106864] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6f30, sd=85f7c800, ourISPdev=81124000 ***
[   22.106871] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81124000 ***
[   22.106876] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   22.106882] *** DEBUG: About to check device name matches ***
[   22.106888] *** DEBUG: CORE device name matched! Setting up Core device ***
[   22.106894] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   22.106902] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106907] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106914] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106920] *** LINKED CORE device: 85f7c800 ***
[   22.106925] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   22.106930] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   22.106937] *** tx_isp_core_device_init: Initializing core device: 85f7c800 ***
[   22.106948] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   22.106954] *** tx_isp_core_device_init: Core device initialized successfully ***
[   22.106959] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   22.106966] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106972] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106978] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106992] *** tx_isp_core_probe: Assigned frame_channels=85f7cc00 to core_dev ***
[   22.106998] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   22.107003] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   22.107009] *** tx_isp_core_probe: Calling sensor_early_init ***
[   22.107014] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   22.107020] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   22.107025] *** tx_isp_core_probe: Core device setup complete ***
[   22.107031] ***   - Core device: 85f7c800 ***
[   22.107036] ***   - Channel count: 6 ***
[   22.107042] ***   - Linked to ISP device: 81124000 ***
[   22.107047] *** tx_isp_core_probe: Initializing core tuning system ***
[   22.107052] isp_core_tuning_init: Initializing tuning data structure
[   22.107064] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   22.107070] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   22.107076] *** SAFE: mode_flag properly initialized using struct member access ***
[   22.107081] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   22.107086] *** tx_isp_core_probe: Set platform driver data ***
[   22.107091] *** tx_isp_core_probe: Set global core device reference ***
[   22.107096] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   22.107102] ***   - Core device: 85f7c800 ***
[   22.107108] ***   - Tuning device: 84d56000 ***
[   22.107113] *** tx_isp_core_probe: Creating frame channel devices ***
[   22.107118] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   22.109424] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   22.115026] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   22.117615] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   22.126048] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   22.126058] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   22.126064] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   22.126070] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   22.126076] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   22.126084] tisp_code_create_tuning_node: Allocated dynamic major 251
[   22.131150] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   22.131160] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   22.131166] *** tx_isp_core_probe: Core probe completed successfully ***
[   22.131187] *** Platform device 4 (isp-m0) registered successfully ***
[   22.131193] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   22.131216] *** Created /proc/jz/isp directory ***
[   22.131224] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   22.131233] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   22.131240] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   22.131246] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684b7c ***
[   22.131254] *** PROC ENTRY FIX: Using ISP device 81124000 instead of VIC device 85f7c400 for isp-w02 ***
[   22.131263] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   22.131270] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   22.131278] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   22.131287] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   22.131297] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   22.131303] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   22.131308] *** Misc device registration handled via main tx-isp device ***
[   22.131314] *** Misc device registration handled via main tx-isp device ***
[   22.131319] *** Misc device registration handled via main tx-isp device ***
[   22.131324] *** Misc device registration handled via main tx-isp device ***
[   22.131330] *** Misc device registration handled via main tx-isp device ***
[   22.131335] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   22.131344] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   22.131352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   22.131357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   22.131364] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f7c400 ***
[   22.131370] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   22.131374] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   22.131382] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131388] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131394] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   22.131400] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   22.131405] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   22.131410] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   22.131416] *** PROBE: Binary Ninja reference implementation complete ***
[   22.133908] *** tx_isp_init: Platform device and driver registered successfully ***
[   25.057550] === gc2053 SENSOR MODULE INIT ===
[   25.068598] gc2053 I2C driver registered, waiting for device creation by ISP
[   27.244163] ISP opened successfully
[   27.244497] ISP IOCTL: cmd=0x805056c1 arg=0x77dddd60
[   27.244511] subdev_sensor_ops_ioctl: cmd=0x2000000
[   27.244517] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   27.244523] *** Creating I2C sensor device on adapter 0 ***
[   27.244532] *** Creating I2C device: gc2053 at 0x37 ***
[   27.244537] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   27.244545] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   27.244551] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   27.251973] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   27.259349] === GC2053 SENSOR PROBE START ===
[   27.259365] sensor_probe: client=8557ee00, addr=0x37, adapter=84074c10 (i2c0)
[   27.259371] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   27.259377] Requesting reset GPIO 18
[   27.259385] GPIO reset sequence: HIGH -> LOW -> HIGH
[   27.489152] GPIO reset sequence completed successfully
[   27.489164] === GPIO INITIALIZATION COMPLETE ===
[   27.489175] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   27.489190] sensor_probe: data_interface=1, sensor_max_fps=30
[   27.489196] sensor_probe: MIPI 30fps
[   27.489203] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   27.489210] *** tx_isp_subdev_init: pdev=c06e1168, sd=8470d400, ops=c06e1248 ***
[   27.489217] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   27.489224] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   27.489230] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   27.489236] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   27.489243] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   27.489249] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   27.489256] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=8470d400 ***
[   27.489263] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   27.489268] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   27.489274] tx_isp_module_init: Module initialized for (null)
[   27.489280] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   27.489288] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=8470d400, ourISPdev=81124000 ***
[   27.489296] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[   27.489301] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   27.489306] *** DEBUG: About to check device name matches ***
[   27.489313] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   27.489320] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   27.489326] *** SENSOR subdev: 8470d400, ops: c06e1248 ***
[   27.489332] *** SENSOR ops->sensor: c06e125c ***
[   27.489337] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   27.489343] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   27.489418] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.489426] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   27.489432] sensor_probe: I2C client association complete
[   27.489441]   sd=8470d400, client=8557ee00, addr=0x37, adapter=i2c0
[   27.489446] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   27.489454] sensor_read: reg=0xf0, client=8557ee00, adapter=i2c0, addr=0x37
[   27.490232] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   27.490244] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   27.490250] *** SUCCESS: I2C communication working after GPIO reset! ***
[   27.490260] sensor_read: reg=0xf1, client=8557ee00, adapter=i2c0, addr=0x37
[   27.490747] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   27.490754] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   27.490759] === I2C COMMUNICATION TEST COMPLETE ===
[   27.490767] Registering gc2053 with ISP framework (sd=8470d400, sensor=8470d400)
[   27.490773] gc2053 registered with ISP framework successfully
[   27.490793] *** MIPS-SAFE: I2C device created successfully at 0x8557ee00 ***
[   27.490800] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   27.490806] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   27.490813] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   27.490820] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   27.490860] ISP IOCTL: cmd=0xc050561a arg=0x7fe75048
[   27.490866] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   27.490873] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   27.490881] ISP IOCTL: cmd=0xc050561a arg=0x7fe75048
[   27.490886] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   27.490892] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   27.490900] ISP IOCTL: cmd=0xc0045627 arg=0x7fe750a0
[   27.490911] ISP IOCTL: cmd=0x800856d5 arg=0x7fe75098
[   27.490916] TX_ISP_GET_BUF: IOCTL handler called
[   27.490923] TX_ISP_GET_BUF: core_dev=85f7c800, isp_dev=81124000
[   27.490929] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   27.490936] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   22.087434] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   22.087440] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   22.087448] *** tx_isp_subdev_init: pdev=c06b7388, sd=85f7c400, ops=c06b7800 ***
[   22.087454] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.087461] *** tx_isp_subdev_init: ops=c06b7800, ops->core=c06b781c ***
[   22.087467] *** tx_isp_subdev_init: ops->core->init=c0682b2c ***
[   22.087474] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[   22.087480] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   22.087486] tx_isp_module_init: Module initialized for isp-w02
[   22.087492] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.087500] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   22.087506] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   22.087516] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=81124000) ***
[   22.087524] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   22.091662] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.091673] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   22.091680] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   22.091688] tx_isp_subdev_init: platform_get_resource returned c06b7470 for device isp-w02
[   22.091696] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   22.091705] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.091711] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.091719] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7388, sd=85f7c400, ourISPdev=81124000 ***
[   22.091726] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[   22.091732] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   22.091737] *** DEBUG: About to check device name matches ***
[   22.091742] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   22.091748] *** DEBUG: Retrieved vic_dev from subdev data: 85f7c400 ***
[   22.091754] *** DEBUG: About to set ourISPdev->vic_dev = 85f7c400 ***
[   22.091760] *** DEBUG: ourISPdev before linking: 81124000 ***
[   22.091766] *** DEBUG: ourISPdev->vic_dev set to: 85f7c400 ***
[   22.091772] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   22.091778] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   22.091784] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   22.091791] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.091796] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   22.091802] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   22.091808] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   22.091831] *** Platform device 1 (isp-w02) registered successfully ***
[   22.091838] *** Registering platform device 2 from platform data ***
[   22.092910] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   22.092926] *** tx_isp_subdev_init: pdev=c06b71a0, sd=85ff3a00, ops=c06b86e4 ***
[   22.092932] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.092939] *** tx_isp_subdev_init: ops=c06b86e4, ops->core=c06b8704 ***
[   22.092945] *** tx_isp_subdev_init: ops->core->init=c068f0f0 ***
[   22.092952] *** tx_isp_subdev_init: Set sd->dev=c06b71b0, sd->pdev=c06b71a0 ***
[   22.092958] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b86e4 ***
[   22.092965] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7880 ***
[   22.092971] tx_isp_module_init: Module initialized for isp-w00
[   22.092977] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.092985] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71a0, sd=85ff3a00, ourISPdev=81124000 ***
[   22.092992] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81124000 ***
[   22.092998] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   22.093004] *** DEBUG: About to check device name matches ***
[   22.093011] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   22.093018] *** VIN PROBE: Set dev_priv to vin_dev 85ff3a00 AFTER subdev_init ***
[   22.093024] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.093042] *** Platform device 2 (isp-w00) registered successfully ***
[   22.093049] *** Registering platform device 3 from platform data ***
[   22.095656] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   22.095671] *** tx_isp_subdev_init: pdev=c06b7060, sd=85ff3c00, ops=c06b7934 ***
[   22.095677] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.095684] *** tx_isp_subdev_init: ops=c06b7934, ops->core=c06be7bc ***
[   22.095690] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.095696] *** tx_isp_subdev_init: Set sd->dev=c06b7070, sd->pdev=c06b7060 ***
[   22.095703] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7934 ***
[   22.095710] *** tx_isp_subdev_init: ops->sensor=c06be7b0, csi_subdev_ops=c06b7880 ***
[   22.095716] tx_isp_module_init: Module initialized for isp-fs
[   22.095721] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.095728] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   22.095734] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   22.095740] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   22.095748] *** FS PROBE: Set dev_priv to fs_dev 85ff3c00 AFTER subdev_init ***
[   22.095754] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   22.095774] *** Platform device 3 (isp-fs) registered successfully ***
[   22.095780] *** Registering platform device 4 from platform data ***
[   22.098352] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   22.098366] *** tx_isp_create_core_device: Creating ISP core device ***
[   22.098376] *** tx_isp_create_core_device: Core device created successfully: 85f7c800 ***
[   22.098382] *** CORE PROBE: Set dev_priv to core_dev 85f7c800 ***
[   22.098388] *** CORE PROBE: Set host_priv to core_dev 85f7c800 - PREVENTS BadVA CRASH ***
[   22.098395] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   22.098402] *** tx_isp_subdev_init: pdev=c06b6f30, sd=85f7c800, ops=c06b7638 ***
[   22.098408] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   22.098416] *** tx_isp_subdev_init: ops=c06b7638, ops->core=c06b7664 ***
[   22.098421] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.098428] *** tx_isp_subdev_init: Set sd->dev=c06b6f40, sd->pdev=c06b6f30 ***
[   22.098434] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   22.098440] tx_isp_module_init: Module initialized for isp-m0
[   22.098446] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.098454] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   22.098461] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   22.098470] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=81124000) ***
[   22.098479] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   22.106805] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.106816] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   22.106823] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   22.106832] tx_isp_subdev_init: platform_get_resource returned c06b7028 for device isp-m0
[   22.106840] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   22.106850] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   22.106856] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   22.106864] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6f30, sd=85f7c800, ourISPdev=81124000 ***
[   22.106871] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81124000 ***
[   22.106876] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   22.106882] *** DEBUG: About to check device name matches ***
[   22.106888] *** DEBUG: CORE device name matched! Setting up Core device ***
[   22.106894] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   22.106902] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106907] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106914] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106920] *** LINKED CORE device: 85f7c800 ***
[   22.106925] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   22.106930] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   22.106937] *** tx_isp_core_device_init: Initializing core device: 85f7c800 ***
[   22.106948] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   22.106954] *** tx_isp_core_device_init: Core device initialized successfully ***
[   22.106959] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   22.106966] *** tx_isp_link_core_device: Linking core device 85f7c800 to ISP device 81124000 ***
[   22.106972] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.106978] *** Core subdev already registered at slot 2: 85f7c800 ***
[   22.106992] *** tx_isp_core_probe: Assigned frame_channels=85f7cc00 to core_dev ***
[   22.106998] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   22.107003] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   22.107009] *** tx_isp_core_probe: Calling sensor_early_init ***
[   22.107014] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   22.107020] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   22.107025] *** tx_isp_core_probe: Core device setup complete ***
[   22.107031] ***   - Core device: 85f7c800 ***
[   22.107036] ***   - Channel count: 6 ***
[   22.107042] ***   - Linked to ISP device: 81124000 ***
[   22.107047] *** tx_isp_core_probe: Initializing core tuning system ***
[   22.107052] isp_core_tuning_init: Initializing tuning data structure
[   22.107064] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   22.107070] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   22.107076] *** SAFE: mode_flag properly initialized using struct member access ***
[   22.107081] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   22.107086] *** tx_isp_core_probe: Set platform driver data ***
[   22.107091] *** tx_isp_core_probe: Set global core device reference ***
[   22.107096] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   22.107102] ***   - Core device: 85f7c800 ***
[   22.107108] ***   - Tuning device: 84d56000 ***
[   22.107113] *** tx_isp_core_probe: Creating frame channel devices ***
[   22.107118] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   22.109424] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   22.115026] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   22.117615] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   22.126048] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   22.126058] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   22.126064] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   22.126070] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   22.126076] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   22.126084] tisp_code_create_tuning_node: Allocated dynamic major 251
[   22.131150] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   22.131160] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   22.131166] *** tx_isp_core_probe: Core probe completed successfully ***
[   22.131187] *** Platform device 4 (isp-m0) registered successfully ***
[   22.131193] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   22.131216] *** Created /proc/jz/isp directory ***
[   22.131224] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   22.131233] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   22.131240] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   22.131246] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684b7c ***
[   22.131254] *** PROC ENTRY FIX: Using ISP device 81124000 instead of VIC device 85f7c400 for isp-w02 ***
[   22.131263] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   22.131270] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   22.131278] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   22.131287] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   22.131297] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   22.131303] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   22.131308] *** Misc device registration handled via main tx-isp device ***
[   22.131314] *** Misc device registration handled via main tx-isp device ***
[   22.131319] *** Misc device registration handled via main tx-isp device ***
[   22.131324] *** Misc device registration handled via main tx-isp device ***
[   22.131330] *** Misc device registration handled via main tx-isp device ***
[   22.131335] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   22.131344] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   22.131352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   22.131357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   22.131364] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f7c400 ***
[   22.131370] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   22.131374] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   22.131382] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131388] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   22.131394] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   22.131400] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   22.131405] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   22.131410] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   22.131416] *** PROBE: Binary Ninja reference implementation complete ***
[   22.133908] *** tx_isp_init: Platform device and driver registered successfully ***
[   25.057550] === gc2053 SENSOR MODULE INIT ===
[   25.068598] gc2053 I2C driver registered, waiting for device creation by ISP
[   27.244163] ISP opened successfully
[   27.244497] ISP IOCTL: cmd=0x805056c1 arg=0x77dddd60
[   27.244511] subdev_sensor_ops_ioctl: cmd=0x2000000
[   27.244517] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   27.244523] *** Creating I2C sensor device on adapter 0 ***
[   27.244532] *** Creating I2C device: gc2053 at 0x37 ***
[   27.244537] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   27.244545] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   27.244551] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   27.251973] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   27.259349] === GC2053 SENSOR PROBE START ===
[   27.259365] sensor_probe: client=8557ee00, addr=0x37, adapter=84074c10 (i2c0)
[   27.259371] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   27.259377] Requesting reset GPIO 18
[   27.259385] GPIO reset sequence: HIGH -> LOW -> HIGH
[   27.489152] GPIO reset sequence completed successfully
[   27.489164] === GPIO INITIALIZATION COMPLETE ===
[   27.489175] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   27.489190] sensor_probe: data_interface=1, sensor_max_fps=30
[   27.489196] sensor_probe: MIPI 30fps
[   27.489203] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   27.489210] *** tx_isp_subdev_init: pdev=c06e1168, sd=8470d400, ops=c06e1248 ***
[   27.489217] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   27.489224] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   27.489230] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   27.489236] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   27.489243] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   27.489249] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   27.489256] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=8470d400 ***
[   27.489263] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   27.489268] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   27.489274] tx_isp_module_init: Module initialized for (null)
[   27.489280] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   27.489288] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=8470d400, ourISPdev=81124000 ***
[   27.489296] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[   27.489301] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   27.489306] *** DEBUG: About to check device name matches ***
[   27.489313] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   27.489320] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   27.489326] *** SENSOR subdev: 8470d400, ops: c06e1248 ***
[   27.489332] *** SENSOR ops->sensor: c06e125c ***
[   27.489337] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   27.489343] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   27.489418] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.489426] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   27.489432] sensor_probe: I2C client association complete
[   27.489441]   sd=8470d400, client=8557ee00, addr=0x37, adapter=i2c0
[   27.489446] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   27.489454] sensor_read: reg=0xf0, client=8557ee00, adapter=i2c0, addr=0x37
[   27.490232] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   27.490244] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   27.490250] *** SUCCESS: I2C communication working after GPIO reset! ***
[   27.490260] sensor_read: reg=0xf1, client=8557ee00, adapter=i2c0, addr=0x37
[   27.490747] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   27.490754] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   27.490759] === I2C COMMUNICATION TEST COMPLETE ===
[   27.490767] Registering gc2053 with ISP framework (sd=8470d400, sensor=8470d400)
[   27.490773] gc2053 registered with ISP framework successfully
[   27.490793] *** MIPS-SAFE: I2C device created successfully at 0x8557ee00 ***
[   27.490800] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   27.490806] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   27.490813] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   27.490820] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   27.490860] ISP IOCTL: cmd=0xc050561a arg=0x7fe75048
[   27.490866] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   27.490873] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   27.490881] ISP IOCTL: cmd=0xc050561a arg=0x7fe75048
[   27.490886] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   27.490892] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   27.490900] ISP IOCTL: cmd=0xc0045627 arg=0x7fe750a0
[   27.490911] ISP IOCTL: cmd=0x800856d5 arg=0x7fe75098
[   27.490916] TX_ISP_GET_BUF: IOCTL handler called
[   27.490923] TX_ISP_GET_BUF: core_dev=85f7c800, isp_dev=81124000
[   27.490929] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   27.490936] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   27.572857] ISP IOCTL: cmd=0x800856d4 arg=0x7fe75098
[   27.572871] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   27.573104] ISP IOCTL: cmd=0x40045626 arg=0x7fe750b0
[   27.573117] subdev_sensor_ops_ioctl: cmd=0x2000003
[   27.573123] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   27.573130] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   27.573135] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   27.573144] ISP IOCTL: cmd=0x80045612 arg=0x0
[   27.573151] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   27.573156] === ISP Subdevice Array Status ===
[   27.573164]   [0]: isp-w01 (sd=85f7c000)
[   27.573171]   [1]: isp-w02 (sd=85f7c400)
[   27.573178]   [2]: isp-m0 (sd=85f7c800)
[   27.573184]   [3]: gc2053 (sd=8470d400)
[   27.573190]   [4]: (empty)
[   27.573196]   [5]: gc2053 (sd=8470d400)
[   27.573201]   [6]: (empty)
[   27.573206]   [7]: (empty)
[   27.573211]   [8]: (empty)
[   27.573216]   [9]: (empty)
[   27.573221]   [10]: (empty)
[   27.573226]   [11]: (empty)
[   27.573231]   [12]: (empty)
[   27.573236]   [13]: (empty)
[   27.573241]   [14]: (empty)
[   27.573246]   [15]: (empty)
[   27.573250] === End Subdevice Array ===
[   27.573256] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   27.573261] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   27.573267] *** ispcore_activate_module: Fixed for our struct layouts ***
[   27.573272] *** VIC device in state 1, proceeding with activation ***
[   27.573279] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   27.573284] *** SUBDEVICE VALIDATION SECTION ***
[   27.573289] VIC device state set to 2 (activated)
[   27.573294] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   27.573299] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   27.573304] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   27.573310] *** SUBDEVICE INITIALIZATION LOOP ***
[   27.573315] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   27.573321] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   27.573328] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.573336] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   27.573343] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   27.573353] sensor_write: reg=0xfe val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.573678] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.573686] sensor_write_array: reg[1] 0xfe=0x80 OK
[   27.573694] sensor_write: reg=0xfe val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.582170] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.582182] sensor_write_array: reg[2] 0xfe=0x80 OK
[   27.582192] sensor_write: reg=0xfe val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.582510] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.582516] sensor_write_array: reg[3] 0xfe=0x80 OK
[   27.582525] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.582841] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.582848] sensor_write_array: reg[4] 0xfe=0x00 OK
[   27.582856] sensor_write: reg=0xf2 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.583187] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   27.583194] sensor_write_array: reg[5] 0xf2=0x00 OK
[   27.583203] sensor_write: reg=0xf3 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.587210] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   27.587222] sensor_write_array: reg[6] 0xf3=0x00 OK
[   27.587302] sensor_write: reg=0xf4 val=0x36, client=8557ee00, adapter=i2c0, addr=0x37
[   27.587731] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   27.587741] sensor_write_array: reg[7] 0xf4=0x36 OK
[   27.587750] sensor_write: reg=0xf5 val=0xc0, client=8557ee00, adapter=i2c0, addr=0x37
[   27.588062] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   27.588068] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   27.588077] sensor_write: reg=0xf6 val=0x44, client=8557ee00, adapter=i2c0, addr=0x37
[   27.588388] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   27.588395] sensor_write_array: reg[9] 0xf6=0x44 OK
[   27.588403] sensor_write: reg=0xf7 val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.588719] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   27.588726] sensor_write_array: reg[10] 0xf7=0x01 OK
[   27.588735] sensor_write: reg=0xf8 val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.589048] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   27.589056] sensor_write: reg=0xf9 val=0x40, client=8557ee00, adapter=i2c0, addr=0x37
[   27.589360] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   27.589370] sensor_write: reg=0xfc val=0x8e, client=8557ee00, adapter=i2c0, addr=0x37
[   27.589684] sensor_write: reg=0xfc val=0x8e SUCCESS
[   27.589692] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.590006] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.590015] sensor_write: reg=0x87 val=0x18, client=8557ee00, adapter=i2c0, addr=0x37
[   27.590322] sensor_write: reg=0x87 val=0x18 SUCCESS
[   27.590334] sensor_write: reg=0xee val=0x30, client=8557ee00, adapter=i2c0, addr=0x37
[   27.590652] sensor_write: reg=0xee val=0x30 SUCCESS
[   27.590661] sensor_write: reg=0xd0 val=0xb7, client=8557ee00, adapter=i2c0, addr=0x37
[   27.597320] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   27.597335] sensor_write: reg=0x03 val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.597652] sensor_write: reg=0x03 val=0x04 SUCCESS
[   27.597662] sensor_write: reg=0x04 val=0x60, client=8557ee00, adapter=i2c0, addr=0x37
[   27.597980] sensor_write: reg=0x04 val=0x60 SUCCESS
[   27.597988] sensor_write: reg=0x05 val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.598302] sensor_write: reg=0x05 val=0x04 SUCCESS
[   27.598311] sensor_write: reg=0x06 val=0x4c, client=8557ee00, adapter=i2c0, addr=0x37
[   27.598634] sensor_write: reg=0x06 val=0x4c SUCCESS
[   27.598643] sensor_write: reg=0x07 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.598957] sensor_write: reg=0x07 val=0x00 SUCCESS
[   27.598965] sensor_write: reg=0x08 val=0x11, client=8557ee00, adapter=i2c0, addr=0x37
[   27.599266] sensor_write: reg=0x08 val=0x11 SUCCESS
[   27.599277] sensor_write: reg=0x09 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.599592] sensor_write: reg=0x09 val=0x00 SUCCESS
[   27.599601] sensor_write: reg=0x0a val=0x02, client=8557ee00, adapter=i2c0, addr=0x37
[   27.599912] sensor_write: reg=0x0a val=0x02 SUCCESS
[   27.599920] sensor_write: reg=0x0b val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.600232] sensor_write: reg=0x0b val=0x00 SUCCESS
[   27.600240] sensor_write: reg=0x0c val=0x02, client=8557ee00, adapter=i2c0, addr=0x37
[   27.600552] sensor_write: reg=0x0c val=0x02 SUCCESS
[   27.600561] sensor_write: reg=0x0d val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.600874] sensor_write: reg=0x0d val=0x04 SUCCESS
[   27.600882] sensor_write: reg=0x0e val=0x40, client=8557ee00, adapter=i2c0, addr=0x37
[   27.601195] sensor_write: reg=0x0e val=0x40 SUCCESS
[   27.601204] sensor_write: reg=0x12 val=0xe2, client=8557ee00, adapter=i2c0, addr=0x37
[   27.601516] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   27.601525] sensor_write: reg=0x13 val=0x16, client=8557ee00, adapter=i2c0, addr=0x37
[   27.601838] sensor_write: reg=0x13 val=0x16 SUCCESS
[   27.601846] sensor_write: reg=0x19 val=0x0a, client=8557ee00, adapter=i2c0, addr=0x37
[   27.602159] sensor_write: reg=0x19 val=0x0a SUCCESS
[   27.602167] sensor_write: reg=0x21 val=0x1c, client=8557ee00, adapter=i2c0, addr=0x37
[   27.607432] sensor_write: reg=0x21 val=0x1c SUCCESS
[   27.607447] sensor_write: reg=0x28 val=0x0a, client=8557ee00, adapter=i2c0, addr=0x37
[   27.607771] sensor_write: reg=0x28 val=0x0a SUCCESS
[   27.607780] sensor_write: reg=0x29 val=0x24, client=8557ee00, adapter=i2c0, addr=0x37
[   27.608096] sensor_write: reg=0x29 val=0x24 SUCCESS
[   27.608104] sensor_write: reg=0x2b val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.608418] sensor_write: reg=0x2b val=0x04 SUCCESS
[   27.608426] sensor_write: reg=0x32 val=0xf8, client=8557ee00, adapter=i2c0, addr=0x37
[   27.608740] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   27.608748] sensor_write: reg=0x37 val=0x03, client=8557ee00, adapter=i2c0, addr=0x37
[   27.609061] sensor_write: reg=0x37 val=0x03 SUCCESS
[   27.609069] sensor_write: reg=0x39 val=0x15, client=8557ee00, adapter=i2c0, addr=0x37
[   27.609409] sensor_write: reg=0x39 val=0x15 SUCCESS
[   27.609418] sensor_write: reg=0x43 val=0x07, client=8557ee00, adapter=i2c0, addr=0x37
[   27.609734] sensor_write: reg=0x43 val=0x07 SUCCESS
[   27.609743] sensor_write: reg=0x44 val=0x40, client=8557ee00, adapter=i2c0, addr=0x37
[   27.610056] sensor_write: reg=0x44 val=0x40 SUCCESS
[   27.610065] sensor_write: reg=0x46 val=0x0b, client=8557ee00, adapter=i2c0, addr=0x37
[   27.610378] sensor_write: reg=0x46 val=0x0b SUCCESS
[   27.610387] sensor_write: reg=0x4b val=0x20, client=8557ee00, adapter=i2c0, addr=0x37
[   27.610700] sensor_write: reg=0x4b val=0x20 SUCCESS
[   27.610708] sensor_write: reg=0x4e val=0x08, client=8557ee00, adapter=i2c0, addr=0x37
[   27.611021] sensor_write: reg=0x4e val=0x08 SUCCESS
[   27.611030] sensor_write: reg=0x55 val=0x20, client=8557ee00, adapter=i2c0, addr=0x37
[   27.611342] sensor_write: reg=0x55 val=0x20 SUCCESS
[   27.611351] sensor_write: reg=0x66 val=0x05, client=8557ee00, adapter=i2c0, addr=0x37
[   27.611664] sensor_write: reg=0x66 val=0x05 SUCCESS
[   27.611672] sensor_write: reg=0x67 val=0x05, client=8557ee00, adapter=i2c0, addr=0x37
[   27.611985] sensor_write: reg=0x67 val=0x05 SUCCESS
[   27.611993] sensor_write: reg=0x77 val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.617546] sensor_write: reg=0x77 val=0x01 SUCCESS
[   27.617560] sensor_write: reg=0x78 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.617879] sensor_write: reg=0x78 val=0x00 SUCCESS
[   27.617888] sensor_write: reg=0x7c val=0x93, client=8557ee00, adapter=i2c0, addr=0x37
[   27.618205] sensor_write: reg=0x7c val=0x93 SUCCESS
[   27.618213] sensor_write_array: reg[50] 0x7c=0x93 OK
[   27.618221] sensor_write: reg=0x8c val=0x12, client=8557ee00, adapter=i2c0, addr=0x37
[   27.618544] sensor_write: reg=0x8c val=0x12 SUCCESS
[   27.618554] sensor_write: reg=0x8d val=0x92, client=8557ee00, adapter=i2c0, addr=0x37
[   27.618867] sensor_write: reg=0x8d val=0x92 SUCCESS
[   27.618876] sensor_write: reg=0x90 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.619212] sensor_write: reg=0x90 val=0x00 SUCCESS
[   27.619222] sensor_write: reg=0x41 val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.619537] sensor_write: reg=0x41 val=0x04 SUCCESS
[   27.619546] sensor_write: reg=0x42 val=0x9d, client=8557ee00, adapter=i2c0, addr=0x37
[   27.619857] sensor_write: reg=0x42 val=0x9d SUCCESS
[   27.619866] sensor_write: reg=0x9d val=0x10, client=8557ee00, adapter=i2c0, addr=0x37
[   27.620177] sensor_write: reg=0x9d val=0x10 SUCCESS
[   27.620185] sensor_write: reg=0xce val=0x7c, client=8557ee00, adapter=i2c0, addr=0x37
[   27.620498] sensor_write: reg=0xce val=0x7c SUCCESS
[   27.620507] sensor_write: reg=0xd2 val=0x41, client=8557ee00, adapter=i2c0, addr=0x37
[   27.620820] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   27.620828] sensor_write: reg=0xd3 val=0xdc, client=8557ee00, adapter=i2c0, addr=0x37
[   27.621141] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   27.621150] sensor_write: reg=0xe6 val=0x50, client=8557ee00, adapter=i2c0, addr=0x37
[   27.621462] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   27.621471] sensor_write: reg=0xb6 val=0xc0, client=8557ee00, adapter=i2c0, addr=0x37
[   27.621784] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   27.621792] sensor_write: reg=0xb0 val=0x70, client=8557ee00, adapter=i2c0, addr=0x37
[   27.622105] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   27.622113] sensor_write: reg=0xb1 val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.622426] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   27.622434] sensor_write: reg=0xb2 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.625424] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   27.625440] sensor_write: reg=0xb3 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.625762] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   27.625770] sensor_write: reg=0xb4 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.626102] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   27.626112] sensor_write: reg=0xb8 val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.626426] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   27.626434] sensor_write: reg=0xb9 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.627649] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   27.627660] sensor_write: reg=0x26 val=0x30, client=8557ee00, adapter=i2c0, addr=0x37
[   27.627976] sensor_write: reg=0x26 val=0x30 SUCCESS
[   27.627984] sensor_write: reg=0xfe val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.628302] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.628310] sensor_write: reg=0x40 val=0x23, client=8557ee00, adapter=i2c0, addr=0x37
[   27.631426] sensor_write: reg=0x40 val=0x23 SUCCESS
[   27.631442] sensor_write: reg=0x55 val=0x07, client=8557ee00, adapter=i2c0, addr=0x37
[   27.631760] sensor_write: reg=0x55 val=0x07 SUCCESS
[   27.631768] sensor_write: reg=0x60 val=0x40, client=8557ee00, adapter=i2c0, addr=0x37
[   27.632080] sensor_write: reg=0x60 val=0x40 SUCCESS
[   27.632088] sensor_write: reg=0xfe val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.632409] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.632418] sensor_write: reg=0x14 val=0x78, client=8557ee00, adapter=i2c0, addr=0x37
[   27.632729] sensor_write: reg=0x14 val=0x78 SUCCESS
[   27.632738] sensor_write: reg=0x15 val=0x78, client=8557ee00, adapter=i2c0, addr=0x37
[   27.633051] sensor_write: reg=0x15 val=0x78 SUCCESS
[   27.633060] sensor_write: reg=0x16 val=0x78, client=8557ee00, adapter=i2c0, addr=0x37
[   27.633372] sensor_write: reg=0x16 val=0x78 SUCCESS
[   27.633381] sensor_write: reg=0x17 val=0x78, client=8557ee00, adapter=i2c0, addr=0x37
[   27.633694] sensor_write: reg=0x17 val=0x78 SUCCESS
[   27.633702] sensor_write: reg=0xfe val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.635437] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.635450] sensor_write: reg=0x92 val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.637770] sensor_write: reg=0x92 val=0x00 SUCCESS
[   27.637786] sensor_write: reg=0x94 val=0x03, client=8557ee00, adapter=i2c0, addr=0x37
[   27.638104] sensor_write: reg=0x94 val=0x03 SUCCESS
[   27.638113] sensor_write: reg=0x95 val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.638432] sensor_write: reg=0x95 val=0x04 SUCCESS
[   27.638440] sensor_write: reg=0x96 val=0x38, client=8557ee00, adapter=i2c0, addr=0x37
[   27.638765] sensor_write: reg=0x96 val=0x38 SUCCESS
[   27.638774] sensor_write: reg=0x97 val=0x07, client=8557ee00, adapter=i2c0, addr=0x37
[   27.639088] sensor_write: reg=0x97 val=0x07 SUCCESS
[   27.639096] sensor_write: reg=0x98 val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.639430] sensor_write: reg=0x98 val=0x80 SUCCESS
[   27.639439] sensor_write: reg=0xfe val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.639751] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.639759] sensor_write: reg=0x01 val=0x05, client=8557ee00, adapter=i2c0, addr=0x37
[   27.640074] sensor_write: reg=0x01 val=0x05 SUCCESS
[   27.640082] sensor_write: reg=0x02 val=0x89, client=8557ee00, adapter=i2c0, addr=0x37
[   27.640396] sensor_write: reg=0x02 val=0x89 SUCCESS
[   27.640404] sensor_write: reg=0x04 val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.647880] sensor_write: reg=0x04 val=0x01 SUCCESS
[   27.647895] sensor_write: reg=0x07 val=0xa6, client=8557ee00, adapter=i2c0, addr=0x37
[   27.648218] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   27.648227] sensor_write: reg=0x08 val=0xa9, client=8557ee00, adapter=i2c0, addr=0x37
[   27.648539] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   27.648548] sensor_write: reg=0x09 val=0xa8, client=8557ee00, adapter=i2c0, addr=0x37
[   27.648861] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   27.648870] sensor_write: reg=0x0a val=0xa7, client=8557ee00, adapter=i2c0, addr=0x37
[   27.649208] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   27.649218] sensor_write: reg=0x0b val=0xff, client=8557ee00, adapter=i2c0, addr=0x37
[   27.649532] sensor_write: reg=0x0b val=0xff SUCCESS
[   27.649541] sensor_write: reg=0x0c val=0xff, client=8557ee00, adapter=i2c0, addr=0x37
[   27.649854] sensor_write: reg=0x0c val=0xff SUCCESS
[   27.649862] sensor_write: reg=0x0f val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.650176] sensor_write: reg=0x0f val=0x00 SUCCESS
[   27.650184] sensor_write: reg=0x50 val=0x1c, client=8557ee00, adapter=i2c0, addr=0x37
[   27.650497] sensor_write: reg=0x50 val=0x1c SUCCESS
[   27.650506] sensor_write: reg=0x89 val=0x03, client=8557ee00, adapter=i2c0, addr=0x37
[   27.650818] sensor_write: reg=0x89 val=0x03 SUCCESS
[   27.650827] sensor_write: reg=0xfe val=0x04, client=8557ee00, adapter=i2c0, addr=0x37
[   27.651140] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.651148] sensor_write: reg=0x28 val=0x86, client=8557ee00, adapter=i2c0, addr=0x37
[   27.651461] sensor_write: reg=0x28 val=0x86 SUCCESS
[   27.651468] sensor_write_array: reg[100] 0x28=0x86 OK
[   27.651476] sensor_write: reg=0x29 val=0x86, client=8557ee00, adapter=i2c0, addr=0x37
[   27.651790] sensor_write: reg=0x29 val=0x86 SUCCESS
[   27.651798] sensor_write: reg=0x2a val=0x86, client=8557ee00, adapter=i2c0, addr=0x37
[   27.652111] sensor_write: reg=0x2a val=0x86 SUCCESS
[   27.652119] sensor_write: reg=0x2b val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.652432] sensor_write: reg=0x2b val=0x68 SUCCESS
[   27.652440] sensor_write: reg=0x2c val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.652754] sensor_write: reg=0x2c val=0x68 SUCCESS
[   27.652762] sensor_write: reg=0x2d val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.653075] sensor_write: reg=0x2d val=0x68 SUCCESS
[   27.653083] sensor_write: reg=0x2e val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.653396] sensor_write: reg=0x2e val=0x68 SUCCESS
[   27.653404] sensor_write: reg=0x2f val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.653717] sensor_write: reg=0x2f val=0x68 SUCCESS
[   27.653726] sensor_write: reg=0x30 val=0x4f, client=8557ee00, adapter=i2c0, addr=0x37
[   27.654038] sensor_write: reg=0x30 val=0x4f SUCCESS
[   27.654047] sensor_write: reg=0x31 val=0x68, client=8557ee00, adapter=i2c0, addr=0x37
[   27.654360] sensor_write: reg=0x31 val=0x68 SUCCESS
[   27.654368] sensor_write: reg=0x32 val=0x67, client=8557ee00, adapter=i2c0, addr=0x37
[   27.654681] sensor_write: reg=0x32 val=0x67 SUCCESS
[   27.654690] sensor_write: reg=0x33 val=0x66, client=8557ee00, adapter=i2c0, addr=0x37
[   27.657992] sensor_write: reg=0x33 val=0x66 SUCCESS
[   27.658006] sensor_write: reg=0x34 val=0x66, client=8557ee00, adapter=i2c0, addr=0x37
[   27.658324] sensor_write: reg=0x34 val=0x66 SUCCESS
[   27.658332] sensor_write: reg=0x35 val=0x66, client=8557ee00, adapter=i2c0, addr=0x37
[   27.658659] sensor_write: reg=0x35 val=0x66 SUCCESS
[   27.658668] sensor_write: reg=0x36 val=0x66, client=8557ee00, adapter=i2c0, addr=0x37
[   27.658983] sensor_write: reg=0x36 val=0x66 SUCCESS
[   27.658992] sensor_write: reg=0x37 val=0x66, client=8557ee00, adapter=i2c0, addr=0x37
[   27.659325] sensor_write: reg=0x37 val=0x66 SUCCESS
[   27.659336] sensor_write: reg=0x38 val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.659652] sensor_write: reg=0x38 val=0x62 SUCCESS
[   27.659661] sensor_write: reg=0x39 val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.659972] sensor_write: reg=0x39 val=0x62 SUCCESS
[   27.659981] sensor_write: reg=0x3a val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.660295] sensor_write: reg=0x3a val=0x62 SUCCESS
[   27.660304] sensor_write: reg=0x3b val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.660617] sensor_write: reg=0x3b val=0x62 SUCCESS
[   27.660625] sensor_write: reg=0x3c val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.666947] sensor_write: reg=0x3c val=0x62 SUCCESS
[   27.666964] sensor_write: reg=0x3d val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667280] sensor_write: reg=0x3d val=0x62 SUCCESS
[   27.667288] sensor_write: reg=0x3e val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667622] sensor_write: reg=0x3e val=0x62 SUCCESS
[   27.667631] sensor_write: reg=0x3f val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667946] sensor_write: reg=0x3f val=0x62 SUCCESS
[   27.667955] sensor_write: reg=0xfe val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668259] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.668268] sensor_write: reg=0x9a val=0x06, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668584] sensor_write: reg=0x9a val=0x06 SUCCESS
[   27.668593] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668906] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.668916] sensor_write: reg=0x7b val=0x2a, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669252] sensor_write: reg=0x7b val=0x2a SUCCESS
[   27.669262] sensor_write: reg=0x23 val=0x2d, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669579] sensor_write: reg=0x23 val=0x2d SUCCESS
[   27.669588] sensor_write: reg=0xfe val=0x03, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669899] sensor_write: reg=0xfe val=0x03 SUCCESS
[   27.669908] sensor_write: reg=0x01 val=0x27, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670221] sensor_write: reg=0x01 val=0x27 SUCCESS
[   27.670230] sensor_write: reg=0x02 val=0x56, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670542] sensor_write: reg=0x02 val=0x56 SUCCESS
d[   27.670551] sensor_write: reg=0x03 val=0x8e, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670864] sensor_write: reg=0x03 val=0x8e SUCCESS
[   27.670872] sensor_write: reg=0x12 val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.671357] sensor_write: reg=0x12 val=0x80 SUCCESS
[   27.671370] sensor_write: reg=0x13 val=0x07, client=8557ee00, adapter=i2c0, addr=0x37
[   27.671684] sensor_write: reg=0x13 val=0x07 SUCCESS
[   27.671692] sensor_write: reg=0x15 val=0x12, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675010] sensor_write: reg=0x15 val=0x12 SUCCESS
[   27.675026] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675342] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.675352] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675686] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.675694] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   27.675700] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   27.675706] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   27.675714] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   27.675720] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.675726] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.675733] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.675740] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   27.675746] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.675753] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.675759] *** vic_core_ops_init: current_state=2, enable=1 ***
[   27.675764] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   27.675771] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   27.675776] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   27.675782] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   27.675788] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   27.675796] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   27.675801] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   27.675807] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   27.675813] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   27.675819] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.675824] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.675830] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.675838] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.675843] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.675848] *** tx_vic_enable_irq: completed successfully ***
[   27.675854] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   27.675862] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   27.675868] *** VIC device final state set to 2 (fully activated) ***
[   27.675874] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   27.675880] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   27.675885] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   27.675892] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.675898] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.675904] *** vic_core_ops_init: current_state=2, enable=1 ***
[   27.675910] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   27.675915] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   27.675920] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   27.675926] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   27.675932] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   27.675939] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   27.675945] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   27.675951] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   27.675956] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   27.675962] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.675968] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.675974] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.675980] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.675986] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.675991] *** tx_vic_enable_irq: completed successfully ***
[   27.675996] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   27.676002] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   27.676008] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   27.676017] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   27.676024] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   27.676030] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   27.676037] isp_subdev_init_clks: Using platform data clock arrays: c06b7360
[   27.676044] isp_subdev_init_clks: Using platform data clock configs
[   27.676052] Platform data clock[0]: name=csi, rate=100000000
[   27.676062] Clock csi: set rate 100000000 Hz, result=-22
[   27.676068] Failed to set rate for clock csi, continuing anyway
[   27.699591] CPM clock gates configured
[   27.699604] isp_subdev_init_clks: Successfully initialized 1 clocks
[   27.699614] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   27.699620] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   27.699628] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   27.699634] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.699644] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   27.699650] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   27.699656] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   27.699662] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   27.779141] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   27.779155] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   27.779164] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.779170] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.779177] *** vic_core_ops_init: current_state=3, enable=1 ***
[   27.779182] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   27.779188] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   27.779196] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.779203] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.779209] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.779214] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   27.779220] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   27.779227] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   27.779233] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   27.779240] csi_video_s_stream: sd=85f7c000, enable=1
[   27.779246] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   27.779252] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   27.779258] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   27.779265] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7c400, enable=1 ***
[   27.779271] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   27.779276] *** vic_core_s_stream: STREAM ON ***
[   27.779282] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   27.779288] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   27.779294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.779302] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   27.779308] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   27.779315] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   27.779320] *** STREAMING: Configuring CPM registers for VIC access ***
[   27.809160] STREAMING: CPM clocks configured for VIC access
[   27.809175] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   27.809181] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   27.809188] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   27.809194] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   27.809200] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   27.809206] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   27.809212] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   27.809219] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   27.809226] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   27.809231] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   27.809237] *** VIC unlock: Commands written, checking VIC status register ***
[   27.809243] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   27.809249] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   27.809254] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   27.809260] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   27.809266] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   27.809271] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   27.809347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.809354] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   27.809362] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   27.809369] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   27.809376] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   27.809382] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   27.809390] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   27.809396] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   27.809401] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   27.809407] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   27.809412] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   27.809419] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   27.809424] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   27.809430] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   27.809436] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   27.809442] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   27.809448] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   27.809454] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   27.809460] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   27.809466] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   27.809472] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.809478] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   27.809484] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   27.809492] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   27.809499] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   27.809504] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   27.809512] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   27.809518] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   27.809524] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   27.809529] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   27.809535] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   27.809542] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   27.809548] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.809556] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   27.809562] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   27.809568] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   27.809574] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   27.809580] ispvic_frame_channel_s_stream: arg1=85f7c400, arg2=1
[   27.809586] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7c400
[   27.809593] ispvic_frame_channel_s_stream[2441]: streamon
[   27.809599] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   27.809605] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   27.809611] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   27.809616] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   27.809622] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   27.809630] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   27.809635] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   27.809642] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   27.809648] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   27.809654] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   27.809659] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   27.809665] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   27.809672] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   27.809679] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   27.809686] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   27.809694] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   27.809701] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   27.809708] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   27.809714] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   27.809720] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   27.809726] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   27.809733] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   27.809739] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   27.809744] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   27.809750] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.809756] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   27.809762] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   27.809772] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   27.809780] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   27.809845] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   27.809855] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   27.809861] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   27.809870] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   27.809876] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   27.809882] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   27.809888] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   27.809895] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   27.810914] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   27.810921] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   27.810926] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   27.811034] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   27.811141] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   27.811148] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   27.811154] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   27.811159] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.811165] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.811171] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.811178] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.811184] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.811189] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   27.666947] sensor_write: reg=0x3c val=0x62 SUCCESS
[   27.666964] sensor_write: reg=0x3d val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667280] sensor_write: reg=0x3d val=0x62 SUCCESS
[   27.667288] sensor_write: reg=0x3e val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667622] sensor_write: reg=0x3e val=0x62 SUCCESS
[   27.667631] sensor_write: reg=0x3f val=0x62, client=8557ee00, adapter=i2c0, addr=0x37
[   27.667946] sensor_write: reg=0x3f val=0x62 SUCCESS
[   27.667955] sensor_write: reg=0xfe val=0x01, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668259] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.668268] sensor_write: reg=0x9a val=0x06, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668584] sensor_write: reg=0x9a val=0x06 SUCCESS
[   27.668593] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.668906] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.668916] sensor_write: reg=0x7b val=0x2a, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669252] sensor_write: reg=0x7b val=0x2a SUCCESS
[   27.669262] sensor_write: reg=0x23 val=0x2d, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669579] sensor_write: reg=0x23 val=0x2d SUCCESS
[   27.669588] sensor_write: reg=0xfe val=0x03, client=8557ee00, adapter=i2c0, addr=0x37
[   27.669899] sensor_write: reg=0xfe val=0x03 SUCCESS
[   27.669908] sensor_write: reg=0x01 val=0x27, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670221] sensor_write: reg=0x01 val=0x27 SUCCESS
[   27.670230] sensor_write: reg=0x02 val=0x56, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670542] sensor_write: reg=0x02 val=0x56 SUCCESS
[   27.670551] sensor_write: reg=0x03 val=0x8e, client=8557ee00, adapter=i2c0, addr=0x37
[   27.670864] sensor_write: reg=0x03 val=0x8e SUCCESS
[   27.670872] sensor_write: reg=0x12 val=0x80, client=8557ee00, adapter=i2c0, addr=0x37
[   27.671357] sensor_write: reg=0x12 val=0x80 SUCCESS
[   27.671370] sensor_write: reg=0x13 val=0x07, client=8557ee00, adapter=i2c0, addr=0x37
[   27.671684] sensor_write: reg=0x13 val=0x07 SUCCESS
[   27.671692] sensor_write: reg=0x15 val=0x12, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675010] sensor_write: reg=0x15 val=0x12 SUCCESS
[   27.675026] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675342] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.675352] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   27.675686] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.675694] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   27.675700] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   27.675706] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   27.675714] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   27.675720] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.675726] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.675733] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.675740] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   27.675746] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.675753] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.675759] *** vic_core_ops_init: current_state=2, enable=1 ***
[   27.675764] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   27.675771] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   27.675776] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   27.675782] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   27.675788] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   27.675796] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   27.675801] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   27.675807] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   27.675813] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   27.675819] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.675824] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.675830] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.675838] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.675843] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.675848] *** tx_vic_enable_irq: completed successfully ***
[   27.675854] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   27.675862] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   27.675868] *** VIC device final state set to 2 (fully activated) ***
[   27.675874] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   27.675880] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   27.675885] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   27.675892] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.675898] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.675904] *** vic_core_ops_init: current_state=2, enable=1 ***
[   27.675910] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   27.675915] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   27.675920] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   27.675926] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   27.675932] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   27.675939] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   27.675945] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   27.675951] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   27.675956] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   27.675962] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.675968] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.675974] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.675980] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.675986] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.675991] *** tx_vic_enable_irq: completed successfully ***
[   27.675996] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   27.676002] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   27.676008] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   27.676017] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   27.676024] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   27.676030] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   27.676037] isp_subdev_init_clks: Using platform data clock arrays: c06b7360
[   27.676044] isp_subdev_init_clks: Using platform data clock configs
[   27.676052] Platform data clock[0]: name=csi, rate=100000000
[   27.676062] Clock csi: set rate 100000000 Hz, result=-22
[   27.676068] Failed to set rate for clock csi, continuing anyway
[   27.699591] CPM clock gates configured
[   27.699604] isp_subdev_init_clks: Successfully initialized 1 clocks
[   27.699614] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   27.699620] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   27.699628] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   27.699634] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.699644] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   27.699650] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   27.699656] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   27.699662] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   27.779141] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   27.779155] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   27.779164] *** vic_core_ops_init: ENTRY - sd=85f7c400, enable=1 ***
[   27.779170] *** vic_core_ops_init: vic_dev=85f7c400, current state check ***
[   27.779177] *** vic_core_ops_init: current_state=3, enable=1 ***
[   27.779182] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   27.779188] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   27.779196] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.779203] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.779209] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.779214] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   27.779220] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   27.779227] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   27.779233] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   27.779240] csi_video_s_stream: sd=85f7c000, enable=1
[   27.779246] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   27.779252] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   27.779258] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   27.779265] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7c400, enable=1 ***
[   27.779271] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   27.779276] *** vic_core_s_stream: STREAM ON ***
[   27.779282] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   27.779288] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   27.779294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.779302] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   27.779308] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   27.779315] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   27.779320] *** STREAMING: Configuring CPM registers for VIC access ***
[   27.809160] STREAMING: CPM clocks configured for VIC access
[   27.809175] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   27.809181] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   27.809188] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   27.809194] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   27.809200] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   27.809206] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   27.809212] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   27.809219] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   27.809226] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   27.809231] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   27.809237] *** VIC unlock: Commands written, checking VIC status register ***
[   27.809243] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   27.809249] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   27.809254] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   27.809260] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   27.809266] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   27.809271] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   27.809347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.809354] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   27.809362] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   27.809369] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   27.809376] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   27.809382] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   27.809390] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   27.809396] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   27.809401] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   27.809407] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   27.809412] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   27.809419] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   27.809424] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   27.809430] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   27.809436] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   27.809442] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   27.809448] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   27.809454] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   27.809460] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   27.809466] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   27.809472] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.809478] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   27.809484] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   27.809492] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   27.809499] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   27.809504] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   27.809512] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   27.809518] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   27.809524] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   27.809529] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   27.809535] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   27.809542] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   27.809548] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.809556] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   27.809562] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   27.809568] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   27.809574] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   27.809580] ispvic_frame_channel_s_stream: arg1=85f7c400, arg2=1
[   27.809586] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7c400
[   27.809593] ispvic_frame_channel_s_stream[2441]: streamon
[   27.809599] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   27.809605] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   27.809611] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   27.809616] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   27.809622] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   27.809630] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   27.809635] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   27.809642] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   27.809648] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   27.809654] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   27.809659] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   27.809665] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   27.809672] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   27.809679] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   27.809686] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   27.809694] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   27.809701] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   27.809708] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   27.809714] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   27.809720] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   27.809726] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   27.809733] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   27.809739] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   27.809744] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   27.809750] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.809756] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   27.809762] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   27.809772] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   27.809780] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   27.809845] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   27.809855] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   27.809861] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   27.809870] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   27.809876] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   27.809882] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   27.809888] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   27.809895] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   27.810914] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   27.810921] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   27.810926] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   27.811034] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   27.811141] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   27.811148] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   27.811154] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   27.811159] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.811165] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   27.811171] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   27.811178] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   27.811184] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   27.811189] *** tx_vic_enable_irq: completed successfully ***
[   28.314037] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   28.314050] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.314055] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   28.314062] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   28.314070] ispcore_slake_module: VIC device=85f7c400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   28.314078] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.314087] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   28.314094] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   28.314099] ispcore_slake_module: Using sensor attributes from connected sensor
[   28.314105] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=81124000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   28.314114] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   28.314123] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   28.314129] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   28.314136] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   28.314143] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   28.314149] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   28.314154] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.314159] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.314165] tisp_event_init: Initializing ISP event system
[   28.314173] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.314179] tisp_event_set_cb: Setting callback for event 4
[   28.314185] tisp_event_set_cb: Event 4 callback set to c06857a4
[   28.314191] tisp_event_set_cb: Setting callback for event 5
[   28.314197] tisp_event_set_cb: Event 5 callback set to c0685c6c
[   28.314203] tisp_event_set_cb: Setting callback for event 7
[   28.314209] tisp_event_set_cb: Event 7 callback set to c0685838
[   28.314214] tisp_event_set_cb: Setting callback for event 9
[   28.314220] tisp_event_set_cb: Event 9 callback set to c06858c0
[   28.314226] tisp_event_set_cb: Setting callback for event 8
[   28.314232] tisp_event_set_cb: Event 8 callback set to c0685984
[   28.314239] *** system_irq_func_set: Registered handler c067e710 at index 13 ***
[   28.339155] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.339171] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   28.339179] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   28.339185] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.339193] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   28.339199] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   28.339207] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   28.339214] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   28.339221] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   28.339229] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   28.339236] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   28.339243] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   28.339249] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   28.339256] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   28.339263] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   28.339269] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   28.339276] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   28.339281] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   28.339288] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.339295] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.339301] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.339308] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.339313] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.339319] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.339326] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   28.339333] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339339] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.339346] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.339353] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.339359] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339366] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339373] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339378] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.339385] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.339392] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.339399] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.339405] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.339411] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.339418] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.339425] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.339431] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.339437] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.339444] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.339450] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.339458] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   28.339465] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339471] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.339478] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.339483] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.339490] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339496] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.339503] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339508] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.339514] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.339521] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.339526] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.339533] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.339539] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   28.339544] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   28.339551] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.339558] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   28.339565] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339571] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.339578] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.339585] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.339590] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.339597] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.339603] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.339609] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.339616] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.339622] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.339629] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.339636] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.339644] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.339651] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.339658] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.339665] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.339671] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.339678] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.339683] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.339689] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   28.339694] *** This should eliminate green frames by enabling proper color processing ***
[   28.339701] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.339707] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.339713] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.339720] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.339727] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.339733] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.339740] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.339746] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.339753] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.339758] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.339763] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.339769] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.339774] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.339779] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.339785] tisp_set_csc_version: Setting CSC version 0
[   28.339792] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.339799] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.339804] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.339811] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339817] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339823] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.339828] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.339835] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.339841] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.339846] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.339853] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.339859] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.339865] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.339871] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.339877] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.339883] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.339889] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339896] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339901] tisp_init: ISP memory buffers configured
[   28.339906] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.339913] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.339922] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.339933] tiziano_ae_params_refresh: AE parameters refreshed
[   28.339938] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.339944] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.339949] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.339955] tiziano_ae_para_addr: AE parameter addresses configured
[   28.339961] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.339968] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.339975] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.339981] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.339988] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.339995] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.340002] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.340009] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   28.340015] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.340022] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.340029] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.340035] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.340041] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.340047] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.340054] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.340060] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.340067] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.340073] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.340079] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.340086] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.340093] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.340099] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.340105] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.340112] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.340119] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.340124] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.340130] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.340137] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   28.352435] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   28.369171] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   28.386991] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   28.404797] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   28.419160] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   28.436967] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   28.454734] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   28.469179] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   28.487094] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   28.506633] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.506654] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.506661] tisp_event_set_cb: Setting callback for event 1
[   28.506668] tisp_event_set_cb: Event 1 callback set to c068657c
[   28.506673] tisp_event_set_cb: Setting callback for event 6
[   28.506680] tisp_event_set_cb: Event 6 callback set to c0685adc
[   28.506685] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.506691] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.506699] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.506706] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.506713] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.506718] tiziano_awb_init: AWB hardware blocks enabled
[   28.506723] tiziano_gamma_init: Initializing Gamma processing
[   28.506729] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.506753] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.506759] tiziano_gib_init: Initializing GIB processing
[   28.506764] tiziano_lsc_init: Initializing LSC processing
[   28.506769] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.506776] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.506782] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.506789] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.506794] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.506829] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.506835] tiziano_ccm_init: Using linear CCM parameters
[   28.506841] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.506847] jz_isp_ccm: EV=64, CT=9984
[   28.506853] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.506859] cm_control: saturation=128
[   28.506864] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.506870] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.506875] tiziano_ccm_init: CCM initialized successfully
[   28.506880] tiziano_dmsc_init: Initializing DMSC processing
[   28.506885] tiziano_sharpen_init: Initializing Sharpening
[   28.506891] tiziano_sharpen_init: Using linear sharpening parameters
[   28.506896] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.506903] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.506909] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.506923] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.506929] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.506935] tiziano_sharpen_init: Sharpening initialized successfully
[   28.506940] tiziano_sdns_init: Initializing SDNS processing
[   28.506948] tiziano_sdns_init: Using linear SDNS parameters
[   28.506953] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.506960] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.506966] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.506982] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.506989] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.506994] tiziano_sdns_init: SDNS processing initialized successfully
[   28.507001] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.507005] tiziano_mdns_init: Using linear MDNS parameters
[   28.507013] tiziano_mdns_init: MDNS processing initialized successfully
[   28.507018] tiziano_clm_init: Initializing CLM processing
[   28.507023] tiziano_dpc_init: Initializing DPC processing
[   28.507028] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.507034] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.507041] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.507047] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.507055] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.507062] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.507067] tiziano_hldc_init: Initializing HLDC processing
[   28.507073] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.507080] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.507087] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.507093] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.507100] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.507107] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.507114] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.507121] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.507127] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.507134] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.507141] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.507148] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.507155] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.507160] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.507166] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.507171] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.507177] tisp_adr_set_params: Writing ADR parameters to registers
[   28.507193] tisp_adr_set_params: ADR parameters written to hardware
[   28.507198] tisp_event_set_cb: Setting callback for event 18
[   28.507205] tisp_event_set_cb: Event 18 callback set to c0686c74
[   28.507210] tisp_event_set_cb: Setting callback for event 2
[   28.507217] tisp_event_set_cb: Event 2 callback set to c0685778
[   28.507222] tiziano_adr_init: ADR processing initialized successfully
[   28.507300] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.507306] tiziano_bcsh_init: Initializing BCSH processing
[   28.507311] tiziano_ydns_init: Initializing YDNS processing
[   28.507316] tiziano_rdns_init: Initializing RDNS processing
[   28.507321] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   28.507335] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x598000 (Binary Ninja EXACT) ***
[   28.507342] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x599000 (Binary Ninja EXACT) ***
[   28.507349] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x59a000 (Binary Ninja EXACT) ***
[   28.507355] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x59b000 (Binary Ninja EXACT) ***
[   28.507362] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x59c000 (Binary Ninja EXACT) ***
[   28.507369] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x59c800 (Binary Ninja EXACT) ***
[   28.507375] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x59d000 (Binary Ninja EXACT) ***
[   28.507383] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x59d800 (Binary Ninja EXACT) ***
[   28.507389] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   28.507395] *** tisp_init: AE0 buffer allocated at 0x00598000 ***
[   28.507401] *** CRITICAL FIX: data_b2f3c initialized to 0x80598000 (prevents stack corruption) ***
[   28.507410] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5a0000 (Binary Ninja EXACT) ***
[   28.507417] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5a1000 (Binary Ninja EXACT) ***
[   28.507424] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5a2000 (Binary Ninja EXACT) ***
[   28.507431] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5a3000 (Binary Ninja EXACT) ***
[   28.507437] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5a4000 (Binary Ninja EXACT) ***
[   28.507444] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5a4800 (Binary Ninja EXACT) ***
[   28.507451] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5a5000 (Binary Ninja EXACT) ***
[   28.507458] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5a5800 (Binary Ninja EXACT) ***
[   28.507464] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   28.507471] *** tisp_init: AE1 buffer allocated at 0x005a0000 ***
[   28.507475] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   28.507482] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.507487] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   28.507494] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.507499] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   28.507507] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.507515] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.507525] tiziano_ae_params_refresh: AE parameters refreshed
[   28.507531] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.507537] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.507543] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.507547] tiziano_ae_para_addr: AE parameter addresses configured
[   28.507554] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.507561] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.507568] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.507575] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.507581] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.507588] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.507595] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.507602] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   28.507609] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.507615] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.507622] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.507629] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.507635] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.507641] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.507647] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.507653] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.507660] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.507667] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.507673] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.507679] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.507686] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.507693] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.507699] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.507705] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.507712] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.507717] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.507723] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.507731] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   28.527527] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   28.535213] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   28.549085] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   28.564577] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   28.579165] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   28.596061] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   28.609147] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   28.627295] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   28.642789] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   28.659171] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.659193] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.659199] tisp_event_set_cb: Setting callback for event 1
[   28.659207] tisp_event_set_cb: Event 1 callback set to c068657c
[   28.659213] tisp_event_set_cb: Setting callback for event 6
[   28.659219] tisp_event_set_cb: Event 6 callback set to c0685adc
[   28.659225] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.659230] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.659237] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.659245] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.659251] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.659257] tiziano_awb_init: AWB hardware blocks enabled
[   28.659262] tiziano_gamma_init: Initializing Gamma processing
[   28.659337] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.659364] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.659369] tiziano_gib_init: Initializing GIB processing
[   28.659375] tiziano_lsc_init: Initializing LSC processing
[   28.659380] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.659387] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.659393] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.659400] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.659405] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.659544] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.659553] tiziano_ccm_init: Using linear CCM parameters
[   28.659559] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.659565] jz_isp_ccm: EV=64, CT=9984
[   28.659572] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.659577] cm_control: saturation=128
[   28.659583] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.659589] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.659593] tiziano_ccm_init: CCM initialized successfully
[   28.659599] tiziano_dmsc_init: Initializing DMSC processing
[   28.659604] tiziano_sharpen_init: Initializing Sharpening
[   28.659609] tiziano_sharpen_init: Using linear sharpening parameters
[   28.659615] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.659621] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.659627] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.659641] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.659648] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.659653] tiziano_sharpen_init: Sharpening initialized successfully
[   28.659659] tiziano_sdns_init: Initializing SDNS processing
[   28.659667] tiziano_sdns_init: Using linear SDNS parameters
[   28.659672] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.659679] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.659685] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.659701] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.659707] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.659713] tiziano_sdns_init: SDNS processing initialized successfully
[   28.659719] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.659724] tiziano_mdns_init: Using linear MDNS parameters
[   28.659731] tiziano_mdns_init: MDNS processing initialized successfully
[   28.659737] tiziano_clm_init: Initializing CLM processing
[   28.659741] tiziano_dpc_init: Initializing DPC processing
[   28.659747] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.659753] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.659759] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.659765] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.659774] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.659781] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.659786] tiziano_hldc_init: Initializing HLDC processing
[   28.659793] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.659799] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.659805] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.659812] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.659819] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.659826] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.659833] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.659839] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.659847] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.659853] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.659860] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.659867] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.659873] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.659879] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.659885] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.659890] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.659897] tisp_adr_set_params: Writing ADR parameters to registers
[   28.659911] tisp_adr_set_params: ADR parameters written to hardware
[   28.659917] tisp_event_set_cb: Setting callback for event 18
[   28.659925] tisp_event_set_cb: Event 18 callback set to c0686c74
[   28.659930] tisp_event_set_cb: Setting callback for event 2
[   28.659937] tisp_event_set_cb: Event 2 callback set to c0685778
[   28.659942] tiziano_adr_init: ADR processing initialized successfully
[   28.659948] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.659953] tiziano_bcsh_init: Initializing BCSH processing
[   28.659959] tiziano_ydns_init: Initializing YDNS processing
[   28.659963] tiziano_rdns_init: Initializing RDNS processing
[   28.659969] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.659974] tisp_event_init: Initializing ISP event system
[   28.659981] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.659987] tisp_event_set_cb: Setting callback for event 4
[   28.659993] tisp_event_set_cb: Event 4 callback set to c06857a4
[   28.659999] tisp_event_set_cb: Setting callback for event 5
[   28.660005] tisp_event_set_cb: Event 5 callback set to c0685c6c
[   28.660010] tisp_event_set_cb: Setting callback for event 7
[   28.660017] tisp_event_set_cb: Event 7 callback set to c0685838
[   28.660022] tisp_event_set_cb: Setting callback for event 9
[   28.660028] tisp_event_set_cb: Event 9 callback set to c06858c0
[   28.660034] tisp_event_set_cb: Setting callback for event 8
[   28.660040] tisp_event_set_cb: Event 8 callback set to c0685984
[   28.660045] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   28.660051] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.660057] tisp_param_operate_init: Initializing parameter operations
[   28.660063] tisp_netlink_init: Initializing netlink communication
[   28.660069] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   28.660099] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   28.660111] tisp_netlink_init: Netlink socket created successfully
[   28.660117] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   28.660123] tisp_code_create_tuning_node: Device already created, skipping
[   28.660129] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   28.660135] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   28.660141] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   28.660147] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   28.660156] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   28.660164] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   28.660172] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   28.660180] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   28.660187] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   28.660195] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=81124000, isp_dev->subdevs=81127274 ***
[   28.660208] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   28.660215] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   28.660220] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   28.660225] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   28.660232] csi_video_s_stream: sd=85f7c000, enable=0
[   28.660239] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   28.660244] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   28.660251] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=0
[   28.660259] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   28.660265] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   28.660269] ispcore_slake_module: CSI slake success
[   28.660274] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   28.660281] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f7c400 ***
[   28.660287] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f7c400, current state=1 ***
[   28.660294] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   28.660299] ispcore_slake_module: VIC slake success
[   28.660304] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   28.660310] ispcore_slake_module: Skipping Disabling ISP clocks
[   28.660314] ispcore_slake_module: Complete, result=0<6>[   28.660320] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   28.660326] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   28.660333] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.660339] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   28.660347] gc2053: s_stream called with enable=1
[   28.660354] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.660360] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.660367] gc2053: About to write streaming registers for interface 1
[   28.660373] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.660382] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   28.660780] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.660790] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.660799] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661111] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.661117] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.661124] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.661131] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.661137] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.661143] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.661149] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   28.661155] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.661161] gc2053: s_stream called with enable=1
[   28.661168] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.661174] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.661180] gc2053: About to write streaming registers for interface 1
[   28.661186] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.661195] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661506] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.661513] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.661521] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661838] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.661845] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.661851] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.661857] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.661863] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.661869] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.661875] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.661881] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   28.679186] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   28.679197] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
root@ing-wyze-cam3-a000 ~# dmesg ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   28.339281] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   28.339288] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.339295] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.339301] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.339308] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.339313] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.339319] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.339326] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   28.339333] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339339] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.339346] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.339353] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.339359] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339366] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339373] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.339378] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.339385] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.339392] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.339399] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.339405] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.339411] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.339418] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.339425] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.339431] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.339437] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.339444] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.339450] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.339458] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   28.339465] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339471] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.339478] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.339483] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.339490] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339496] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.339503] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339508] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.339514] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.339521] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.339526] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.339533] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.339539] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   28.339544] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   28.339551] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.339558] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   28.339565] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.339571] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.339578] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.339585] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.339590] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.339597] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.339603] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.339609] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.339616] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.339622] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.339629] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.339636] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.339644] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.339651] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.339658] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.339665] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.339671] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.339678] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.339683] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.339689] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   28.339694] *** This should eliminate green frames by enabling proper color processing ***
[   28.339701] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.339707] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.339713] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.339720] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.339727] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.339733] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.339740] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.339746] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.339753] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.339758] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.339763] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.339769] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.339774] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.339779] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.339785] tisp_set_csc_version: Setting CSC version 0
[   28.339792] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.339799] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.339804] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.339811] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339817] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339823] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.339828] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.339835] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.339841] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.339846] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.339853] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.339859] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.339865] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.339871] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.339877] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.339883] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.339889] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.339896] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.339901] tisp_init: ISP memory buffers configured
[   28.339906] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.339913] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.339922] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.339933] tiziano_ae_params_refresh: AE parameters refreshed
[   28.339938] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.339944] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.339949] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.339955] tiziano_ae_para_addr: AE parameter addresses configured
[   28.339961] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.339968] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.339975] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.339981] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.339988] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.339995] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.340002] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.340009] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   28.340015] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.340022] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.340029] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.340035] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.340041] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.340047] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.340054] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.340060] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.340067] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.340073] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.340079] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.340086] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.340093] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.340099] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.340105] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.340112] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.340119] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.340124] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.340130] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.340137] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   28.352435] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   28.369171] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   28.386991] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   28.404797] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   28.419160] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   28.436967] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   28.454734] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   28.469179] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   28.487094] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   28.506633] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.506654] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.506661] tisp_event_set_cb: Setting callback for event 1
[   28.506668] tisp_event_set_cb: Event 1 callback set to c068657c
[   28.506673] tisp_event_set_cb: Setting callback for event 6
[   28.506680] tisp_event_set_cb: Event 6 callback set to c0685adc
[   28.506685] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.506691] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.506699] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.506706] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.506713] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.506718] tiziano_awb_init: AWB hardware blocks enabled
[   28.506723] tiziano_gamma_init: Initializing Gamma processing
[   28.506729] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.506753] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.506759] tiziano_gib_init: Initializing GIB processing
[   28.506764] tiziano_lsc_init: Initializing LSC processing
[   28.506769] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.506776] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.506782] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.506789] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.506794] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.506829] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.506835] tiziano_ccm_init: Using linear CCM parameters
[   28.506841] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.506847] jz_isp_ccm: EV=64, CT=9984
[   28.506853] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.506859] cm_control: saturation=128
[   28.506864] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.506870] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.506875] tiziano_ccm_init: CCM initialized successfully
[   28.506880] tiziano_dmsc_init: Initializing DMSC processing
[   28.506885] tiziano_sharpen_init: Initializing Sharpening
[   28.506891] tiziano_sharpen_init: Using linear sharpening parameters
[   28.506896] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.506903] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.506909] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.506923] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.506929] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.506935] tiziano_sharpen_init: Sharpening initialized successfully
[   28.506940] tiziano_sdns_init: Initializing SDNS processing
[   28.506948] tiziano_sdns_init: Using linear SDNS parameters
[   28.506953] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.506960] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.506966] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.506982] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.506989] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.506994] tiziano_sdns_init: SDNS processing initialized successfully
[   28.507001] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.507005] tiziano_mdns_init: Using linear MDNS parameters
[   28.507013] tiziano_mdns_init: MDNS processing initialized successfully
[   28.507018] tiziano_clm_init: Initializing CLM processing
[   28.507023] tiziano_dpc_init: Initializing DPC processing
[   28.507028] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.507034] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.507041] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.507047] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.507055] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.507062] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.507067] tiziano_hldc_init: Initializing HLDC processing
[   28.507073] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.507080] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.507087] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.507093] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.507100] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.507107] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.507114] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.507121] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.507127] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.507134] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.507141] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.507148] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.507155] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.507160] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.507166] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.507171] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.507177] tisp_adr_set_params: Writing ADR parameters to registers
[   28.507193] tisp_adr_set_params: ADR parameters written to hardware
[   28.507198] tisp_event_set_cb: Setting callback for event 18
[   28.507205] tisp_event_set_cb: Event 18 callback set to c0686c74
[   28.507210] tisp_event_set_cb: Setting callback for event 2
[   28.507217] tisp_event_set_cb: Event 2 callback set to c0685778
[   28.507222] tiziano_adr_init: ADR processing initialized successfully
[   28.507300] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.507306] tiziano_bcsh_init: Initializing BCSH processing
[   28.507311] tiziano_ydns_init: Initializing YDNS processing
[   28.507316] tiziano_rdns_init: Initializing RDNS processing
[   28.507321] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   28.507335] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x598000 (Binary Ninja EXACT) ***
[   28.507342] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x599000 (Binary Ninja EXACT) ***
[   28.507349] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x59a000 (Binary Ninja EXACT) ***
[   28.507355] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x59b000 (Binary Ninja EXACT) ***
[   28.507362] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x59c000 (Binary Ninja EXACT) ***
[   28.507369] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x59c800 (Binary Ninja EXACT) ***
[   28.507375] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x59d000 (Binary Ninja EXACT) ***
[   28.507383] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x59d800 (Binary Ninja EXACT) ***
[   28.507389] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   28.507395] *** tisp_init: AE0 buffer allocated at 0x00598000 ***
[   28.507401] *** CRITICAL FIX: data_b2f3c initialized to 0x80598000 (prevents stack corruption) ***
[   28.507410] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5a0000 (Binary Ninja EXACT) ***
[   28.507417] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5a1000 (Binary Ninja EXACT) ***
[   28.507424] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5a2000 (Binary Ninja EXACT) ***
[   28.507431] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5a3000 (Binary Ninja EXACT) ***
[   28.507437] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5a4000 (Binary Ninja EXACT) ***
[   28.507444] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5a4800 (Binary Ninja EXACT) ***
[   28.507451] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5a5000 (Binary Ninja EXACT) ***
[   28.507458] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5a5800 (Binary Ninja EXACT) ***
[   28.507464] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   28.507471] *** tisp_init: AE1 buffer allocated at 0x005a0000 ***
[   28.507475] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   28.507482] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.507487] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   28.507494] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.507499] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   28.507507] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.507515] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.507525] tiziano_ae_params_refresh: AE parameters refreshed
[   28.507531] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.507537] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.507543] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.507547] tiziano_ae_para_addr: AE parameter addresses configured
[   28.507554] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.507561] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.507568] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.507575] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.507581] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.507588] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.507595] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.507602] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   28.507609] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.507615] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.507622] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.507629] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.507635] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.507641] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.507647] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.507653] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.507660] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.507667] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.507673] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.507679] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.507686] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.507693] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.507699] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.507705] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.507712] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.507717] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.507723] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.507731] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   28.527527] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   28.535213] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   28.549085] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   28.564577] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   28.579165] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   28.596061] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   28.609147] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   28.627295] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   28.642789] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   28.659171] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.659193] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.659199] tisp_event_set_cb: Setting callback for event 1
[   28.659207] tisp_event_set_cb: Event 1 callback set to c068657c
[   28.659213] tisp_event_set_cb: Setting callback for event 6
[   28.659219] tisp_event_set_cb: Event 6 callback set to c0685adc
[   28.659225] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.659230] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.659237] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.659245] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.659251] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.659257] tiziano_awb_init: AWB hardware blocks enabled
[   28.659262] tiziano_gamma_init: Initializing Gamma processing
[   28.659337] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.659364] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.659369] tiziano_gib_init: Initializing GIB processing
[   28.659375] tiziano_lsc_init: Initializing LSC processing
[   28.659380] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.659387] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.659393] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.659400] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.659405] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.659544] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.659553] tiziano_ccm_init: Using linear CCM parameters
[   28.659559] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.659565] jz_isp_ccm: EV=64, CT=9984
[   28.659572] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.659577] cm_control: saturation=128
[   28.659583] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.659589] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.659593] tiziano_ccm_init: CCM initialized successfully
[   28.659599] tiziano_dmsc_init: Initializing DMSC processing
[   28.659604] tiziano_sharpen_init: Initializing Sharpening
[   28.659609] tiziano_sharpen_init: Using linear sharpening parameters
[   28.659615] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.659621] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.659627] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.659641] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.659648] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.659653] tiziano_sharpen_init: Sharpening initialized successfully
[   28.659659] tiziano_sdns_init: Initializing SDNS processing
[   28.659667] tiziano_sdns_init: Using linear SDNS parameters
[   28.659672] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.659679] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.659685] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.659701] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.659707] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.659713] tiziano_sdns_init: SDNS processing initialized successfully
[   28.659719] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.659724] tiziano_mdns_init: Using linear MDNS parameters
[   28.659731] tiziano_mdns_init: MDNS processing initialized successfully
[   28.659737] tiziano_clm_init: Initializing CLM processing
[   28.659741] tiziano_dpc_init: Initializing DPC processing
[   28.659747] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.659753] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.659759] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.659765] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.659774] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.659781] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.659786] tiziano_hldc_init: Initializing HLDC processing
[   28.659793] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.659799] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.659805] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.659812] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.659819] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.659826] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.659833] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.659839] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.659847] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.659853] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.659860] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.659867] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.659873] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.659879] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.659885] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.659890] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.659897] tisp_adr_set_params: Writing ADR parameters to registers
[   28.659911] tisp_adr_set_params: ADR parameters written to hardware
[   28.659917] tisp_event_set_cb: Setting callback for event 18
[   28.659925] tisp_event_set_cb: Event 18 callback set to c0686c74
[   28.659930] tisp_event_set_cb: Setting callback for event 2
[   28.659937] tisp_event_set_cb: Event 2 callback set to c0685778
[   28.659942] tiziano_adr_init: ADR processing initialized successfully
[   28.659948] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.659953] tiziano_bcsh_init: Initializing BCSH processing
[   28.659959] tiziano_ydns_init: Initializing YDNS processing
[   28.659963] tiziano_rdns_init: Initializing RDNS processing
[   28.659969] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.659974] tisp_event_init: Initializing ISP event system
[   28.659981] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.659987] tisp_event_set_cb: Setting callback for event 4
[   28.659993] tisp_event_set_cb: Event 4 callback set to c06857a4
[   28.659999] tisp_event_set_cb: Setting callback for event 5
[   28.660005] tisp_event_set_cb: Event 5 callback set to c0685c6c
[   28.660010] tisp_event_set_cb: Setting callback for event 7
[   28.660017] tisp_event_set_cb: Event 7 callback set to c0685838
[   28.660022] tisp_event_set_cb: Setting callback for event 9
[   28.660028] tisp_event_set_cb: Event 9 callback set to c06858c0
[   28.660034] tisp_event_set_cb: Setting callback for event 8
[   28.660040] tisp_event_set_cb: Event 8 callback set to c0685984
[   28.660045] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   28.660051] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.660057] tisp_param_operate_init: Initializing parameter operations
[   28.660063] tisp_netlink_init: Initializing netlink communication
[   28.660069] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   28.660099] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   28.660111] tisp_netlink_init: Netlink socket created successfully
[   28.660117] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   28.660123] tisp_code_create_tuning_node: Device already created, skipping
[   28.660129] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   28.660135] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   28.660141] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   28.660147] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   28.660156] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   28.660164] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   28.660172] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   28.660180] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   28.660187] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   28.660195] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=81124000, isp_dev->subdevs=81127274 ***
[   28.660208] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   28.660215] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   28.660220] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   28.660225] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   28.660232] csi_video_s_stream: sd=85f7c000, enable=0
[   28.660239] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   28.660244] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   28.660251] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=0
[   28.660259] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   28.660265] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   28.660269] ispcore_slake_module: CSI slake success
[   28.660274] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   28.660281] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f7c400 ***
[   28.660287] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f7c400, current state=1 ***
[   28.660294] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   28.660299] ispcore_slake_module: VIC slake success
[   28.660304] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   28.660310] ispcore_slake_module: Skipping Disabling ISP clocks
[   28.660314] ispcore_slake_module: Complete, result=0<6>[   28.660320] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   28.660326] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   28.660333] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.660339] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   28.660347] gc2053: s_stream called with enable=1
[   28.660354] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.660360] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.660367] gc2053: About to write streaming registers for interface 1
[   28.660373] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.660382] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   28.660780] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.660790] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.660799] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661111] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.661117] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.661124] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.661131] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.661137] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.661143] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.661149] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   28.661155] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.661161] gc2053: s_stream called with enable=1
[   28.661168] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.661174] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.661180] gc2053: About to write streaming registers for interface 1
[   28.661186] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.661195] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661506] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.661513] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.661521] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   28.661838] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.661845] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.661851] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.661857] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.661863] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.661869] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.661875] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.661881] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   28.679186] csi_core_ops_init: sd=85f7c000, csi_dev=85f7c000, enable=1
[   28.679197] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   28.723575] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   28.723620] ISP IOCTL: cmd=0x800456d0 arg=0x7fe750b0
[   28.723627] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.723633] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.723640] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.723647] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.723652] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.723660] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.723666] VIC activated: state 1 -> 2 (READY)
[   28.723672] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   28.723678] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   28.723683] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   28.723689] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   28.723695] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.723702] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.723708] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   28.723714] csi_video_s_stream: sd=85f7c000, enable=1
[   28.723721] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   28.723728] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7c400, enable=1 ***
[   28.723734] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   28.723740] *** vic_core_s_stream: STREAM ON ***
[   28.723745] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.723750] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.723757] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.723766] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   28.723772] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   28.723778] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.723784] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.749170] STREAMING: CPM clocks configured for VIC access
[   28.749185] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.749191] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.749198] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.749204] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.749210] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.749216] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.749223] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.749230] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.749236] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.749242] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.749247] *** VIC unlock: Commands written, checking VIC status register ***
[   28.749254] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.749259] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.749264] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.749270] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.749276] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.749281] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.749358] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.749365] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.749372] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   28.749380] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.749385] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.749392] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   28.749398] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.749404] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.749410] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.749416] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.749422] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   28.749427] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.749433] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.749440] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   28.749445] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.749451] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.749457] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.749463] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.749468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.749474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.749481] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   28.749486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.749495] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   28.749502] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.749507] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.749514] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   28.749520] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.749526] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.749532] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.749537] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.749544] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.749550] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.749557] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   28.749564] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.749569] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.749575] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.749582] ispvic_frame_channel_s_stream: arg1=85f7c400, arg2=1
[   28.749588] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7c400
[   28.749594] ispvic_frame_channel_s_stream[2441]: streamon
[   28.749600] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.749606] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.749612] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   28.749618] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.749623] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.749630] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.749636] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.749643] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.749649] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.749654] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.749660] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.749666] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.749672] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.749679] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.749687] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.749694] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.749702] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.749709] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.749715] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.749721] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.749726] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.749733] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.749739] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   28.749745] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.749750] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.749756] ispvic_frame_channel_qbuf: arg1=85f7c400, arg2=  (null)
[   28.749762] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.749773] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   28.749781] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   28.749845] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   28.749855] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.749861] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   28.749870] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.749876] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.749882] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   28.749888] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   28.749895] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   28.750917] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   28.750924] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   28.750929] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   28.751036] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.751144] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.751150] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   28.751156] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.751162] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.751167] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   28.751173] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   28.751180] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   28.751186] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   28.751192] *** tx_vic_enable_irq: completed successfully ***
[   29.177108] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   29.177122] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   29.177129] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   29.177140] gc2053: s_stream called with enable=1
[   29.177147] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.177153] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.177159] gc2053: About to write streaming registers for interface 1
[   29.177165] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.177175] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.177499] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.177506] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.177515] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   29.177834] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.177841] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.177848] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.177854] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.177860] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.177866] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.177872] gc2053: s_stream called with enable=1
[   29.177879] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.177885] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.177891] gc2053: About to write streaming registers for interface 1
[   29.177897] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.177906] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.178217] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.178224] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.178232] sensor_write: reg=0x3e val=0x91, client=8557ee00, adapter=i2c0, addr=0x37
[   29.178546] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.178552] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.178559] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.178565] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.178571] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.178577] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.298440] ISP M0 device open called from pid 2380
[   29.298467] *** REFERENCE DRIVER IMPLEMENTATION ***
[   29.298475] ISP M0 tuning buffer allocated: 80608000 (size=0x500c, aligned)
[   29.298481] tisp_par_ioctl global variable set: 80608000
[   29.298532] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   29.298540] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   29.298546] isp_core_tuning_init: Initializing tuning data structure
[   29.298563] isp_core_tuning_init: Tuning data structure initialized at 80610000
[   29.298570] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.298575] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.298581] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80610000
[   29.298587] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   29.298593] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   29.298600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.298606] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.298612] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.298618] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.298623] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.298644] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.298651] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.298657] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   29.298665] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.298672] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   29.298678] CRITICAL: Cannot access saturation field at 80610024 - PREVENTING BadVA CRASH
[   29.299185] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299198] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.299205] Set control: cmd=0x980901 value=128
[   29.299365] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299374] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.299381] Set control: cmd=0x98091b value=128
[   29.299511] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299520] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.299527] Set control: cmd=0x980902 value=128
[   29.299533] tisp_bcsh_saturation: saturation=128
[   29.299539] tiziano_bcsh_update: Updating BCSH parameters
[   29.299546]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.299552] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.299677] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299686] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.299693] Set control: cmd=0x980900 value=128
[   29.299843] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299853] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.299860] Set control: cmd=0x980901 value=128
[   29.299988] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.299997] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.300004] Set control: cmd=0x98091b value=128
[   29.300126] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.300134] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.300141] Set control: cmd=0x980902 value=128
[   29.300147] tisp_bcsh_saturation: saturation=128
[   29.300152] tiziano_bcsh_update: Updating BCSH parameters
[   29.300159]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.300164] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.300287] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.300296] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.300303] Set control: cmd=0x980900 value=128
[   29.300436] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.300446] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.300452] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.300587] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.300596] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.300602] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.300729] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.300738] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.300745] Set control: cmd=0x980914 value=0
[   29.300867] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.300876] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.300882] Set control: cmd=0x980915 value=0
[   29.301004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.301013] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.301018] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.301158] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.301168] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.301175] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   29.301182] csi_video_s_stream: sd=85f7c000, enable=0
[   29.301188] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   29.301196] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7c400, enable=0 ***
[   29.301202] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   29.301208] *** vic_core_s_stream: STREAM OFF ***
[   29.301216] gc2053: s_stream called with enable=0
[   29.301223] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.301230] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.301235] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.301245] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.301569] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.301577] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.301586] sensor_write: reg=0x3e val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.302000] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.302010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.302017] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.302022] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.302028] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.302156] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.302166] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.302172] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.302178] gc2053: Sensor hardware streaming stopped
[   29.302185] gc2053: s_stream called with enable=0
[   29.302192] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.302198] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.302204] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.302212] sensor_write: reg=0xfe val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.302529] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.302537] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.302545] sensor_write: reg=0x3e val=0x00, client=8557ee00, adapter=i2c0, addr=0x37
[   29.302861] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.302868] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.302874] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.302880] gc2053: Sensor hardware streaming stopped
[   29.302890] ISP IOCTL: cmd=0x800456d1 arg=0x7fe750b0
[   29.302898] tx_isp_video_link_destroy: Destroying links for config 0
[   29.302906] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.302913] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.302920] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.302927] Set control: cmd=0x8000164 value=1
[   29.302935] ISP IOCTL: cmd=0x800456d0 arg=0x7fe750b0
[   29.302941] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.302947] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.302952] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.302959] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.302965] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.302971] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.302978] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.302984] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.302990] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.302996] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   29.303002] csi_video_s_stream: sd=85f7c000, enable=1
[   29.303009] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   29.303016] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7c400, enable=1 ***
[   29.303022] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   29.303028] *** vic_core_s_stream: STREAM ON ***
[   29.303033] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.303039] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.303045] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.303053] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8470d400 (name=gc2053) ***
[   29.303060] *** tx_isp_get_sensor: Found real sensor: 8470d400 ***
[   29.303066] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.303072] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess
(reverse-i-search)'': [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 120.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 120.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 850.000 ms)
root@ing-wyze-cam3-a000 ~# 
