{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:33:58 2017 " "Info: Processing started: Fri Jun 02 00:33:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:inst\|bclk " "Info: Detected ripple clock \"baud:inst\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:inst\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register baud:inst\|cnt\[0\] register baud:inst\|cnt\[31\] 151.38 MHz 6.606 ns Internal " "Info: Clock \"clk\" has Internal fmax of 151.38 MHz between source register \"baud:inst\|cnt\[0\]\" and destination register \"baud:inst\|cnt\[31\]\" (period= 6.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.339 ns + Longest register register " "Info: + Longest register to register delay is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns baud:inst\|cnt\[0\] 1 REG LCFF_X60_Y24_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y24_N13; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.596 ns) 1.331 ns baud:inst\|Add0~1 2 COMB LCCOMB_X59_Y24_N0 2 " "Info: 2: + IC(0.735 ns) + CELL(0.596 ns) = 1.331 ns; Loc. = LCCOMB_X59_Y24_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { baud:inst|cnt[0] baud:inst|Add0~1 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.417 ns baud:inst\|Add0~3 3 COMB LCCOMB_X59_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.417 ns; Loc. = LCCOMB_X59_Y24_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~1 baud:inst|Add0~3 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.503 ns baud:inst\|Add0~5 4 COMB LCCOMB_X59_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.503 ns; Loc. = LCCOMB_X59_Y24_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~3 baud:inst|Add0~5 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.589 ns baud:inst\|Add0~7 5 COMB LCCOMB_X59_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.589 ns; Loc. = LCCOMB_X59_Y24_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~5 baud:inst|Add0~7 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.675 ns baud:inst\|Add0~9 6 COMB LCCOMB_X59_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.675 ns; Loc. = LCCOMB_X59_Y24_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~7 baud:inst|Add0~9 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.761 ns baud:inst\|Add0~11 7 COMB LCCOMB_X59_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.761 ns; Loc. = LCCOMB_X59_Y24_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~9 baud:inst|Add0~11 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.847 ns baud:inst\|Add0~13 8 COMB LCCOMB_X59_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.847 ns; Loc. = LCCOMB_X59_Y24_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~11 baud:inst|Add0~13 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.037 ns baud:inst\|Add0~15 9 COMB LCCOMB_X59_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.037 ns; Loc. = LCCOMB_X59_Y24_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~13 baud:inst|Add0~15 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.123 ns baud:inst\|Add0~17 10 COMB LCCOMB_X59_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.123 ns; Loc. = LCCOMB_X59_Y24_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~15 baud:inst|Add0~17 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.209 ns baud:inst\|Add0~19 11 COMB LCCOMB_X59_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.209 ns; Loc. = LCCOMB_X59_Y24_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~17 baud:inst|Add0~19 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.295 ns baud:inst\|Add0~21 12 COMB LCCOMB_X59_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.295 ns; Loc. = LCCOMB_X59_Y24_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~19 baud:inst|Add0~21 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.381 ns baud:inst\|Add0~23 13 COMB LCCOMB_X59_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.381 ns; Loc. = LCCOMB_X59_Y24_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~21 baud:inst|Add0~23 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.467 ns baud:inst\|Add0~25 14 COMB LCCOMB_X59_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.467 ns; Loc. = LCCOMB_X59_Y24_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~23 baud:inst|Add0~25 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.553 ns baud:inst\|Add0~27 15 COMB LCCOMB_X59_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.553 ns; Loc. = LCCOMB_X59_Y24_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~25 baud:inst|Add0~27 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.639 ns baud:inst\|Add0~29 16 COMB LCCOMB_X59_Y24_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.639 ns; Loc. = LCCOMB_X59_Y24_N28; Fanout = 2; COMB Node = 'baud:inst\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~27 baud:inst|Add0~29 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.814 ns baud:inst\|Add0~31 17 COMB LCCOMB_X59_Y24_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.814 ns; Loc. = LCCOMB_X59_Y24_N30; Fanout = 2; COMB Node = 'baud:inst\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { baud:inst|Add0~29 baud:inst|Add0~31 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.900 ns baud:inst\|Add0~33 18 COMB LCCOMB_X59_Y23_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.900 ns; Loc. = LCCOMB_X59_Y23_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~31 baud:inst|Add0~33 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.986 ns baud:inst\|Add0~35 19 COMB LCCOMB_X59_Y23_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.986 ns; Loc. = LCCOMB_X59_Y23_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~33 baud:inst|Add0~35 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.072 ns baud:inst\|Add0~37 20 COMB LCCOMB_X59_Y23_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.072 ns; Loc. = LCCOMB_X59_Y23_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~35 baud:inst|Add0~37 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.158 ns baud:inst\|Add0~39 21 COMB LCCOMB_X59_Y23_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.158 ns; Loc. = LCCOMB_X59_Y23_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~37 baud:inst|Add0~39 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.244 ns baud:inst\|Add0~41 22 COMB LCCOMB_X59_Y23_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.244 ns; Loc. = LCCOMB_X59_Y23_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~39 baud:inst|Add0~41 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.330 ns baud:inst\|Add0~43 23 COMB LCCOMB_X59_Y23_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.330 ns; Loc. = LCCOMB_X59_Y23_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~41 baud:inst|Add0~43 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.416 ns baud:inst\|Add0~45 24 COMB LCCOMB_X59_Y23_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.416 ns; Loc. = LCCOMB_X59_Y23_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~43 baud:inst|Add0~45 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.606 ns baud:inst\|Add0~47 25 COMB LCCOMB_X59_Y23_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.606 ns; Loc. = LCCOMB_X59_Y23_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~45 baud:inst|Add0~47 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.692 ns baud:inst\|Add0~49 26 COMB LCCOMB_X59_Y23_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.692 ns; Loc. = LCCOMB_X59_Y23_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~47 baud:inst|Add0~49 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.778 ns baud:inst\|Add0~51 27 COMB LCCOMB_X59_Y23_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.778 ns; Loc. = LCCOMB_X59_Y23_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~49 baud:inst|Add0~51 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.864 ns baud:inst\|Add0~53 28 COMB LCCOMB_X59_Y23_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.864 ns; Loc. = LCCOMB_X59_Y23_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~51 baud:inst|Add0~53 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.950 ns baud:inst\|Add0~55 29 COMB LCCOMB_X59_Y23_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.950 ns; Loc. = LCCOMB_X59_Y23_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~53 baud:inst|Add0~55 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.036 ns baud:inst\|Add0~57 30 COMB LCCOMB_X59_Y23_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.036 ns; Loc. = LCCOMB_X59_Y23_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~55 baud:inst|Add0~57 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.122 ns baud:inst\|Add0~59 31 COMB LCCOMB_X59_Y23_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.122 ns; Loc. = LCCOMB_X59_Y23_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~57 baud:inst|Add0~59 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.208 ns baud:inst\|Add0~61 32 COMB LCCOMB_X59_Y23_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.208 ns; Loc. = LCCOMB_X59_Y23_N28; Fanout = 1; COMB Node = 'baud:inst\|Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~59 baud:inst|Add0~61 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.714 ns baud:inst\|Add0~62 33 COMB LCCOMB_X59_Y23_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.714 ns; Loc. = LCCOMB_X59_Y23_N30; Fanout = 1; COMB Node = 'baud:inst\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { baud:inst|Add0~61 baud:inst|Add0~62 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.370 ns) 6.231 ns baud:inst\|Add0~64 34 COMB LCCOMB_X58_Y24_N6 1 " "Info: 34: + IC(1.147 ns) + CELL(0.370 ns) = 6.231 ns; Loc. = LCCOMB_X58_Y24_N6; Fanout = 1; COMB Node = 'baud:inst\|Add0~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { baud:inst|Add0~62 baud:inst|Add0~64 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.339 ns baud:inst\|cnt\[31\] 35 REG LCFF_X58_Y24_N7 2 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 6.339 ns; Loc. = LCFF_X58_Y24_N7; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.457 ns ( 70.31 % ) " "Info: Total cell delay = 4.457 ns ( 70.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.882 ns ( 29.69 % ) " "Info: Total interconnect delay = 1.882 ns ( 29.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 0.735ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.147ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.355 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.666 ns) 3.355 ns baud:inst\|cnt\[31\] 3 REG LCFF_X58_Y24_N7 2 " "Info: 3: + IC(1.454 ns) + CELL(0.666 ns) = 3.355 ns; Loc. = LCFF_X58_Y24_N7; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.64 % ) " "Info: Total cell delay = 1.766 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.589 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.589 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.358 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 3.358 ns baud:inst\|cnt\[0\] 3 REG LCFF_X60_Y24_N13 3 " "Info: 3: + IC(1.457 ns) + CELL(0.666 ns) = 3.358 ns; Loc. = LCFF_X60_Y24_N13; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.59 % ) " "Info: Total cell delay = 1.766 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.592 ns ( 47.41 % ) " "Info: Total interconnect delay = 1.592 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.358 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.457ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.358 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.457ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 0.735ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.147ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.454ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.358 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.457ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reciever:inst1\|\\pro2:rcnt\[27\] reset clk 2.730 ns register " "Info: tsu for register \"reciever:inst1\|\\pro2:rcnt\[27\]\" (data pin = \"reset\", clock pin = \"clk\") is 2.730 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.567 ns + Longest pin register " "Info: + Longest pin to register delay is 12.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_AD4 58 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AD4; Fanout = 58; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 32 -136 32 48 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.759 ns) + CELL(0.647 ns) 10.340 ns reciever:inst1\|\\pro2:rcnt\[21\]~1 2 COMB LCCOMB_X51_Y21_N22 32 " "Info: 2: + IC(8.759 ns) + CELL(0.647 ns) = 10.340 ns; Loc. = LCCOMB_X51_Y21_N22; Fanout = 32; COMB Node = 'reciever:inst1\|\\pro2:rcnt\[21\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { reset reciever:inst1|\pro2:rcnt[21]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.855 ns) 12.567 ns reciever:inst1\|\\pro2:rcnt\[27\] 3 REG LCFF_X49_Y20_N23 3 " "Info: 3: + IC(1.372 ns) + CELL(0.855 ns) = 12.567 ns; Loc. = LCFF_X49_Y20_N23; Fanout = 3; REG Node = 'reciever:inst1\|\\pro2:rcnt\[27\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { reciever:inst1|\pro2:rcnt[21]~1 reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 19.38 % ) " "Info: Total cell delay = 2.436 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.131 ns ( 80.62 % ) " "Info: Total interconnect delay = 10.131 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.567 ns" { reset reciever:inst1|\pro2:rcnt[21]~1 reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.567 ns" { reset {} reset~combout {} reciever:inst1|\pro2:rcnt[21]~1 {} reciever:inst1|\pro2:rcnt[27] {} } { 0.000ns 0.000ns 8.759ns 1.372ns } { 0.000ns 0.934ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.797 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 4.787 ns baud:inst\|bclk 2 REG LCFF_X58_Y24_N3 1 " "Info: 2: + IC(2.717 ns) + CELL(0.970 ns) = 4.787 ns; Loc. = LCFF_X58_Y24_N3; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(0.000 ns) 7.752 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G15 101 " "Info: 3: + IC(2.965 ns) + CELL(0.000 ns) = 7.752 ns; Loc. = CLKCTRL_G15; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.666 ns) 9.797 ns reciever:inst1\|\\pro2:rcnt\[27\] 4 REG LCFF_X49_Y20_N23 3 " "Info: 4: + IC(1.379 ns) + CELL(0.666 ns) = 9.797 ns; Loc. = LCFF_X49_Y20_N23; Fanout = 3; REG Node = 'reciever:inst1\|\\pro2:rcnt\[27\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { baud:inst|bclk~clkctrl reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.93 % ) " "Info: Total cell delay = 2.736 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.061 ns ( 72.07 % ) " "Info: Total interconnect delay = 7.061 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.797 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|\pro2:rcnt[27] {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.379ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.567 ns" { reset reciever:inst1|\pro2:rcnt[21]~1 reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.567 ns" { reset {} reset~combout {} reciever:inst1|\pro2:rcnt[21]~1 {} reciever:inst1|\pro2:rcnt[27] {} } { 0.000ns 0.000ns 8.759ns 1.372ns } { 0.000ns 0.934ns 0.647ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.797 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|\pro2:rcnt[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|\pro2:rcnt[27] {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.379ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rec_ready reciever:inst1\|r_ready 18.826 ns register " "Info: tco from clock \"clk\" to destination pin \"rec_ready\" through register \"reciever:inst1\|r_ready\" is 18.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.809 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 4.787 ns baud:inst\|bclk 2 REG LCFF_X58_Y24_N3 1 " "Info: 2: + IC(2.717 ns) + CELL(0.970 ns) = 4.787 ns; Loc. = LCFF_X58_Y24_N3; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(0.000 ns) 7.752 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G15 101 " "Info: 3: + IC(2.965 ns) + CELL(0.000 ns) = 7.752 ns; Loc. = CLKCTRL_G15; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.666 ns) 9.809 ns reciever:inst1\|r_ready 4 REG LCFF_X52_Y21_N17 2 " "Info: 4: + IC(1.391 ns) + CELL(0.666 ns) = 9.809 ns; Loc. = LCFF_X52_Y21_N17; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.89 % ) " "Info: Total cell delay = 2.736 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.073 ns ( 72.11 % ) " "Info: Total interconnect delay = 7.073 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.809 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.809 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.713 ns + Longest register pin " "Info: + Longest register to pin delay is 8.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reciever:inst1\|r_ready 1 REG LCFF_X52_Y21_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y21_N17; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.517 ns) + CELL(3.196 ns) 8.713 ns rec_ready 2 PIN PIN_AB10 0 " "Info: 2: + IC(5.517 ns) + CELL(3.196 ns) = 8.713 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'rec_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 352 640 816 368 "rec_ready" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 36.68 % ) " "Info: Total cell delay = 3.196 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 63.32 % ) " "Info: Total interconnect delay = 5.517 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 5.517ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.809 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.809 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 5.517ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:inst2\|state.x_idle xmit_cmd_p_in clk 1.856 ns register " "Info: th for register \"transfer:inst2\|state.x_idle\" (data pin = \"xmit_cmd_p_in\", clock pin = \"clk\") is 1.856 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.806 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.970 ns) 4.787 ns baud:inst\|bclk 2 REG LCFF_X58_Y24_N3 1 " "Info: 2: + IC(2.717 ns) + CELL(0.970 ns) = 4.787 ns; Loc. = LCFF_X58_Y24_N3; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(0.000 ns) 7.752 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G15 101 " "Info: 3: + IC(2.965 ns) + CELL(0.000 ns) = 7.752 ns; Loc. = CLKCTRL_G15; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.666 ns) 9.806 ns transfer:inst2\|state.x_idle 4 REG LCFF_X19_Y16_N17 5 " "Info: 4: + IC(1.388 ns) + CELL(0.666 ns) = 9.806 ns; Loc. = LCFF_X19_Y16_N17; Fanout = 5; REG Node = 'transfer:inst2\|state.x_idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { baud:inst|bclk~clkctrl transfer:inst2|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.90 % ) " "Info: Total cell delay = 2.736 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.070 ns ( 72.10 % ) " "Info: Total interconnect delay = 7.070 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|state.x_idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|state.x_idle {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.388ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.256 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns xmit_cmd_p_in 1 PIN PIN_AC6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AC6; Fanout = 5; PIN Node = 'xmit_cmd_p_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xmit_cmd_p_in } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 184 -144 24 200 "xmit_cmd_p_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.018 ns) + CELL(0.206 ns) 8.148 ns transfer:inst2\|Selector0~0 2 COMB LCCOMB_X19_Y16_N16 1 " "Info: 2: + IC(7.018 ns) + CELL(0.206 ns) = 8.148 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'transfer:inst2\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { xmit_cmd_p_in transfer:inst2|Selector0~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.256 ns transfer:inst2\|state.x_idle 3 REG LCFF_X19_Y16_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.256 ns; Loc. = LCFF_X19_Y16_N17; Fanout = 5; REG Node = 'transfer:inst2\|state.x_idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:inst2|Selector0~0 transfer:inst2|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.00 % ) " "Info: Total cell delay = 1.238 ns ( 15.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.018 ns ( 85.00 % ) " "Info: Total interconnect delay = 7.018 ns ( 85.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.256 ns" { xmit_cmd_p_in transfer:inst2|Selector0~0 transfer:inst2|state.x_idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.256 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|Selector0~0 {} transfer:inst2|state.x_idle {} } { 0.000ns 0.000ns 7.018ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|state.x_idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|state.x_idle {} } { 0.000ns 0.000ns 2.717ns 2.965ns 1.388ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.256 ns" { xmit_cmd_p_in transfer:inst2|Selector0~0 transfer:inst2|state.x_idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.256 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|Selector0~0 {} transfer:inst2|state.x_idle {} } { 0.000ns 0.000ns 7.018ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:33:58 2017 " "Info: Processing ended: Fri Jun 02 00:33:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
